///////////////////////////////////////////////////////////////////////////////////////////////
//
//  Confidential and Proprietary - Qualcomm Technologies, Inc.
//  Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
// 
//  All data and information contained in or disclosed by this document are
//  confidential and proprietary information of Qualcomm Technologies, Inc.,
//  and all rights therein are expressly reserved. By accepting this material,
//  the recipient agrees that this material and the information contained
//  therein are held in confidence and in trust and will not be used,
//  copied, reproduced in whole or in part, nor its contents revealed in
//  any manner to others without the express written permission of Qualcomm
//  Technologies, Inc.
// 
//  This technology was exported from the United States in accordance with
//  the Export Administration Regulations. Diversion contrary to U.S. law
//  prohibited.
// 
//  FOR INTERNAL USE ONLY
///////////////////////////////////////////////////////////////////////////////////////////////
//
// mem_noc_seq_hwioreg.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __MEM_NOC_SEQ_REG_H__
#define __MEM_NOC_SEQ_REG_H__

#include "seq_hwio.h"
#include "mem_noc_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MEM_NOC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register MEM_NOC_ERRORLOGGER_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_ADDR(x)            (x+0x00000000)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_PHYS(x)            (x+0x00000000)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register MEM_NOC_ERRORLOGGER_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_ADDR(x)           (x+0x00000004)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_PHYS(x)           (x+0x00000004)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_SWID_HIGH_QNOCID_SHFT              0x0

//// Register MEM_NOC_ERRORLOGGER_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_ADDR(x)         (x+0x00000008)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_PHYS(x)         (x+0x00000008)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_SHFT                     0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_STALLEN_BMSK    0x00000002
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_STALLEN_SHFT           0x1

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_FAULTEN_BMSK    0x00000001
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_MAINCTL_LOW_FAULTEN_SHFT           0x0

//// Register MEM_NOC_ERRORLOGGER_ERRVLD_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ADDR(x)          (x+0x00000010)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_PHYS(x)          (x+0x00000010)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_RMSK             0x00000001
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_SHFT                      0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ERRVLD_BMSK      0x00000001
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRVLD_LOW_ERRVLD_SHFT             0x0

//// Register MEM_NOC_ERRORLOGGER_ERRCLR_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ADDR(x)          (x+0x00000018)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_PHYS(x)          (x+0x00000018)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_RMSK             0x00000001
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_SHFT                      0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ERRCLR_BMSK      0x00000001
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRCLR_LOW_ERRCLR_SHFT             0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDR(x)         (x+0x00000020)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_PHYS(x)         (x+0x00000020)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RMSK            0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_SHFT                     0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RSV2_BMSK       0xffc00000
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RSV2_SHFT             0x16

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDRSPACE_BMSK  0x003f0000
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ADDRSPACE_SHFT        0x10

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RSV1_BMSK       0x0000c000
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RSV1_SHFT              0xe

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_SIZEF_BMSK      0x00003800
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_SIZEF_SHFT             0xb

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ERRCODE_BMSK    0x00000700
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_ERRCODE_SHFT           0x8

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RSV0_BMSK       0x00000080
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_RSV0_SHFT              0x7

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_OPC_BMSK        0x00000070
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_OPC_SHFT               0x4

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_DEVICE_BMSK     0x00000008
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_DEVICE_SHFT            0x3

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_NONSECURE_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_NONSECURE_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_WORDERROR_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_WORDERROR_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_LOGINFOVLD_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_LOW_LOGINFOVLD_SHFT        0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_ADDR(x)        (x+0x00000024)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_PHYS(x)        (x+0x00000024)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_RMSK           0x000003ff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_LEN1_BMSK      0x000003ff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG0_HIGH_LEN1_SHFT             0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG1_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_ADDR(x)         (x+0x00000028)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_PHYS(x)         (x+0x00000028)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_RMSK            0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_SHFT                     0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_RSV0_BMSK       0xffff0000
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_RSV0_SHFT             0x10

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_PATH_BMSK       0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_LOW_PATH_SHFT              0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_ADDR(x)        (x+0x0000002c)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_PHYS(x)        (x+0x0000002c)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_RMSK           0x0003ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_EXTID_BMSK     0x0003ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG1_HIGH_EXTID_SHFT            0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG2_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ADDR(x)         (x+0x00000030)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_PHYS(x)         (x+0x00000030)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_RMSK            0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_SHFT                     0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ERRLOG2_LSB_BMSK 0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_LOW_ERRLOG2_LSB_SHFT        0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ADDR(x)        (x+0x00000034)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_PHYS(x)        (x+0x00000034)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_RMSK           0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ERRLOG2_MSB_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG2_HIGH_ERRLOG2_MSB_SHFT        0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG3_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ADDR(x)         (x+0x00000038)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_PHYS(x)         (x+0x00000038)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_RMSK            0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_SHFT                     0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ERRLOG3_LSB_BMSK 0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_LOW_ERRLOG3_LSB_SHFT        0x0

//// Register MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ADDR(x)        (x+0x0000003c)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_PHYS(x)        (x+0x0000003c)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_RMSK           0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ERRLOG3_MSB_BMSK 0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_ERRORLOGGER_ERRLOG3_HIGH_ERRLOG3_MSB_SHFT        0x0

//// Register MEM_NOC_OBS_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_ADDR(x)                    (x+0x00000200)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_PHYS(x)                    (x+0x00000200)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register MEM_NOC_OBS_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_ADDR(x)                   (x+0x00000204)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_PHYS(x)                   (x+0x00000204)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_OBS_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register MEM_NOC_OBS_ATBEN_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ADDR(x)                   (x+0x00000208)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_PHYS(x)                   (x+0x00000208)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_RMSK                      0x00000001
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_SHFT                               0
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ATBEN_BMSK                0x00000001
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBEN_LOW_ATBEN_SHFT                       0x0

//// Register MEM_NOC_OBS_ATBID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ADDR(x)                   (x+0x00000210)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_PHYS(x)                   (x+0x00000210)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_RMSK                      0x0000007f
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_SHFT                               0
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ATBID_BMSK                0x0000007f
#define HWIO_MEM_NOC_MEM_NOC_OBS_ATBID_LOW_ATBID_SHFT                       0x0

//// Register MEM_NOC_SBM_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_ADDR(x)                    (x+0x00000400)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_PHYS(x)                    (x+0x00000400)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register MEM_NOC_SBM_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_ADDR(x)                   (x+0x00000404)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_PHYS(x)                   (x+0x00000404)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SBM_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register MEM_NOC_SBM_FAULTINEN0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_ADDR(x)              (x+0x00000440)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PHYS(x)              (x+0x00000440)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_RMSK                 0x00003fff
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_SHFT                          0
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT13_BMSK          0x00002000
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT13_SHFT                 0xd

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT12_BMSK          0x00001000
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT12_SHFT                 0xc

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT11_BMSK          0x00000800
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT11_SHFT                 0xb

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT10_BMSK          0x00000400
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT10_SHFT                 0xa

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT9_BMSK           0x00000200
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT9_SHFT                  0x9

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT8_BMSK           0x00000100
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT8_SHFT                  0x8

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT7_BMSK           0x00000080
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT7_SHFT                  0x7

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT6_BMSK           0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT6_SHFT                  0x6

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT5_BMSK           0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT5_SHFT                  0x5

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT4_BMSK           0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT4_SHFT                  0x4

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT3_BMSK           0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT3_SHFT                  0x3

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT2_BMSK           0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT2_SHFT                  0x2

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT1_BMSK           0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT1_SHFT                  0x1

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT0_BMSK           0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINEN0_LOW_PORT0_SHFT                  0x0

//// Register MEM_NOC_SBM_FAULTINSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_ADDR(x)          (x+0x00000448)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PHYS(x)          (x+0x00000448)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_RMSK             0x00003fff
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_SHFT                      0
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT13_BMSK      0x00002000
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT13_SHFT             0xd

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT12_BMSK      0x00001000
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT12_SHFT             0xc

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT11_BMSK      0x00000800
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT11_SHFT             0xb

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT10_BMSK      0x00000400
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT10_SHFT             0xa

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT9_BMSK       0x00000200
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT9_SHFT              0x9

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT8_BMSK       0x00000100
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT8_SHFT              0x8

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT7_BMSK       0x00000080
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT7_SHFT              0x7

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT6_BMSK       0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT6_SHFT              0x6

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT5_BMSK       0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT5_SHFT              0x5

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT4_BMSK       0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT4_SHFT              0x4

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT3_BMSK       0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT3_SHFT              0x3

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT2_BMSK       0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT2_SHFT              0x2

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT1_BMSK       0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT1_SHFT              0x1

#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT0_BMSK       0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SBM_FAULTINSTATUS0_LOW_PORT0_SHFT              0x0

//// Register MEM_NOC_DEBUG_MASTER_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_ADDR(x)           (x+0x00000800)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_PHYS(x)           (x+0x00000800)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_RMSK              0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_SHFT                       0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_UNITTYPEID_BMSK   0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_UNITTYPEID_SHFT         0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_UNITCONFID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_LOW_UNITCONFID_SHFT          0x0

//// Register MEM_NOC_DEBUG_MASTER_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_ADDR(x)          (x+0x00000804)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_PHYS(x)          (x+0x00000804)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_RMSK             0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_SHFT                      0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_QNOCID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SWID_HIGH_QNOCID_SHFT             0x0

//// Register MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_ADDR(x)    (x+0x00000880)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PHYS(x)    (x+0x00000880)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_RMSK       0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_SHFT                0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT31_BMSK 0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT31_SHFT       0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT30_BMSK 0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT30_SHFT       0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT29_BMSK 0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT29_SHFT       0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT28_BMSK 0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT28_SHFT       0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT27_BMSK 0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT27_SHFT       0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT26_BMSK 0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT26_SHFT       0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT25_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT25_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT24_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT24_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT23_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT23_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT22_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT22_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT21_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT21_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT20_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT20_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT19_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT19_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT18_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT18_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT17_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT17_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT16_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT16_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT15_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT15_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT14_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT14_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT13_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT13_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT9_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT9_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT8_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT8_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT7_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT7_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_ADDR(x)   (x+0x00000884)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PHYS(x)   (x+0x00000884)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_RMSK      0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_SHFT               0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT63_BMSK 0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT63_SHFT       0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT62_BMSK 0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT62_SHFT       0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT61_BMSK 0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT61_SHFT       0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT60_BMSK 0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT60_SHFT       0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT59_BMSK 0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT59_SHFT       0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT58_BMSK 0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT58_SHFT       0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT57_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT57_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT56_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT56_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT55_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT55_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT54_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT54_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT53_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT53_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT52_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT52_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT51_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT51_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT50_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT50_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT49_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT49_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT48_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT48_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT47_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT47_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT46_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT46_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT45_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT45_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT44_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT44_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT43_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT43_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT42_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT42_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT41_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT41_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT40_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT40_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT39_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT39_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT38_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT38_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT37_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT37_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT36_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT36_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT35_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT35_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT34_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT34_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT33_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT33_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT32_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTCLR0_HIGH_PORT32_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_ADDR(x)    (x+0x00000888)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PHYS(x)    (x+0x00000888)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_RMSK       0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_SHFT                0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT31_BMSK 0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT31_SHFT       0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT30_BMSK 0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT30_SHFT       0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT29_BMSK 0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT29_SHFT       0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT28_BMSK 0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT28_SHFT       0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT27_BMSK 0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT27_SHFT       0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT26_BMSK 0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT26_SHFT       0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT25_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT25_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT24_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT24_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT23_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT23_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT22_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT22_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT21_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT21_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT20_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT20_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT19_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT19_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT18_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT18_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT17_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT17_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT16_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT16_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT15_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT15_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT14_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT14_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT13_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT13_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT9_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT9_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT8_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT8_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT7_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT7_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_ADDR(x)   (x+0x0000088c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PHYS(x)   (x+0x0000088c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_RMSK      0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_SHFT               0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT63_BMSK 0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT63_SHFT       0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT62_BMSK 0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT62_SHFT       0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT61_BMSK 0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT61_SHFT       0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT60_BMSK 0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT60_SHFT       0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT59_BMSK 0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT59_SHFT       0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT58_BMSK 0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT58_SHFT       0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT57_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT57_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT56_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT56_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT55_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT55_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT54_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT54_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT53_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT53_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT52_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT52_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT51_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT51_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT50_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT50_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT49_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT49_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT48_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT48_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT47_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT47_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT46_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT46_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT45_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT45_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT44_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT44_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT43_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT43_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT42_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT42_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT41_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT41_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT40_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT40_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT39_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT39_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT38_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT38_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT37_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT37_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT36_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT36_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT35_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT35_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT34_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT34_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT33_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT33_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT32_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSET0_HIGH_PORT32_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_ADDR(x) (x+0x00000890)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PHYS(x) (x+0x00000890)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_SHFT             0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT31_BMSK 0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT31_SHFT       0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT30_BMSK 0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT30_SHFT       0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT29_BMSK 0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT29_SHFT       0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT28_BMSK 0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT28_SHFT       0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT27_BMSK 0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT27_SHFT       0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT26_BMSK 0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT26_SHFT       0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT25_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT25_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT24_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT24_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT23_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT23_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT22_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT22_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT21_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT21_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT20_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT20_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT19_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT19_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT18_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT18_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT17_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT17_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT16_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT16_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT15_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT15_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT14_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT14_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT13_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT13_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT9_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT9_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT8_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT8_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT7_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT7_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_ADDR(x) (x+0x00000894)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PHYS(x) (x+0x00000894)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_RMSK   0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_SHFT            0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT63_BMSK 0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT63_SHFT       0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT62_BMSK 0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT62_SHFT       0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT61_BMSK 0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT61_SHFT       0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT60_BMSK 0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT60_SHFT       0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT59_BMSK 0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT59_SHFT       0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT58_BMSK 0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT58_SHFT       0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT57_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT57_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT56_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT56_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT55_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT55_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT54_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT54_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT53_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT53_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT52_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT52_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT51_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT51_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT50_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT50_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT49_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT49_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT48_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT48_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT47_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT47_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT46_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT46_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT45_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT45_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT44_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT44_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT43_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT43_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT42_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT42_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT41_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT41_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT40_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT40_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT39_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT39_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT38_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT38_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT37_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT37_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT36_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT36_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT35_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT35_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT34_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT34_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT33_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT33_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT32_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_FLAGOUTSTATUS0_HIGH_PORT32_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_ADDR(x)       (x+0x00000900)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PHYS(x)       (x+0x00000900)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV17_BMSK    0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV17_SHFT          0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV16_BMSK    0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV16_SHFT          0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV15_BMSK    0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV15_SHFT          0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV14_BMSK    0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV14_SHFT          0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV13_BMSK    0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV13_SHFT          0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV12_BMSK    0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV12_SHFT          0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV11_BMSK    0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV11_SHFT          0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV10_BMSK    0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV10_SHFT          0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT23_BMSK   0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT23_SHFT         0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV9_BMSK     0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV9_SHFT           0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT21_BMSK   0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT21_SHFT         0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT20_BMSK   0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT20_SHFT         0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT19_BMSK   0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT19_SHFT         0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT18_BMSK   0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT18_SHFT         0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT17_BMSK   0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT17_SHFT         0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT16_BMSK   0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT16_SHFT         0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV8_BMSK     0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV8_SHFT            0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV7_BMSK     0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV7_SHFT            0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV6_BMSK     0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV6_SHFT            0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV5_BMSK     0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV5_SHFT            0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV4_BMSK     0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV4_SHFT            0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV3_BMSK     0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV3_SHFT            0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV2_BMSK     0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV2_SHFT            0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV1_BMSK     0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV1_SHFT            0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT7_BMSK    0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT7_SHFT           0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV0_BMSK     0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_RSV0_SHFT            0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT5_BMSK    0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT5_SHFT           0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT4_BMSK    0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT4_SHFT           0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT3_BMSK    0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT3_SHFT           0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT2_BMSK    0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT2_SHFT           0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT1_BMSK    0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT1_SHFT           0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT0_BMSK    0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_LOW_PORT0_SHFT           0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_ADDR(x)      (x+0x00000904)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PHYS(x)      (x+0x00000904)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RMSK         0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV31_BMSK   0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV31_SHFT         0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV30_BMSK   0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV30_SHFT         0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV29_BMSK   0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV29_SHFT         0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV28_BMSK   0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV28_SHFT         0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV27_BMSK   0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV27_SHFT         0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV26_BMSK   0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV26_SHFT         0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT57_BMSK  0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT57_SHFT        0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV25_BMSK   0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV25_SHFT         0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT55_BMSK  0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT55_SHFT        0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT54_BMSK  0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT54_SHFT        0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT53_BMSK  0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT53_SHFT        0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT52_BMSK  0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT52_SHFT        0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT51_BMSK  0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT51_SHFT        0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT50_BMSK  0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT50_SHFT        0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT49_BMSK  0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT49_SHFT        0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT48_BMSK  0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT48_SHFT        0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV24_BMSK   0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV24_SHFT          0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV23_BMSK   0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV23_SHFT          0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV22_BMSK   0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV22_SHFT          0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV21_BMSK   0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV21_SHFT          0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV20_BMSK   0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV20_SHFT          0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV19_BMSK   0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV19_SHFT          0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT41_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT41_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV18_BMSK   0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_RSV18_SHFT          0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT39_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT39_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT38_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT38_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT37_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT37_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT36_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT36_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT35_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT35_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT34_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT34_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT33_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT33_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT32_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN0_HIGH_PORT32_SHFT         0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_ADDR(x)       (x+0x00000908)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PHYS(x)       (x+0x00000908)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV13_BMSK    0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV13_SHFT          0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV12_BMSK    0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV12_SHFT          0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV11_BMSK    0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV11_SHFT          0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV10_BMSK    0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV10_SHFT          0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV9_BMSK     0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV9_SHFT           0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV8_BMSK     0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV8_SHFT           0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT89_BMSK   0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT89_SHFT         0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV7_BMSK     0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV7_SHFT           0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT87_BMSK   0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT87_SHFT         0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT86_BMSK   0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT86_SHFT         0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT85_BMSK   0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT85_SHFT         0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT84_BMSK   0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT84_SHFT         0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT83_BMSK   0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT83_SHFT         0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT82_BMSK   0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT82_SHFT         0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT81_BMSK   0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT81_SHFT         0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT80_BMSK   0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT80_SHFT         0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV6_BMSK     0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV6_SHFT            0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV5_BMSK     0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV5_SHFT            0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV4_BMSK     0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV4_SHFT            0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV3_BMSK     0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV3_SHFT            0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV2_BMSK     0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV2_SHFT            0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV1_BMSK     0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV1_SHFT            0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT73_BMSK   0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT73_SHFT          0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV0_BMSK     0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_RSV0_SHFT            0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT71_BMSK   0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT71_SHFT          0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT70_BMSK   0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT70_SHFT          0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT69_BMSK   0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT69_SHFT          0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT68_BMSK   0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT68_SHFT          0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT67_BMSK   0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT67_SHFT          0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT66_BMSK   0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT66_SHFT          0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT65_BMSK   0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT65_SHFT          0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT64_BMSK   0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_LOW_PORT64_SHFT          0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_ADDR(x)      (x+0x0000090c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PHYS(x)      (x+0x0000090c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RMSK         0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV27_BMSK   0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV27_SHFT         0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV26_BMSK   0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV26_SHFT         0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV25_BMSK   0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV25_SHFT         0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV24_BMSK   0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV24_SHFT         0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV23_BMSK   0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV23_SHFT         0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV22_BMSK   0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV22_SHFT         0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT121_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT121_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV21_BMSK   0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV21_SHFT         0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT119_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT119_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT118_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT118_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT117_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT117_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT116_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT116_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT115_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT115_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT114_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT114_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT113_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT113_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT112_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT112_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV20_BMSK   0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV20_SHFT          0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV19_BMSK   0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV19_SHFT          0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV18_BMSK   0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV18_SHFT          0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV17_BMSK   0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV17_SHFT          0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV16_BMSK   0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV16_SHFT          0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV15_BMSK   0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV15_SHFT          0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT105_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT105_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV14_BMSK   0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_RSV14_SHFT          0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT103_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT103_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT102_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT102_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT101_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT101_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT100_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT100_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT99_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT99_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT98_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT98_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT97_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT97_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT96_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN1_HIGH_PORT96_SHFT         0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_ADDR(x)       (x+0x00000910)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PHYS(x)       (x+0x00000910)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV13_BMSK    0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV13_SHFT          0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV12_BMSK    0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV12_SHFT          0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV11_BMSK    0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV11_SHFT          0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV10_BMSK    0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV10_SHFT          0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV9_BMSK     0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV9_SHFT           0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV8_BMSK     0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV8_SHFT           0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT153_BMSK  0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT153_SHFT        0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV7_BMSK     0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV7_SHFT           0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT151_BMSK  0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT151_SHFT        0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT150_BMSK  0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT150_SHFT        0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT149_BMSK  0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT149_SHFT        0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT148_BMSK  0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT148_SHFT        0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT147_BMSK  0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT147_SHFT        0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT146_BMSK  0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT146_SHFT        0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT145_BMSK  0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT145_SHFT        0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT144_BMSK  0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT144_SHFT        0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV6_BMSK     0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV6_SHFT            0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV5_BMSK     0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV5_SHFT            0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV4_BMSK     0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV4_SHFT            0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV3_BMSK     0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV3_SHFT            0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV2_BMSK     0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV2_SHFT            0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV1_BMSK     0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV1_SHFT            0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT137_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT137_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV0_BMSK     0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_RSV0_SHFT            0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT135_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT135_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT134_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT134_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT133_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT133_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT132_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT132_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT131_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT131_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT130_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT130_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT129_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT129_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT128_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_LOW_PORT128_SHFT         0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_ADDR(x)      (x+0x00000914)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PHYS(x)      (x+0x00000914)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RMSK         0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV27_BMSK   0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV27_SHFT         0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV26_BMSK   0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV26_SHFT         0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV25_BMSK   0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV25_SHFT         0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV24_BMSK   0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV24_SHFT         0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV23_BMSK   0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV23_SHFT         0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV22_BMSK   0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV22_SHFT         0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT185_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT185_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV21_BMSK   0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV21_SHFT         0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT183_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT183_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT182_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT182_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT181_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT181_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT180_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT180_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT179_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT179_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT178_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT178_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT177_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT177_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT176_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT176_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV20_BMSK   0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV20_SHFT          0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV19_BMSK   0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV19_SHFT          0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV18_BMSK   0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV18_SHFT          0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV17_BMSK   0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV17_SHFT          0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV16_BMSK   0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV16_SHFT          0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV15_BMSK   0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV15_SHFT          0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT169_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT169_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV14_BMSK   0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_RSV14_SHFT          0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT167_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT167_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT166_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT166_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT165_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT165_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT164_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT164_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT163_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT163_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT162_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT162_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT161_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT161_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT160_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN2_HIGH_PORT160_SHFT        0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_ADDR(x)       (x+0x00000918)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PHYS(x)       (x+0x00000918)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV13_BMSK    0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV13_SHFT          0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV12_BMSK    0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV12_SHFT          0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV11_BMSK    0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV11_SHFT          0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV10_BMSK    0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV10_SHFT          0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV9_BMSK     0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV9_SHFT           0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV8_BMSK     0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV8_SHFT           0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT217_BMSK  0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT217_SHFT        0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV7_BMSK     0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV7_SHFT           0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT215_BMSK  0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT215_SHFT        0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT214_BMSK  0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT214_SHFT        0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT213_BMSK  0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT213_SHFT        0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT212_BMSK  0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT212_SHFT        0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT211_BMSK  0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT211_SHFT        0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT210_BMSK  0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT210_SHFT        0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT209_BMSK  0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT209_SHFT        0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT208_BMSK  0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT208_SHFT        0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV6_BMSK     0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV6_SHFT            0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV5_BMSK     0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV5_SHFT            0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV4_BMSK     0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV4_SHFT            0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV3_BMSK     0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV3_SHFT            0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV2_BMSK     0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV2_SHFT            0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV1_BMSK     0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV1_SHFT            0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT201_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT201_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV0_BMSK     0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_RSV0_SHFT            0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT199_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT199_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT198_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT198_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT197_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT197_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT196_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT196_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT195_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT195_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT194_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT194_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT193_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT193_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT192_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_LOW_PORT192_SHFT         0x0

//// Register MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_ADDR(x)      (x+0x0000091c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_PHYS(x)      (x+0x0000091c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RMSK         0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV29_BMSK   0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV29_SHFT          0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV28_BMSK   0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV28_SHFT          0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV27_BMSK   0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV27_SHFT          0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV26_BMSK   0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV26_SHFT          0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV25_BMSK   0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV25_SHFT          0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV24_BMSK   0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV24_SHFT          0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV23_BMSK   0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV23_SHFT          0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV22_BMSK   0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV22_SHFT          0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV21_BMSK   0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV21_SHFT          0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV20_BMSK   0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV20_SHFT          0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV19_BMSK   0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV19_SHFT          0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV18_BMSK   0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV18_SHFT          0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV17_BMSK   0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV17_SHFT          0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV16_BMSK   0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV16_SHFT          0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV15_BMSK   0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV15_SHFT          0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV14_BMSK   0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_MASTER_SENSEIN3_HIGH_RSV14_SHFT          0x0

//// Register MEM_NOC_DEBUG_SLAVE_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_ADDR(x)            (x+0x00000c00)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_PHYS(x)            (x+0x00000c00)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register MEM_NOC_DEBUG_SLAVE_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_ADDR(x)           (x+0x00000c04)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_PHYS(x)           (x+0x00000c04)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SWID_HIGH_QNOCID_SHFT              0x0

//// Register MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_ADDR(x)     (x+0x00000c80)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PHYS(x)     (x+0x00000c80)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_RMSK        0x03ffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_SHFT                 0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT25_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT25_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT24_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT24_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT23_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT23_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT22_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT22_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT21_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT21_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT20_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT20_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT19_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT19_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT18_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT18_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT17_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT17_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT16_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT16_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT15_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT15_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT14_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT14_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT13_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT13_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT9_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT9_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT8_BMSK  0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT8_SHFT         0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT7_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT7_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT6_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT6_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT5_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT5_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT4_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT4_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT3_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT3_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT2_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT2_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT1_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT1_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT0_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTCLR0_LOW_PORT0_SHFT         0x0

//// Register MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_ADDR(x)     (x+0x00000c88)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PHYS(x)     (x+0x00000c88)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_RMSK        0x03ffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_SHFT                 0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT25_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT25_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT24_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT24_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT23_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT23_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT22_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT22_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT21_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT21_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT20_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT20_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT19_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT19_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT18_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT18_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT17_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT17_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT16_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT16_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT15_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT15_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT14_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT14_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT13_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT13_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT9_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT9_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT8_BMSK  0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT8_SHFT         0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT7_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT7_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT6_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT6_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT5_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT5_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT4_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT4_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT3_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT3_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT2_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT2_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT1_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT1_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT0_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSET0_LOW_PORT0_SHFT         0x0

//// Register MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_ADDR(x)  (x+0x00000c90)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PHYS(x)  (x+0x00000c90)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_RMSK     0x03ffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_SHFT              0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT25_BMSK 0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT25_SHFT       0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT24_BMSK 0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT24_SHFT       0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT23_BMSK 0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT23_SHFT       0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT22_BMSK 0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT22_SHFT       0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT21_BMSK 0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT21_SHFT       0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT20_BMSK 0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT20_SHFT       0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT19_BMSK 0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT19_SHFT       0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT18_BMSK 0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT18_SHFT       0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT17_BMSK 0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT17_SHFT       0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT16_BMSK 0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT16_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT15_BMSK 0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT15_SHFT        0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT14_BMSK 0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT14_SHFT        0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT13_BMSK 0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT13_SHFT        0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT9_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT9_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT8_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT8_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT7_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT7_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_FLAGOUTSTATUS0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_ADDR(x)        (x+0x00000d00)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PHYS(x)        (x+0x00000d00)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV13_BMSK     0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV13_SHFT           0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV12_BMSK     0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV12_SHFT           0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV11_BMSK     0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV11_SHFT           0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV10_BMSK     0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV10_SHFT           0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV9_BMSK      0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV9_SHFT            0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV8_BMSK      0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV8_SHFT            0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV7_BMSK      0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV7_SHFT            0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT24_BMSK    0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT24_SHFT          0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT23_BMSK    0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT23_SHFT          0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT22_BMSK    0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT22_SHFT          0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT21_BMSK    0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT21_SHFT          0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT20_BMSK    0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT20_SHFT          0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT19_BMSK    0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT19_SHFT          0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT18_BMSK    0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT18_SHFT          0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT17_BMSK    0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT17_SHFT          0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT16_BMSK    0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT16_SHFT          0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV6_BMSK      0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV6_SHFT             0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV5_BMSK      0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV5_SHFT             0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV4_BMSK      0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV4_SHFT             0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV3_BMSK      0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV3_SHFT             0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV2_BMSK      0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV2_SHFT             0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV1_BMSK      0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV1_SHFT             0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT9_BMSK     0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT9_SHFT            0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV0_BMSK      0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_RSV0_SHFT             0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT7_BMSK     0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT7_SHFT            0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT6_BMSK     0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT6_SHFT            0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT5_BMSK     0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT5_SHFT            0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT4_BMSK     0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT4_SHFT            0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT3_BMSK     0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT3_SHFT            0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT2_BMSK     0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT2_SHFT            0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT1_BMSK     0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT1_SHFT            0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT0_BMSK     0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_LOW_PORT0_SHFT            0x0

//// Register MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_ADDR(x)       (x+0x00000d04)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PHYS(x)       (x+0x00000d04)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RMSK          0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV36_BMSK    0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV36_SHFT          0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV35_BMSK    0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV35_SHFT          0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV34_BMSK    0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV34_SHFT          0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV33_BMSK    0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV33_SHFT          0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV32_BMSK    0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV32_SHFT          0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV31_BMSK    0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV31_SHFT          0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV30_BMSK    0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV30_SHFT          0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV29_BMSK    0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV29_SHFT          0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV28_BMSK    0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV28_SHFT          0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV27_BMSK    0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV27_SHFT          0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV26_BMSK    0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV26_SHFT          0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV25_BMSK    0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV25_SHFT          0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV24_BMSK    0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV24_SHFT          0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV23_BMSK    0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV23_SHFT          0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV22_BMSK    0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV22_SHFT          0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV21_BMSK    0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV21_SHFT          0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV20_BMSK    0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV20_SHFT           0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV19_BMSK    0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV19_SHFT           0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV18_BMSK    0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV18_SHFT           0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV17_BMSK    0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV17_SHFT           0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV16_BMSK    0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV16_SHFT           0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV15_BMSK    0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV15_SHFT           0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV14_BMSK    0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_RSV14_SHFT           0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT40_BMSK   0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT40_SHFT          0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT39_BMSK   0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT39_SHFT          0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT38_BMSK   0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT38_SHFT          0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT37_BMSK   0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT37_SHFT          0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT36_BMSK   0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT36_SHFT          0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT35_BMSK   0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT35_SHFT          0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT34_BMSK   0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT34_SHFT          0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT33_BMSK   0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT33_SHFT          0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT32_BMSK   0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN0_HIGH_PORT32_SHFT          0x0

//// Register MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_ADDR(x)        (x+0x00000d08)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PHYS(x)        (x+0x00000d08)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV22_BMSK     0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV22_SHFT           0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV21_BMSK     0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV21_SHFT           0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV20_BMSK     0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV20_SHFT           0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV19_BMSK     0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV19_SHFT           0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV18_BMSK     0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV18_SHFT           0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV17_BMSK     0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV17_SHFT           0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT89_BMSK    0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT89_SHFT          0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV16_BMSK     0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV16_SHFT           0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT87_BMSK    0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT87_SHFT          0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT86_BMSK    0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT86_SHFT          0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT85_BMSK    0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT85_SHFT          0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT84_BMSK    0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT84_SHFT          0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT83_BMSK    0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT83_SHFT          0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT82_BMSK    0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT82_SHFT          0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT81_BMSK    0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT81_SHFT          0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT80_BMSK    0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_PORT80_SHFT          0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV15_BMSK     0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV15_SHFT            0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV14_BMSK     0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV14_SHFT            0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV13_BMSK     0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV13_SHFT            0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV12_BMSK     0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV12_SHFT            0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV11_BMSK     0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV11_SHFT            0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV10_BMSK     0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV10_SHFT            0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV9_BMSK      0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV9_SHFT             0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV8_BMSK      0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV8_SHFT             0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV7_BMSK      0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV7_SHFT             0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV6_BMSK      0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV6_SHFT             0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV5_BMSK      0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV5_SHFT             0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV4_BMSK      0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV4_SHFT             0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV3_BMSK      0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV3_SHFT             0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV2_BMSK      0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV2_SHFT             0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV1_BMSK      0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV1_SHFT             0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV0_BMSK      0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_LOW_RSV0_SHFT             0x0

//// Register MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_ADDR(x)       (x+0x00000d0c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PHYS(x)       (x+0x00000d0c)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RMSK          0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV45_BMSK    0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV45_SHFT          0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV44_BMSK    0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV44_SHFT          0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV43_BMSK    0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV43_SHFT          0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV42_BMSK    0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV42_SHFT          0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV41_BMSK    0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV41_SHFT          0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV40_BMSK    0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV40_SHFT          0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT121_BMSK  0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT121_SHFT        0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV39_BMSK    0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV39_SHFT          0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT119_BMSK  0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT119_SHFT        0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT118_BMSK  0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT118_SHFT        0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT117_BMSK  0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT117_SHFT        0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT116_BMSK  0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT116_SHFT        0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT115_BMSK  0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT115_SHFT        0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT114_BMSK  0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT114_SHFT        0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT113_BMSK  0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT113_SHFT        0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT112_BMSK  0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_PORT112_SHFT        0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV38_BMSK    0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV38_SHFT           0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV37_BMSK    0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV37_SHFT           0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV36_BMSK    0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV36_SHFT           0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV35_BMSK    0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV35_SHFT           0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV34_BMSK    0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV34_SHFT           0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV33_BMSK    0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV33_SHFT           0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV32_BMSK    0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV32_SHFT           0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV31_BMSK    0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV31_SHFT           0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV30_BMSK    0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV30_SHFT           0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV29_BMSK    0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV29_SHFT           0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV28_BMSK    0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV28_SHFT           0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV27_BMSK    0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV27_SHFT           0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV26_BMSK    0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV26_SHFT           0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV25_BMSK    0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV25_SHFT           0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV24_BMSK    0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV24_SHFT           0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV23_BMSK    0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN1_HIGH_RSV23_SHFT           0x0

//// Register MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_ADDR(x)        (x+0x00000d10)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PHYS(x)        (x+0x00000d10)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_SHFT                    0
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV22_BMSK     0x80000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV22_SHFT           0x1f

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV21_BMSK     0x40000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV21_SHFT           0x1e

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV20_BMSK     0x20000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV20_SHFT           0x1d

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV19_BMSK     0x10000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV19_SHFT           0x1c

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV18_BMSK     0x08000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV18_SHFT           0x1b

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV17_BMSK     0x04000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV17_SHFT           0x1a

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV16_BMSK     0x02000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV16_SHFT           0x19

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV15_BMSK     0x01000000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV15_SHFT           0x18

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV14_BMSK     0x00800000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV14_SHFT           0x17

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV13_BMSK     0x00400000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV13_SHFT           0x16

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV12_BMSK     0x00200000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV12_SHFT           0x15

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV11_BMSK     0x00100000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV11_SHFT           0x14

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV10_BMSK     0x00080000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV10_SHFT           0x13

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV9_BMSK      0x00040000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV9_SHFT            0x12

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV8_BMSK      0x00020000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV8_SHFT            0x11

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV7_BMSK      0x00010000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV7_SHFT            0x10

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV6_BMSK      0x00008000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV6_SHFT             0xf

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV5_BMSK      0x00004000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV5_SHFT             0xe

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV4_BMSK      0x00002000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV4_SHFT             0xd

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV3_BMSK      0x00001000
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV3_SHFT             0xc

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV2_BMSK      0x00000800
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV2_SHFT             0xb

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV1_BMSK      0x00000400
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV1_SHFT             0xa

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT137_BMSK   0x00000200
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT137_SHFT          0x9

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV0_BMSK      0x00000100
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_RSV0_SHFT             0x8

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT135_BMSK   0x00000080
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT135_SHFT          0x7

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT134_BMSK   0x00000040
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT134_SHFT          0x6

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT133_BMSK   0x00000020
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT133_SHFT          0x5

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT132_BMSK   0x00000010
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT132_SHFT          0x4

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT131_BMSK   0x00000008
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT131_SHFT          0x3

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT130_BMSK   0x00000004
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT130_SHFT          0x2

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT129_BMSK   0x00000002
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT129_SHFT          0x1

#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT128_BMSK   0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEBUG_SLAVE_SENSEIN2_LOW_PORT128_SHFT          0x0

//// Register TCU_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_ADDR(x)                       (x+0x00001000)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_PHYS(x)                       (x+0x00001000)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_RMSK                          0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_SHFT                                   0
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_IN(x)                         \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_INM(x, mask)                  \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_OUT(x, val)                   \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_UNITTYPEID_BMSK               0x00ff0000
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_UNITTYPEID_SHFT                     0x10

#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_UNITCONFID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_SWID_LOW_UNITCONFID_SHFT                      0x0

//// Register TCU_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_ADDR(x)                      (x+0x00001004)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_PHYS(x)                      (x+0x00001004)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_RMSK                         0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_SHFT                                  0
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_IN(x)                        \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_INM(x, mask)                 \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_OUT(x, val)                  \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_QNOCID_BMSK                  0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_SWID_HIGH_QNOCID_SHFT                         0x0

//// Register TCU_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_ADDR(x)                    (x+0x00001008)
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_PHYS(x)                    (x+0x00001008)
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_RMSK                       0x000003ff
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_SHFT                                0
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK           0x00000300
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT                  0x8

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_RSV1_BMSK                  0x000000c0
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_RSV1_SHFT                         0x6

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK      0x00000020
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT             0x5

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK          0x00000010
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT                 0x4

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_RSV0_BMSK                  0x00000008
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_RSV0_SHFT                         0x3

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_DUMPEN_BMSK                0x00000004
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_DUMPEN_SHFT                       0x2

#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_MODE_BMSK                  0x00000003
#define HWIO_MEM_NOC_TCU_TPRB_MAINCTL_LOW_MODE_SHFT                         0x0

//// Register TCU_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_ADDR(x)                     (x+0x00001010)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_PHYS(x)                     (x+0x00001010)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_RMSK                        0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_SHFT                                 0
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_IN(x)                       \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_INM(x, mask)                \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_OUT(x, val)                 \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_DUMPGO_BMSK                 0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_DUMPGO_LOW_DUMPGO_SHFT                        0x0

//// Register TCU_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_ADDR(x)                    (x+0x00001018)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_PHYS(x)                    (x+0x00001018)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_SHFT                                0
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK               0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                      0x0

//// Register TCU_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_ADDR(x)                        (x+0x00001020)
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_PHYS(x)                        (x+0x00001020)
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_RMSK                           0x000000ff
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_SHFT                                    0
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_IN(x)                          \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_INM(x, mask)                   \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_OUT(x, val)                    \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_WIDTH_BMSK                     0x000000ff
#define HWIO_MEM_NOC_TCU_TPRB_BIN_LOW_WIDTH_SHFT                            0x0

//// Register TCU_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_ADDR(x)                  (x+0x00001028)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_PHYS(x)                  (x+0x00001028)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_RMSK                     0xffffffff
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_SHFT                              0
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK          0xffffffff
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT                 0x0

//// Register TCU_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_ADDR(x)                 (x+0x0000102c)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_PHYS(x)                 (x+0x0000102c)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_RMSK                    0xffffffff
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_SHFT                             0
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_TRCNT_BMSK              0xffffff00
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                     0x8

#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK         0x000000ff
#define HWIO_MEM_NOC_TCU_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT                0x0

//// Register TCU_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_ADDR(x)                   (x+0x00001040)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_PHYS(x)                   (x+0x00001040)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_ADDR(x)                   (x+0x00001048)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_PHYS(x)                   (x+0x00001048)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_ADDR(x)                   (x+0x00001050)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_PHYS(x)                   (x+0x00001050)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_ADDR(x)                   (x+0x00001058)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_PHYS(x)                   (x+0x00001058)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_ADDR(x)                   (x+0x00001060)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_PHYS(x)                   (x+0x00001060)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_ADDR(x)                   (x+0x00001068)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_PHYS(x)                   (x+0x00001068)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_ADDR(x)                   (x+0x00001070)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_PHYS(x)                   (x+0x00001070)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                    0x0

//// Register TCU_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_ADDR(x)                   (x+0x00001078)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_PHYS(x)                   (x+0x00001078)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK             0x00ffffff
#define HWIO_MEM_NOC_TCU_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                    0x0

//// Register TCU_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)            (x+0x00001120)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)            (x+0x00001120)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_RMSK               0xffffffff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_SHFT                        0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK     0xfffffc00
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT            0xa

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK            0x000003ff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT                   0x0

//// Register TCU_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)           (x+0x00001124)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)           (x+0x00001124)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_RMSK              0x0000000f
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                       0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK    0x0000000f
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT           0x0

//// Register TCU_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)            (x+0x00001128)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)            (x+0x00001128)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_RMSK               0xffffffff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_SHFT                        0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK     0xfffffc00
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT            0xa

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK            0x000003ff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT                   0x0

//// Register TCU_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)           (x+0x0000112c)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)           (x+0x0000112c)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_RMSK              0x0000000f
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                       0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK    0x0000000f
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT           0x0

//// Register TCU_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_ADDR(x)              (x+0x00001138)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_PHYS(x)              (x+0x00001138)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_RMSK                 0x0000000f
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_SHFT                          0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK            0x00000008
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT                   0x3

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK          0x00000004
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT                 0x2

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_WREN_BMSK            0x00000002
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_WREN_SHFT                   0x1

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK            0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT                   0x0

//// Register TCU_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)        (x+0x00001158)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)        (x+0x00001158)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                    0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register TCU_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)        (x+0x00001160)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)        (x+0x00001160)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                    0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register TCU_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)         (x+0x00001168)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)         (x+0x00001168)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                     0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register TCU_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)         (x+0x00001170)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)         (x+0x00001170)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                     0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register TCU_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)          (x+0x00001178)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)          (x+0x00001178)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_RMSK             0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_SHFT                      0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register TCU_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)          (x+0x00001180)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)          (x+0x00001180)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_RMSK             0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_SHFT                      0
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_TCU_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register APPS_RD_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_ADDR(x)                   (x+0x00001200)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_PHYS(x)                   (x+0x00001200)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_SHFT                               0
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_UNITTYPEID_BMSK           0x00ff0000
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_UNITTYPEID_SHFT                 0x10

#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_UNITCONFID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_LOW_UNITCONFID_SHFT                  0x0

//// Register APPS_RD_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_ADDR(x)                  (x+0x00001204)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_PHYS(x)                  (x+0x00001204)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_RMSK                     0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_SHFT                              0
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_QNOCID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_SWID_HIGH_QNOCID_SHFT                     0x0

//// Register APPS_RD_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_ADDR(x)                (x+0x00001208)
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_PHYS(x)                (x+0x00001208)
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_RMSK                   0x000003ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_SHFT                            0
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK       0x00000300
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT              0x8

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_RSV1_BMSK              0x000000c0
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_RSV1_SHFT                     0x6

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK  0x00000020
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT         0x5

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK      0x00000010
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT             0x4

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_RSV0_BMSK              0x00000008
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_RSV0_SHFT                     0x3

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_DUMPEN_BMSK            0x00000004
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_DUMPEN_SHFT                   0x2

#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_MODE_BMSK              0x00000003
#define HWIO_MEM_NOC_APPS_RD_TPRB_MAINCTL_LOW_MODE_SHFT                     0x0

//// Register APPS_RD_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_ADDR(x)                 (x+0x00001210)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_PHYS(x)                 (x+0x00001210)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_RMSK                    0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_SHFT                             0
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_DUMPGO_BMSK             0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPGO_LOW_DUMPGO_SHFT                    0x0

//// Register APPS_RD_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_ADDR(x)                (x+0x00001218)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_PHYS(x)                (x+0x00001218)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_SHFT                            0
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK           0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                  0x0

//// Register APPS_RD_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_ADDR(x)                    (x+0x00001220)
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_PHYS(x)                    (x+0x00001220)
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_RMSK                       0x000000ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_SHFT                                0
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_WIDTH_BMSK                 0x000000ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_BIN_LOW_WIDTH_SHFT                        0x0

//// Register APPS_RD_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_ADDR(x)              (x+0x00001228)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_PHYS(x)              (x+0x00001228)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK      0xffffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT             0x0

//// Register APPS_RD_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_ADDR(x)             (x+0x0000122c)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_PHYS(x)             (x+0x0000122c)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_SHFT                         0
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_TRCNT_BMSK          0xffffff00
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                 0x8

#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK     0x000000ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT            0x0

//// Register APPS_RD_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_ADDR(x)               (x+0x00001240)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_PHYS(x)               (x+0x00001240)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_ADDR(x)               (x+0x00001248)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_PHYS(x)               (x+0x00001248)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_ADDR(x)               (x+0x00001250)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_PHYS(x)               (x+0x00001250)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_ADDR(x)               (x+0x00001258)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_PHYS(x)               (x+0x00001258)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_ADDR(x)               (x+0x00001260)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_PHYS(x)               (x+0x00001260)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_ADDR(x)               (x+0x00001268)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_PHYS(x)               (x+0x00001268)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_ADDR(x)               (x+0x00001270)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_PHYS(x)               (x+0x00001270)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                0x0

//// Register APPS_RD_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_ADDR(x)               (x+0x00001278)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_PHYS(x)               (x+0x00001278)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                0x0

//// Register APPS_RD_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)        (x+0x00001320)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)        (x+0x00001320)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT               0x0

//// Register APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)       (x+0x00001324)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)       (x+0x00001324)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                   0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)        (x+0x00001328)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)        (x+0x00001328)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT               0x0

//// Register APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)       (x+0x0000132c)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)       (x+0x0000132c)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                   0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_ADDR(x)          (x+0x00001338)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_PHYS(x)          (x+0x00001338)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_RMSK             0x0000000f
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK        0x00000008
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT               0x3

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK      0x00000004
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT             0x2

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_WREN_BMSK        0x00000002
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_WREN_SHFT               0x1

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK        0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT               0x0

//// Register APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)    (x+0x00001358)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)    (x+0x00001358)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)    (x+0x00001360)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)    (x+0x00001360)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)     (x+0x00001368)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)     (x+0x00001368)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                 0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)     (x+0x00001370)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)     (x+0x00001370)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                 0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)      (x+0x00001378)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)      (x+0x00001378)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register APPS_RD_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)      (x+0x00001380)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)      (x+0x00001380)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register APPS_RDWR_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_ADDR(x)                 (x+0x00001400)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_PHYS(x)                 (x+0x00001400)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_RMSK                    0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_SHFT                             0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_UNITTYPEID_BMSK         0x00ff0000
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_UNITTYPEID_SHFT               0x10

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_UNITCONFID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_LOW_UNITCONFID_SHFT                0x0

//// Register APPS_RDWR_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_ADDR(x)                (x+0x00001404)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_PHYS(x)                (x+0x00001404)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_RMSK                   0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_SHFT                            0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_QNOCID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_SWID_HIGH_QNOCID_SHFT                   0x0

//// Register APPS_RDWR_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_ADDR(x)              (x+0x00001408)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_PHYS(x)              (x+0x00001408)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_RMSK                 0x000003ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK     0x00000300
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT            0x8

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_RSV1_BMSK            0x000000c0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_RSV1_SHFT                   0x6

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK    0x00000010
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT           0x4

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_RSV0_BMSK            0x00000008
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_RSV0_SHFT                   0x3

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_DUMPEN_BMSK          0x00000004
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_DUMPEN_SHFT                 0x2

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_MODE_BMSK            0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_MAINCTL_LOW_MODE_SHFT                   0x0

//// Register APPS_RDWR_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_ADDR(x)               (x+0x00001410)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_PHYS(x)               (x+0x00001410)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_RMSK                  0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_DUMPGO_BMSK           0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPGO_LOW_DUMPGO_SHFT                  0x0

//// Register APPS_RDWR_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_ADDR(x)              (x+0x00001418)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_PHYS(x)              (x+0x00001418)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK         0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                0x0

//// Register APPS_RDWR_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_ADDR(x)                  (x+0x00001420)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_PHYS(x)                  (x+0x00001420)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_RMSK                     0x000000ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_SHFT                              0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_WIDTH_BMSK               0x000000ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_BIN_LOW_WIDTH_SHFT                      0x0

//// Register APPS_RDWR_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_ADDR(x)            (x+0x00001428)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_PHYS(x)            (x+0x00001428)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_RMSK               0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK    0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT           0x0

//// Register APPS_RDWR_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_ADDR(x)           (x+0x0000142c)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_PHYS(x)           (x+0x0000142c)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_RMSK              0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_SHFT                       0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_TRCNT_BMSK        0xffffff00
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_TRCNT_SHFT               0x8

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK   0x000000ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT          0x0

//// Register APPS_RDWR_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_ADDR(x)             (x+0x00001440)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_PHYS(x)             (x+0x00001440)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_ADDR(x)             (x+0x00001448)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_PHYS(x)             (x+0x00001448)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_ADDR(x)             (x+0x00001450)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_PHYS(x)             (x+0x00001450)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_ADDR(x)             (x+0x00001458)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_PHYS(x)             (x+0x00001458)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_ADDR(x)             (x+0x00001460)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_PHYS(x)             (x+0x00001460)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_ADDR(x)             (x+0x00001468)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_PHYS(x)             (x+0x00001468)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_ADDR(x)             (x+0x00001470)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_PHYS(x)             (x+0x00001470)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT              0x0

//// Register APPS_RDWR_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_ADDR(x)             (x+0x00001478)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_PHYS(x)             (x+0x00001478)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT              0x0

//// Register APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)      (x+0x00001520)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)      (x+0x00001520)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_RMSK         0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK      0x000003ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT             0x0

//// Register APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)     (x+0x00001524)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)     (x+0x00001524)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_RMSK        0x0000000f
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                 0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)      (x+0x00001528)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)      (x+0x00001528)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_RMSK         0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK      0x000003ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT             0x0

//// Register APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)     (x+0x0000152c)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)     (x+0x0000152c)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_RMSK        0x0000000f
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                 0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_ADDR(x)        (x+0x00001538)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_PHYS(x)        (x+0x00001538)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_RMSK           0x0000000f
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK      0x00000008
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT             0x3

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK    0x00000004
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT           0x2

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_WREN_BMSK      0x00000002
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_WREN_SHFT             0x1

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK      0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT             0x0

//// Register APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)  (x+0x00001558)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)  (x+0x00001558)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK     0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT              0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)  (x+0x00001560)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)  (x+0x00001560)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK     0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT              0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)   (x+0x00001568)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)   (x+0x00001568)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_RMSK      0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_SHFT               0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)   (x+0x00001570)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)   (x+0x00001570)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_RMSK      0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_SHFT               0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)    (x+0x00001578)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)    (x+0x00001578)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_RMSK       0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)    (x+0x00001580)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)    (x+0x00001580)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_RMSK       0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register CDSP_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_ADDR(x)                      (x+0x00001600)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_PHYS(x)                      (x+0x00001600)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_RMSK                         0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_SHFT                                  0
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_IN(x)                        \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_INM(x, mask)                 \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_OUT(x, val)                  \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_UNITTYPEID_BMSK              0x00ff0000
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_UNITTYPEID_SHFT                    0x10

#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_UNITCONFID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_LOW_UNITCONFID_SHFT                     0x0

//// Register CDSP_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_ADDR(x)                     (x+0x00001604)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_PHYS(x)                     (x+0x00001604)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_RMSK                        0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_SHFT                                 0
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_IN(x)                       \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_INM(x, mask)                \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_OUT(x, val)                 \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_QNOCID_BMSK                 0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_SWID_HIGH_QNOCID_SHFT                        0x0

//// Register CDSP_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_ADDR(x)                   (x+0x00001608)
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_PHYS(x)                   (x+0x00001608)
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_RMSK                      0x000003ff
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_SHFT                               0
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK          0x00000300
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT                 0x8

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_RSV1_BMSK                 0x000000c0
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_RSV1_SHFT                        0x6

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK     0x00000020
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT            0x5

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK         0x00000010
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT                0x4

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_RSV0_BMSK                 0x00000008
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_RSV0_SHFT                        0x3

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_DUMPEN_BMSK               0x00000004
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_DUMPEN_SHFT                      0x2

#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_MODE_BMSK                 0x00000003
#define HWIO_MEM_NOC_CDSP_TPRB_MAINCTL_LOW_MODE_SHFT                        0x0

//// Register CDSP_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_ADDR(x)                    (x+0x00001610)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_PHYS(x)                    (x+0x00001610)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_RMSK                       0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_SHFT                                0
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_DUMPGO_BMSK                0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPGO_LOW_DUMPGO_SHFT                       0x0

//// Register CDSP_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_ADDR(x)                   (x+0x00001618)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_PHYS(x)                   (x+0x00001618)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_SHFT                               0
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK              0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                     0x0

//// Register CDSP_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_ADDR(x)                       (x+0x00001620)
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_PHYS(x)                       (x+0x00001620)
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_RMSK                          0x000000ff
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_SHFT                                   0
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_IN(x)                         \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_INM(x, mask)                  \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_OUT(x, val)                   \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_WIDTH_BMSK                    0x000000ff
#define HWIO_MEM_NOC_CDSP_TPRB_BIN_LOW_WIDTH_SHFT                           0x0

//// Register CDSP_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_ADDR(x)                 (x+0x00001628)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_PHYS(x)                 (x+0x00001628)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_SHFT                             0
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK         0xffffffff
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT                0x0

//// Register CDSP_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_ADDR(x)                (x+0x0000162c)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_PHYS(x)                (x+0x0000162c)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_SHFT                            0
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_TRCNT_BMSK             0xffffff00
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                    0x8

#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK        0x000000ff
#define HWIO_MEM_NOC_CDSP_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT               0x0

//// Register CDSP_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_ADDR(x)                  (x+0x00001640)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_PHYS(x)                  (x+0x00001640)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_ADDR(x)                  (x+0x00001648)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_PHYS(x)                  (x+0x00001648)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_ADDR(x)                  (x+0x00001650)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_PHYS(x)                  (x+0x00001650)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_ADDR(x)                  (x+0x00001658)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_PHYS(x)                  (x+0x00001658)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_ADDR(x)                  (x+0x00001660)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_PHYS(x)                  (x+0x00001660)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_ADDR(x)                  (x+0x00001668)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_PHYS(x)                  (x+0x00001668)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_ADDR(x)                  (x+0x00001670)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_PHYS(x)                  (x+0x00001670)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                   0x0

//// Register CDSP_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_ADDR(x)                  (x+0x00001678)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_PHYS(x)                  (x+0x00001678)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK            0x00ffffff
#define HWIO_MEM_NOC_CDSP_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                   0x0

//// Register CDSP_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)           (x+0x00001720)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)           (x+0x00001720)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_SHFT                       0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT                  0x0

//// Register CDSP_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)          (x+0x00001724)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)          (x+0x00001724)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                      0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT          0x0

//// Register CDSP_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)           (x+0x00001728)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)           (x+0x00001728)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_SHFT                       0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT                  0x0

//// Register CDSP_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)          (x+0x0000172c)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)          (x+0x0000172c)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                      0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT          0x0

//// Register CDSP_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x)             (x+0x00001738)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_PHYS(x)             (x+0x00001738)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_RMSK                0x0000000f
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_SHFT                         0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK           0x00000008
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT                  0x3

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK         0x00000004
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT                0x2

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_WREN_BMSK           0x00000002
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_WREN_SHFT                  0x1

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK           0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT                  0x0

//// Register CDSP_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)       (x+0x00001758)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)       (x+0x00001758)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                   0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register CDSP_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)       (x+0x00001760)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)       (x+0x00001760)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                   0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register CDSP_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)        (x+0x00001768)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)        (x+0x00001768)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                    0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register CDSP_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)        (x+0x00001770)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)        (x+0x00001770)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                    0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register CDSP_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)         (x+0x00001778)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)         (x+0x00001778)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_SHFT                     0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register CDSP_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)         (x+0x00001780)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)         (x+0x00001780)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_SHFT                     0
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_CDSP_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register MNOC_HF0_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_ADDR(x)                  (x+0x00001800)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_PHYS(x)                  (x+0x00001800)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_SHFT                              0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_UNITTYPEID_BMSK          0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_UNITTYPEID_SHFT                0x10

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_UNITCONFID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_LOW_UNITCONFID_SHFT                 0x0

//// Register MNOC_HF0_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_ADDR(x)                 (x+0x00001804)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_PHYS(x)                 (x+0x00001804)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_RMSK                    0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_SHFT                             0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_QNOCID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_SWID_HIGH_QNOCID_SHFT                    0x0

//// Register MNOC_HF0_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_ADDR(x)               (x+0x00001808)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_PHYS(x)               (x+0x00001808)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_RMSK                  0x000003ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK      0x00000300
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT             0x8

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_RSV1_BMSK             0x000000c0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_RSV1_SHFT                    0x6

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK     0x00000010
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT            0x4

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_RSV0_BMSK             0x00000008
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_RSV0_SHFT                    0x3

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_DUMPEN_BMSK           0x00000004
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_DUMPEN_SHFT                  0x2

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_MODE_BMSK             0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_MAINCTL_LOW_MODE_SHFT                    0x0

//// Register MNOC_HF0_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_ADDR(x)                (x+0x00001810)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_PHYS(x)                (x+0x00001810)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_RMSK                   0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_SHFT                            0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_DUMPGO_BMSK            0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPGO_LOW_DUMPGO_SHFT                   0x0

//// Register MNOC_HF0_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_ADDR(x)               (x+0x00001818)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_PHYS(x)               (x+0x00001818)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK          0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                 0x0

//// Register MNOC_HF0_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_ADDR(x)                   (x+0x00001820)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_PHYS(x)                   (x+0x00001820)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_RMSK                      0x000000ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_SHFT                               0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_WIDTH_BMSK                0x000000ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_BIN_LOW_WIDTH_SHFT                       0x0

//// Register MNOC_HF0_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_ADDR(x)             (x+0x00001828)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_PHYS(x)             (x+0x00001828)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_RMSK                0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK     0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT            0x0

//// Register MNOC_HF0_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_ADDR(x)            (x+0x0000182c)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_PHYS(x)            (x+0x0000182c)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_RMSK               0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_SHFT                        0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_TRCNT_BMSK         0xffffff00
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                0x8

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK    0x000000ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT           0x0

//// Register MNOC_HF0_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_ADDR(x)              (x+0x00001840)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_PHYS(x)              (x+0x00001840)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_ADDR(x)              (x+0x00001848)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_PHYS(x)              (x+0x00001848)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_ADDR(x)              (x+0x00001850)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_PHYS(x)              (x+0x00001850)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_ADDR(x)              (x+0x00001858)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_PHYS(x)              (x+0x00001858)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_ADDR(x)              (x+0x00001860)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_PHYS(x)              (x+0x00001860)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_ADDR(x)              (x+0x00001868)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_PHYS(x)              (x+0x00001868)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_ADDR(x)              (x+0x00001870)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_PHYS(x)              (x+0x00001870)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT               0x0

//// Register MNOC_HF0_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_ADDR(x)              (x+0x00001878)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_PHYS(x)              (x+0x00001878)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT               0x0

//// Register MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)       (x+0x00001920)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)       (x+0x00001920)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_SHFT                   0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK       0x000003ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT              0x0

//// Register MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)      (x+0x00001924)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)      (x+0x00001924)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_RMSK         0x0000000f
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)       (x+0x00001928)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)       (x+0x00001928)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_SHFT                   0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK       0x000003ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT              0x0

//// Register MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)      (x+0x0000192c)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)      (x+0x0000192c)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_RMSK         0x0000000f
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_ADDR(x)         (x+0x00001938)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_PHYS(x)         (x+0x00001938)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_RMSK            0x0000000f
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK       0x00000008
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT              0x3

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK     0x00000004
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT            0x2

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_WREN_BMSK       0x00000002
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_WREN_SHFT              0x1

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT              0x0

//// Register MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)   (x+0x00001958)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)   (x+0x00001958)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK      0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT               0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)   (x+0x00001960)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)   (x+0x00001960)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK      0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT               0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)    (x+0x00001968)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)    (x+0x00001968)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_RMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)    (x+0x00001970)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)    (x+0x00001970)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_RMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)     (x+0x00001978)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)     (x+0x00001978)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_RMSK        0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)     (x+0x00001980)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)     (x+0x00001980)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_RMSK        0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register MNOC_HF1_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_ADDR(x)                  (x+0x00001a00)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_PHYS(x)                  (x+0x00001a00)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_SHFT                              0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_UNITTYPEID_BMSK          0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_UNITTYPEID_SHFT                0x10

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_UNITCONFID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_LOW_UNITCONFID_SHFT                 0x0

//// Register MNOC_HF1_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_ADDR(x)                 (x+0x00001a04)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_PHYS(x)                 (x+0x00001a04)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_RMSK                    0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_SHFT                             0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_QNOCID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_SWID_HIGH_QNOCID_SHFT                    0x0

//// Register MNOC_HF1_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_ADDR(x)               (x+0x00001a08)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_PHYS(x)               (x+0x00001a08)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_RMSK                  0x000003ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK      0x00000300
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT             0x8

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_RSV1_BMSK             0x000000c0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_RSV1_SHFT                    0x6

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK     0x00000010
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT            0x4

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_RSV0_BMSK             0x00000008
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_RSV0_SHFT                    0x3

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_DUMPEN_BMSK           0x00000004
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_DUMPEN_SHFT                  0x2

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_MODE_BMSK             0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_MAINCTL_LOW_MODE_SHFT                    0x0

//// Register MNOC_HF1_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_ADDR(x)                (x+0x00001a10)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_PHYS(x)                (x+0x00001a10)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_RMSK                   0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_SHFT                            0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_DUMPGO_BMSK            0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPGO_LOW_DUMPGO_SHFT                   0x0

//// Register MNOC_HF1_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_ADDR(x)               (x+0x00001a18)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_PHYS(x)               (x+0x00001a18)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK          0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                 0x0

//// Register MNOC_HF1_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_ADDR(x)                   (x+0x00001a20)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_PHYS(x)                   (x+0x00001a20)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_RMSK                      0x000000ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_SHFT                               0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_WIDTH_BMSK                0x000000ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_BIN_LOW_WIDTH_SHFT                       0x0

//// Register MNOC_HF1_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_ADDR(x)             (x+0x00001a28)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_PHYS(x)             (x+0x00001a28)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_RMSK                0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK     0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT            0x0

//// Register MNOC_HF1_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_ADDR(x)            (x+0x00001a2c)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_PHYS(x)            (x+0x00001a2c)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_RMSK               0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_SHFT                        0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_TRCNT_BMSK         0xffffff00
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                0x8

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK    0x000000ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT           0x0

//// Register MNOC_HF1_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_ADDR(x)              (x+0x00001a40)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_PHYS(x)              (x+0x00001a40)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_ADDR(x)              (x+0x00001a48)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_PHYS(x)              (x+0x00001a48)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_ADDR(x)              (x+0x00001a50)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_PHYS(x)              (x+0x00001a50)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_ADDR(x)              (x+0x00001a58)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_PHYS(x)              (x+0x00001a58)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_ADDR(x)              (x+0x00001a60)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_PHYS(x)              (x+0x00001a60)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_ADDR(x)              (x+0x00001a68)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_PHYS(x)              (x+0x00001a68)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_ADDR(x)              (x+0x00001a70)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_PHYS(x)              (x+0x00001a70)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT               0x0

//// Register MNOC_HF1_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_ADDR(x)              (x+0x00001a78)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_PHYS(x)              (x+0x00001a78)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK        0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT               0x0

//// Register MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)       (x+0x00001b20)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)       (x+0x00001b20)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_SHFT                   0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK       0x000003ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT              0x0

//// Register MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)      (x+0x00001b24)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)      (x+0x00001b24)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_RMSK         0x0000000f
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)       (x+0x00001b28)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)       (x+0x00001b28)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_SHFT                   0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK       0x000003ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT              0x0

//// Register MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)      (x+0x00001b2c)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)      (x+0x00001b2c)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_RMSK         0x0000000f
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                  0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_ADDR(x)         (x+0x00001b38)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_PHYS(x)         (x+0x00001b38)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_RMSK            0x0000000f
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK       0x00000008
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT              0x3

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK     0x00000004
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT            0x2

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_WREN_BMSK       0x00000002
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_WREN_SHFT              0x1

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT              0x0

//// Register MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)   (x+0x00001b58)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)   (x+0x00001b58)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK      0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT               0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)   (x+0x00001b60)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)   (x+0x00001b60)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK      0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT               0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)    (x+0x00001b68)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)    (x+0x00001b68)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_RMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)    (x+0x00001b70)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)    (x+0x00001b70)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_RMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)     (x+0x00001b78)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)     (x+0x00001b78)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_RMSK        0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)     (x+0x00001b80)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)     (x+0x00001b80)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_RMSK        0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register MNOC_SF_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_ADDR(x)                   (x+0x00001c00)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_PHYS(x)                   (x+0x00001c00)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_SHFT                               0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_UNITTYPEID_BMSK           0x00ff0000
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_UNITTYPEID_SHFT                 0x10

#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_UNITCONFID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_LOW_UNITCONFID_SHFT                  0x0

//// Register MNOC_SF_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_ADDR(x)                  (x+0x00001c04)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_PHYS(x)                  (x+0x00001c04)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_RMSK                     0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_SHFT                              0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_QNOCID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_SWID_HIGH_QNOCID_SHFT                     0x0

//// Register MNOC_SF_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_ADDR(x)                (x+0x00001c08)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_PHYS(x)                (x+0x00001c08)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_RMSK                   0x000003ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_SHFT                            0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK       0x00000300
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT              0x8

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_RSV1_BMSK              0x000000c0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_RSV1_SHFT                     0x6

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK  0x00000020
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT         0x5

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK      0x00000010
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT             0x4

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_RSV0_BMSK              0x00000008
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_RSV0_SHFT                     0x3

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_DUMPEN_BMSK            0x00000004
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_DUMPEN_SHFT                   0x2

#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_MODE_BMSK              0x00000003
#define HWIO_MEM_NOC_MNOC_SF_TPRB_MAINCTL_LOW_MODE_SHFT                     0x0

//// Register MNOC_SF_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_ADDR(x)                 (x+0x00001c10)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_PHYS(x)                 (x+0x00001c10)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_RMSK                    0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_SHFT                             0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_DUMPGO_BMSK             0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPGO_LOW_DUMPGO_SHFT                    0x0

//// Register MNOC_SF_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x)                (x+0x00001c18)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_PHYS(x)                (x+0x00001c18)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_SHFT                            0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK           0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                  0x0

//// Register MNOC_SF_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_ADDR(x)                    (x+0x00001c20)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_PHYS(x)                    (x+0x00001c20)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_RMSK                       0x000000ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_SHFT                                0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_WIDTH_BMSK                 0x000000ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_BIN_LOW_WIDTH_SHFT                        0x0

//// Register MNOC_SF_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x)              (x+0x00001c28)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_PHYS(x)              (x+0x00001c28)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK      0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT             0x0

//// Register MNOC_SF_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x)             (x+0x00001c2c)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_PHYS(x)             (x+0x00001c2c)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_SHFT                         0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_TRCNT_BMSK          0xffffff00
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                 0x8

#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK     0x000000ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT            0x0

//// Register MNOC_SF_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x)               (x+0x00001c40)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_PHYS(x)               (x+0x00001c40)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x)               (x+0x00001c48)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_PHYS(x)               (x+0x00001c48)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x)               (x+0x00001c50)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_PHYS(x)               (x+0x00001c50)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x)               (x+0x00001c58)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_PHYS(x)               (x+0x00001c58)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x)               (x+0x00001c60)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_PHYS(x)               (x+0x00001c60)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x)               (x+0x00001c68)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_PHYS(x)               (x+0x00001c68)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x)               (x+0x00001c70)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_PHYS(x)               (x+0x00001c70)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                0x0

//// Register MNOC_SF_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x)               (x+0x00001c78)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_PHYS(x)               (x+0x00001c78)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK         0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                0x0

//// Register MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)        (x+0x00001d20)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)        (x+0x00001d20)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT               0x0

//// Register MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)       (x+0x00001d24)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)       (x+0x00001d24)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                   0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)        (x+0x00001d28)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)        (x+0x00001d28)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT               0x0

//// Register MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)       (x+0x00001d2c)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)       (x+0x00001d2c)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                   0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x)          (x+0x00001d38)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_PHYS(x)          (x+0x00001d38)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_RMSK             0x0000000f
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_SHFT                      0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK        0x00000008
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT               0x3

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK      0x00000004
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT             0x2

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_WREN_BMSK        0x00000002
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_WREN_SHFT               0x1

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK        0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT               0x0

//// Register MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)    (x+0x00001d58)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)    (x+0x00001d58)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)    (x+0x00001d60)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)    (x+0x00001d60)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)     (x+0x00001d68)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)     (x+0x00001d68)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)     (x+0x00001d70)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)     (x+0x00001d70)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)      (x+0x00001d78)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)      (x+0x00001d78)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_SHFT                  0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)      (x+0x00001d80)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)      (x+0x00001d80)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_SHFT                  0
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register SNOC_GC_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_ADDR(x)                   (x+0x00001e00)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_PHYS(x)                   (x+0x00001e00)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_SHFT                               0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_UNITTYPEID_BMSK           0x00ff0000
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_UNITTYPEID_SHFT                 0x10

#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_UNITCONFID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_LOW_UNITCONFID_SHFT                  0x0

//// Register SNOC_GC_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_ADDR(x)                  (x+0x00001e04)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_PHYS(x)                  (x+0x00001e04)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_RMSK                     0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_SHFT                              0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_QNOCID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_SWID_HIGH_QNOCID_SHFT                     0x0

//// Register SNOC_GC_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_ADDR(x)                (x+0x00001e08)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_PHYS(x)                (x+0x00001e08)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_RMSK                   0x000003ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_SHFT                            0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK       0x00000300
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT              0x8

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_RSV1_BMSK              0x000000c0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_RSV1_SHFT                     0x6

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK  0x00000020
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT         0x5

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK      0x00000010
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT             0x4

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_RSV0_BMSK              0x00000008
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_RSV0_SHFT                     0x3

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_DUMPEN_BMSK            0x00000004
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_DUMPEN_SHFT                   0x2

#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_MODE_BMSK              0x00000003
#define HWIO_MEM_NOC_SNOC_GC_TPRB_MAINCTL_LOW_MODE_SHFT                     0x0

//// Register SNOC_GC_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_ADDR(x)                 (x+0x00001e10)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_PHYS(x)                 (x+0x00001e10)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_RMSK                    0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_SHFT                             0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_DUMPGO_BMSK             0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPGO_LOW_DUMPGO_SHFT                    0x0

//// Register SNOC_GC_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_ADDR(x)                (x+0x00001e18)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_PHYS(x)                (x+0x00001e18)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_SHFT                            0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK           0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                  0x0

//// Register SNOC_GC_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_ADDR(x)                    (x+0x00001e20)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_PHYS(x)                    (x+0x00001e20)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_RMSK                       0x000000ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_SHFT                                0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_WIDTH_BMSK                 0x000000ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_BIN_LOW_WIDTH_SHFT                        0x0

//// Register SNOC_GC_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_ADDR(x)              (x+0x00001e28)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_PHYS(x)              (x+0x00001e28)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK      0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT             0x0

//// Register SNOC_GC_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_ADDR(x)             (x+0x00001e2c)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_PHYS(x)             (x+0x00001e2c)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_SHFT                         0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_TRCNT_BMSK          0xffffff00
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                 0x8

#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK     0x000000ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT            0x0

//// Register SNOC_GC_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_ADDR(x)               (x+0x00001e40)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_PHYS(x)               (x+0x00001e40)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_ADDR(x)               (x+0x00001e48)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_PHYS(x)               (x+0x00001e48)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_ADDR(x)               (x+0x00001e50)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_PHYS(x)               (x+0x00001e50)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_ADDR(x)               (x+0x00001e58)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_PHYS(x)               (x+0x00001e58)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_ADDR(x)               (x+0x00001e60)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_PHYS(x)               (x+0x00001e60)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_ADDR(x)               (x+0x00001e68)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_PHYS(x)               (x+0x00001e68)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_ADDR(x)               (x+0x00001e70)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_PHYS(x)               (x+0x00001e70)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                0x0

//// Register SNOC_GC_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_ADDR(x)               (x+0x00001e78)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_PHYS(x)               (x+0x00001e78)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                0x0

//// Register SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)        (x+0x00001f20)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)        (x+0x00001f20)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT               0x0

//// Register SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)       (x+0x00001f24)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)       (x+0x00001f24)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                   0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)        (x+0x00001f28)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)        (x+0x00001f28)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT               0x0

//// Register SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)       (x+0x00001f2c)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)       (x+0x00001f2c)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                   0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_ADDR(x)          (x+0x00001f38)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_PHYS(x)          (x+0x00001f38)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_RMSK             0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK        0x00000008
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT               0x3

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK      0x00000004
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT             0x2

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_WREN_BMSK        0x00000002
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_WREN_SHFT               0x1

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK        0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT               0x0

//// Register SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)    (x+0x00001f58)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)    (x+0x00001f58)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)    (x+0x00001f60)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)    (x+0x00001f60)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)     (x+0x00001f68)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)     (x+0x00001f68)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                 0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)     (x+0x00001f70)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)     (x+0x00001f70)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                 0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)      (x+0x00001f78)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)      (x+0x00001f78)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)      (x+0x00001f80)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)      (x+0x00001f80)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register GPU0_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_ADDR(x)                      (x+0x00002000)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_PHYS(x)                      (x+0x00002000)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_RMSK                         0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_SHFT                                  0
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_IN(x)                        \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_INM(x, mask)                 \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_OUT(x, val)                  \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_UNITTYPEID_BMSK              0x00ff0000
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_UNITTYPEID_SHFT                    0x10

#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_UNITCONFID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_LOW_UNITCONFID_SHFT                     0x0

//// Register GPU0_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_ADDR(x)                     (x+0x00002004)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_PHYS(x)                     (x+0x00002004)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_RMSK                        0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_SHFT                                 0
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_IN(x)                       \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_INM(x, mask)                \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_OUT(x, val)                 \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_QNOCID_BMSK                 0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_SWID_HIGH_QNOCID_SHFT                        0x0

//// Register GPU0_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_ADDR(x)                   (x+0x00002008)
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_PHYS(x)                   (x+0x00002008)
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_RMSK                      0x000003ff
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_SHFT                               0
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK          0x00000300
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT                 0x8

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_RSV1_BMSK                 0x000000c0
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_RSV1_SHFT                        0x6

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK     0x00000020
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT            0x5

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK         0x00000010
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT                0x4

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_RSV0_BMSK                 0x00000008
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_RSV0_SHFT                        0x3

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_DUMPEN_BMSK               0x00000004
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_DUMPEN_SHFT                      0x2

#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_MODE_BMSK                 0x00000003
#define HWIO_MEM_NOC_GPU0_TPRB_MAINCTL_LOW_MODE_SHFT                        0x0

//// Register GPU0_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_ADDR(x)                    (x+0x00002010)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_PHYS(x)                    (x+0x00002010)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_RMSK                       0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_SHFT                                0
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_DUMPGO_BMSK                0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPGO_LOW_DUMPGO_SHFT                       0x0

//// Register GPU0_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_ADDR(x)                   (x+0x00002018)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_PHYS(x)                   (x+0x00002018)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_SHFT                               0
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK              0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                     0x0

//// Register GPU0_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_ADDR(x)                       (x+0x00002020)
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_PHYS(x)                       (x+0x00002020)
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_RMSK                          0x000000ff
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_SHFT                                   0
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_IN(x)                         \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_INM(x, mask)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_OUT(x, val)                   \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_WIDTH_BMSK                    0x000000ff
#define HWIO_MEM_NOC_GPU0_TPRB_BIN_LOW_WIDTH_SHFT                           0x0

//// Register GPU0_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_ADDR(x)                 (x+0x00002028)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_PHYS(x)                 (x+0x00002028)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK         0xffffffff
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT                0x0

//// Register GPU0_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_ADDR(x)                (x+0x0000202c)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_PHYS(x)                (x+0x0000202c)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_SHFT                            0
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_TRCNT_BMSK             0xffffff00
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                    0x8

#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK        0x000000ff
#define HWIO_MEM_NOC_GPU0_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT               0x0

//// Register GPU0_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_ADDR(x)                  (x+0x00002040)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_PHYS(x)                  (x+0x00002040)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_ADDR(x)                  (x+0x00002048)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_PHYS(x)                  (x+0x00002048)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_ADDR(x)                  (x+0x00002050)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_PHYS(x)                  (x+0x00002050)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_ADDR(x)                  (x+0x00002058)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_PHYS(x)                  (x+0x00002058)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_ADDR(x)                  (x+0x00002060)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_PHYS(x)                  (x+0x00002060)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_ADDR(x)                  (x+0x00002068)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_PHYS(x)                  (x+0x00002068)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_ADDR(x)                  (x+0x00002070)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_PHYS(x)                  (x+0x00002070)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                   0x0

//// Register GPU0_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_ADDR(x)                  (x+0x00002078)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_PHYS(x)                  (x+0x00002078)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU0_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                   0x0

//// Register GPU0_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)           (x+0x00002120)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)           (x+0x00002120)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_SHFT                       0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT                  0x0

//// Register GPU0_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)          (x+0x00002124)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)          (x+0x00002124)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                      0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT          0x0

//// Register GPU0_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)           (x+0x00002128)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)           (x+0x00002128)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_SHFT                       0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT                  0x0

//// Register GPU0_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)          (x+0x0000212c)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)          (x+0x0000212c)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                      0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT          0x0

//// Register GPU0_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_ADDR(x)             (x+0x00002138)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_PHYS(x)             (x+0x00002138)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_RMSK                0x0000000f
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK           0x00000008
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT                  0x3

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK         0x00000004
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT                0x2

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_WREN_BMSK           0x00000002
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_WREN_SHFT                  0x1

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK           0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT                  0x0

//// Register GPU0_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)       (x+0x00002158)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)       (x+0x00002158)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                   0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register GPU0_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)       (x+0x00002160)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)       (x+0x00002160)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                   0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register GPU0_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)        (x+0x00002168)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)        (x+0x00002168)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                    0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register GPU0_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)        (x+0x00002170)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)        (x+0x00002170)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                    0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register GPU0_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)         (x+0x00002178)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)         (x+0x00002178)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register GPU0_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)         (x+0x00002180)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)         (x+0x00002180)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_GPU0_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register GPU1_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_ADDR(x)                      (x+0x00002200)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_PHYS(x)                      (x+0x00002200)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_RMSK                         0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_SHFT                                  0
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_IN(x)                        \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_INM(x, mask)                 \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_OUT(x, val)                  \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_UNITTYPEID_BMSK              0x00ff0000
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_UNITTYPEID_SHFT                    0x10

#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_UNITCONFID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_LOW_UNITCONFID_SHFT                     0x0

//// Register GPU1_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_ADDR(x)                     (x+0x00002204)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_PHYS(x)                     (x+0x00002204)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_RMSK                        0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_SHFT                                 0
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_IN(x)                       \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_INM(x, mask)                \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_OUT(x, val)                 \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_QNOCID_BMSK                 0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_SWID_HIGH_QNOCID_SHFT                        0x0

//// Register GPU1_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_ADDR(x)                   (x+0x00002208)
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_PHYS(x)                   (x+0x00002208)
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_RMSK                      0x000003ff
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_SHFT                               0
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK          0x00000300
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT                 0x8

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_RSV1_BMSK                 0x000000c0
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_RSV1_SHFT                        0x6

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK     0x00000020
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT            0x5

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK         0x00000010
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT                0x4

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_RSV0_BMSK                 0x00000008
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_RSV0_SHFT                        0x3

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_DUMPEN_BMSK               0x00000004
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_DUMPEN_SHFT                      0x2

#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_MODE_BMSK                 0x00000003
#define HWIO_MEM_NOC_GPU1_TPRB_MAINCTL_LOW_MODE_SHFT                        0x0

//// Register GPU1_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_ADDR(x)                    (x+0x00002210)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_PHYS(x)                    (x+0x00002210)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_RMSK                       0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_SHFT                                0
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_DUMPGO_BMSK                0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPGO_LOW_DUMPGO_SHFT                       0x0

//// Register GPU1_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_ADDR(x)                   (x+0x00002218)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_PHYS(x)                   (x+0x00002218)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_SHFT                               0
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK              0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                     0x0

//// Register GPU1_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_ADDR(x)                       (x+0x00002220)
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_PHYS(x)                       (x+0x00002220)
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_RMSK                          0x000000ff
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_SHFT                                   0
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_IN(x)                         \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_INM(x, mask)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_OUT(x, val)                   \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_WIDTH_BMSK                    0x000000ff
#define HWIO_MEM_NOC_GPU1_TPRB_BIN_LOW_WIDTH_SHFT                           0x0

//// Register GPU1_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_ADDR(x)                 (x+0x00002228)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_PHYS(x)                 (x+0x00002228)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK         0xffffffff
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT                0x0

//// Register GPU1_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_ADDR(x)                (x+0x0000222c)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_PHYS(x)                (x+0x0000222c)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_SHFT                            0
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_TRCNT_BMSK             0xffffff00
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                    0x8

#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK        0x000000ff
#define HWIO_MEM_NOC_GPU1_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT               0x0

//// Register GPU1_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_ADDR(x)                  (x+0x00002240)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_PHYS(x)                  (x+0x00002240)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_ADDR(x)                  (x+0x00002248)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_PHYS(x)                  (x+0x00002248)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_ADDR(x)                  (x+0x00002250)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_PHYS(x)                  (x+0x00002250)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_ADDR(x)                  (x+0x00002258)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_PHYS(x)                  (x+0x00002258)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_ADDR(x)                  (x+0x00002260)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_PHYS(x)                  (x+0x00002260)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_ADDR(x)                  (x+0x00002268)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_PHYS(x)                  (x+0x00002268)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_ADDR(x)                  (x+0x00002270)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_PHYS(x)                  (x+0x00002270)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                   0x0

//// Register GPU1_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_ADDR(x)                  (x+0x00002278)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_PHYS(x)                  (x+0x00002278)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK            0x00ffffff
#define HWIO_MEM_NOC_GPU1_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                   0x0

//// Register GPU1_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)           (x+0x00002320)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)           (x+0x00002320)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_SHFT                       0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT                  0x0

//// Register GPU1_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)          (x+0x00002324)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)          (x+0x00002324)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                      0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT          0x0

//// Register GPU1_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)           (x+0x00002328)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)           (x+0x00002328)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_SHFT                       0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT                  0x0

//// Register GPU1_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)          (x+0x0000232c)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)          (x+0x0000232c)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                      0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT          0x0

//// Register GPU1_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_ADDR(x)             (x+0x00002338)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_PHYS(x)             (x+0x00002338)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_RMSK                0x0000000f
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK           0x00000008
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT                  0x3

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK         0x00000004
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT                0x2

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_WREN_BMSK           0x00000002
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_WREN_SHFT                  0x1

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK           0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT                  0x0

//// Register GPU1_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)       (x+0x00002358)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)       (x+0x00002358)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                   0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register GPU1_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)       (x+0x00002360)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)       (x+0x00002360)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                   0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register GPU1_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)        (x+0x00002368)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)        (x+0x00002368)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                    0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register GPU1_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)        (x+0x00002370)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)        (x+0x00002370)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                    0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register GPU1_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)         (x+0x00002378)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)         (x+0x00002378)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register GPU1_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)         (x+0x00002380)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)         (x+0x00002380)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_GPU1_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register SNOC_SF_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_ADDR(x)                   (x+0x00002400)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_PHYS(x)                   (x+0x00002400)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_SHFT                               0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_UNITTYPEID_BMSK           0x00ff0000
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_UNITTYPEID_SHFT                 0x10

#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_UNITCONFID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_LOW_UNITCONFID_SHFT                  0x0

//// Register SNOC_SF_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_ADDR(x)                  (x+0x00002404)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_PHYS(x)                  (x+0x00002404)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_RMSK                     0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_SHFT                              0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_QNOCID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_SWID_HIGH_QNOCID_SHFT                     0x0

//// Register SNOC_SF_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_ADDR(x)                (x+0x00002408)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_PHYS(x)                (x+0x00002408)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_RMSK                   0x000003ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_SHFT                            0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK       0x00000300
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT              0x8

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_RSV1_BMSK              0x000000c0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_RSV1_SHFT                     0x6

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK  0x00000020
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT         0x5

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK      0x00000010
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT             0x4

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_RSV0_BMSK              0x00000008
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_RSV0_SHFT                     0x3

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_DUMPEN_BMSK            0x00000004
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_DUMPEN_SHFT                   0x2

#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_MODE_BMSK              0x00000003
#define HWIO_MEM_NOC_SNOC_SF_TPRB_MAINCTL_LOW_MODE_SHFT                     0x0

//// Register SNOC_SF_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_ADDR(x)                 (x+0x00002410)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_PHYS(x)                 (x+0x00002410)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_RMSK                    0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_SHFT                             0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_DUMPGO_BMSK             0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPGO_LOW_DUMPGO_SHFT                    0x0

//// Register SNOC_SF_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x)                (x+0x00002418)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_PHYS(x)                (x+0x00002418)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_SHFT                            0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK           0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                  0x0

//// Register SNOC_SF_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_ADDR(x)                    (x+0x00002420)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_PHYS(x)                    (x+0x00002420)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_RMSK                       0x000000ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_SHFT                                0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_WIDTH_BMSK                 0x000000ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_BIN_LOW_WIDTH_SHFT                        0x0

//// Register SNOC_SF_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x)              (x+0x00002428)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_PHYS(x)              (x+0x00002428)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK      0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT             0x0

//// Register SNOC_SF_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x)             (x+0x0000242c)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_PHYS(x)             (x+0x0000242c)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_SHFT                         0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_TRCNT_BMSK          0xffffff00
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                 0x8

#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK     0x000000ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT            0x0

//// Register SNOC_SF_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x)               (x+0x00002440)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_PHYS(x)               (x+0x00002440)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x)               (x+0x00002448)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_PHYS(x)               (x+0x00002448)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x)               (x+0x00002450)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_PHYS(x)               (x+0x00002450)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x)               (x+0x00002458)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_PHYS(x)               (x+0x00002458)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x)               (x+0x00002460)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_PHYS(x)               (x+0x00002460)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x)               (x+0x00002468)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_PHYS(x)               (x+0x00002468)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x)               (x+0x00002470)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_PHYS(x)               (x+0x00002470)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                0x0

//// Register SNOC_SF_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x)               (x+0x00002478)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_PHYS(x)               (x+0x00002478)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK         0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                0x0

//// Register SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)        (x+0x00002520)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)        (x+0x00002520)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT               0x0

//// Register SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)       (x+0x00002524)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)       (x+0x00002524)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                   0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)        (x+0x00002528)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)        (x+0x00002528)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xfffffc00
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT        0xa

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK        0x000003ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT               0x0

//// Register SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)       (x+0x0000252c)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)       (x+0x0000252c)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                   0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x)          (x+0x00002538)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_PHYS(x)          (x+0x00002538)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_RMSK             0x0000000f
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK        0x00000008
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT               0x3

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK      0x00000004
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT             0x2

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_WREN_BMSK        0x00000002
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_WREN_SHFT               0x1

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK        0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT               0x0

//// Register SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)    (x+0x00002558)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)    (x+0x00002558)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)    (x+0x00002560)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)    (x+0x00002560)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)     (x+0x00002568)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)     (x+0x00002568)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                 0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)     (x+0x00002570)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)     (x+0x00002570)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                 0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)      (x+0x00002578)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)      (x+0x00002578)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)      (x+0x00002580)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)      (x+0x00002580)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_RMSK         0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register MDSP_TPRB_SWID_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_ADDR(x)                      (x+0x00002600)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_PHYS(x)                      (x+0x00002600)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_RMSK                         0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_SHFT                                  0
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_IN(x)                        \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_INM(x, mask)                 \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_OUT(x, val)                  \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_UNITTYPEID_BMSK              0x00ff0000
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_UNITTYPEID_SHFT                    0x10

#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_UNITCONFID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_LOW_UNITCONFID_SHFT                     0x0

//// Register MDSP_TPRB_SWID_HIGH ////

#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_ADDR(x)                     (x+0x00002604)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_PHYS(x)                     (x+0x00002604)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_RMSK                        0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_SHFT                                 0
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_IN(x)                       \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_INM(x, mask)                \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_OUT(x, val)                 \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_QNOCID_BMSK                 0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_SWID_HIGH_QNOCID_SHFT                        0x0

//// Register MDSP_TPRB_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_ADDR(x)                   (x+0x00002608)
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_PHYS(x)                   (x+0x00002608)
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_RMSK                      0x000003ff
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_SHFT                               0
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_HISTPENDLAW_BMSK          0x00000300
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_HISTPENDLAW_SHFT                 0x8

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_RSV1_BMSK                 0x000000c0
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_RSV1_SHFT                        0x6

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK     0x00000020
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT            0x5

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_CTITRIGOUTEN_BMSK         0x00000010
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_CTITRIGOUTEN_SHFT                0x4

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_RSV0_BMSK                 0x00000008
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_RSV0_SHFT                        0x3

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_DUMPEN_BMSK               0x00000004
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_DUMPEN_SHFT                      0x2

#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_MODE_BMSK                 0x00000003
#define HWIO_MEM_NOC_MDSP_TPRB_MAINCTL_LOW_MODE_SHFT                        0x0

//// Register MDSP_TPRB_DUMPGO_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_ADDR(x)                    (x+0x00002610)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_PHYS(x)                    (x+0x00002610)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_RMSK                       0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_SHFT                                0
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_DUMPGO_BMSK                0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPGO_LOW_DUMPGO_SHFT                       0x0

//// Register MDSP_TPRB_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_ADDR(x)                   (x+0x00002618)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_PHYS(x)                   (x+0x00002618)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_SHFT                               0
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_DUMPTHR_BMSK              0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_DUMPTHR_LOW_DUMPTHR_SHFT                     0x0

//// Register MDSP_TPRB_BIN_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_ADDR(x)                       (x+0x00002620)
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_PHYS(x)                       (x+0x00002620)
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_RMSK                          0x000000ff
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_SHFT                                   0
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_IN(x)                         \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_INM(x, mask)                  \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_OUT(x, val)                   \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_WIDTH_BMSK                    0x000000ff
#define HWIO_MEM_NOC_MDSP_TPRB_BIN_LOW_WIDTH_SHFT                           0x0

//// Register MDSP_TPRB_AVLATENCY_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_ADDR(x)                 (x+0x00002628)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_PHYS(x)                 (x+0x00002628)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_SHFT                             0
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_LATSUM_LSB_BMSK         0xffffffff
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_LOW_LATSUM_LSB_SHFT                0x0

//// Register MDSP_TPRB_AVLATENCY_HIGH ////

#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_ADDR(x)                (x+0x0000262c)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_PHYS(x)                (x+0x0000262c)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_SHFT                            0
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_TRCNT_BMSK             0xffffff00
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_TRCNT_SHFT                    0x8

#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_LATSUM_MSB_BMSK        0x000000ff
#define HWIO_MEM_NOC_MDSP_TPRB_AVLATENCY_HIGH_LATSUM_MSB_SHFT               0x0

//// Register MDSP_TPRB_HISTBIN0_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_ADDR(x)                  (x+0x00002640)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_PHYS(x)                  (x+0x00002640)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_HISTBIN0_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN0_LOW_HISTBIN0_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN1_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_ADDR(x)                  (x+0x00002648)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_PHYS(x)                  (x+0x00002648)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_HISTBIN1_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN1_LOW_HISTBIN1_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN2_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_ADDR(x)                  (x+0x00002650)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_PHYS(x)                  (x+0x00002650)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_HISTBIN2_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN2_LOW_HISTBIN2_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN3_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_ADDR(x)                  (x+0x00002658)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_PHYS(x)                  (x+0x00002658)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_HISTBIN3_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN3_LOW_HISTBIN3_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN4_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_ADDR(x)                  (x+0x00002660)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_PHYS(x)                  (x+0x00002660)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_HISTBIN4_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN4_LOW_HISTBIN4_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN5_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_ADDR(x)                  (x+0x00002668)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_PHYS(x)                  (x+0x00002668)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_HISTBIN5_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN5_LOW_HISTBIN5_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN6_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_ADDR(x)                  (x+0x00002670)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_PHYS(x)                  (x+0x00002670)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_HISTBIN6_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN6_LOW_HISTBIN6_SHFT                   0x0

//// Register MDSP_TPRB_HISTBIN7_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_ADDR(x)                  (x+0x00002678)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_PHYS(x)                  (x+0x00002678)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_HISTBIN7_BMSK            0x00ffffff
#define HWIO_MEM_NOC_MDSP_TPRB_HISTBIN7_LOW_HISTBIN7_SHFT                   0x0

//// Register MDSP_TPRB_FILTER_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x)           (x+0x00002720)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_PHYS(x)           (x+0x00002720)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_SHFT                       0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_LOW__0_SHFT                  0x0

//// Register MDSP_TPRB_FILTER_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x)          (x+0x00002724)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_PHYS(x)          (x+0x00002724)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_SHFT                      0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MIN_HIGH_VALUE_MSB_SHFT          0x0

//// Register MDSP_TPRB_FILTER_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x)           (x+0x00002728)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_PHYS(x)           (x+0x00002728)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_SHFT                       0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_BMSK    0xfffffc00
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW_VALUE_LSB_SHFT           0xa

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW__0_BMSK           0x000003ff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_LOW__0_SHFT                  0x0

//// Register MDSP_TPRB_FILTER_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x)          (x+0x0000272c)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_PHYS(x)          (x+0x0000272c)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_RMSK             0x0000000f
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_SHFT                      0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_BMSK   0x0000000f
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_ADDR_MAX_HIGH_VALUE_MSB_SHFT          0x0

//// Register MDSP_TPRB_FILTER_OPCODE_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x)             (x+0x00002738)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_PHYS(x)             (x+0x00002738)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_RMSK                0x0000000f
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_SHFT                         0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_CMEN_BMSK           0x00000008
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_CMEN_SHFT                  0x3

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_EXCLEN_BMSK         0x00000004
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_EXCLEN_SHFT                0x2

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_WREN_BMSK           0x00000002
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_WREN_SHFT                  0x1

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_RDEN_BMSK           0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_OPCODE_LOW_RDEN_SHFT                  0x0

//// Register MDSP_TPRB_FILTER_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x)       (x+0x00002758)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_PHYS(x)       (x+0x00002758)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_SHFT                   0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_BASE_LOW_FILTER_LOGUSER_BASE_SHFT        0x0

//// Register MDSP_TPRB_FILTER_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x)       (x+0x00002760)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_PHYS(x)       (x+0x00002760)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_SHFT                   0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_LOGUSER_MASK_LOW_FILTER_LOGUSER_MASK_SHFT        0x0

//// Register MDSP_TPRB_FILTER_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x)        (x+0x00002768)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_PHYS(x)        (x+0x00002768)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_SHFT                    0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_BASE_LOW_FILTER_DEVICE_BASE_SHFT        0x0

//// Register MDSP_TPRB_FILTER_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x)        (x+0x00002770)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_PHYS(x)        (x+0x00002770)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_SHFT                    0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_DEVICE_MASK_LOW_FILTER_DEVICE_MASK_SHFT        0x0

//// Register MDSP_TPRB_FILTER_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x)         (x+0x00002778)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_PHYS(x)         (x+0x00002778)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_SHFT                     0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_BASE_LOW_FILTER_EXTID_BASE_SHFT        0x0

//// Register MDSP_TPRB_FILTER_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x)         (x+0x00002780)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_PHYS(x)         (x+0x00002780)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_RMSK            0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_SHFT                     0
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MDSP_TPRB_FILTER_EXTID_MASK_LOW_FILTER_EXTID_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_ADDR(x)               (x+0x00003000)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_PHYS(x)               (x+0x00003000)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register SNOC_EVENT_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_ADDR(x)              (x+0x00003004)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_PHYS(x)              (x+0x00003004)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register SNOC_EVENT_PROBE_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ADDR(x)            (x+0x00003008)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_PHYS(x)            (x+0x00003008)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_RMSK               0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_BMSK    0x00000018
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_SHFT           0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ALARMEN_BMSK       0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_ALARMEN_SHFT              0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_DUMPEN_BMSK        0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_DUMPEN_SHFT               0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_GLBEN_BMSK         0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_MAINCTL_LOW_GLBEN_SHFT                0x0

//// Register SNOC_EVENT_PROBE_ALARM_EN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_ADDR(x)           (x+0x00003010)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_PHYS(x)           (x+0x00003010)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_RMSK              0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_SHFT                       0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_PLA_BMSK          0x80000000
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_PLA_SHFT                0x1f

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW__0_BMSK           0x7ffffff0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW__0_SHFT                  0x4

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_FILTER_BMSK       0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_EN_LOW_FILTER_SHFT              0x0

//// Register SNOC_EVENT_PROBE_ALARM_STATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x)       (x+0x00003018)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_PHYS(x)       (x+0x00003018)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_SHFT                   0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_PLA_BMSK      0x80000000
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_PLA_SHFT            0x1f

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW__0_BMSK       0x7ffffff0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW__0_SHFT              0x4

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_BMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_SHFT          0x0

//// Register SNOC_EVENT_PROBE_ALARM_CLR_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x)          (x+0x00003020)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_PHYS(x)          (x+0x00003020)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_RMSK             0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_PLA_BMSK         0x80000000
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_PLA_SHFT               0x1f

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW__0_BMSK          0x7ffffff0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW__0_SHFT                 0x4

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_FILTER_BMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ALARM_CLR_LOW_FILTER_SHFT             0x0

//// Register SNOC_EVENT_PROBE_ANDINV_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_ADDR(x)             (x+0x00003028)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_PHYS(x)             (x+0x00003028)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_RMSK                0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_SHFT                         0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_PLA_BMSK            0x80000000
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_PLA_SHFT                  0x1f

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW__0_BMSK             0x7ffffff0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW__0_SHFT                    0x4

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_FILTER_BMSK         0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_ANDINV_LOW_FILTER_SHFT                0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x) (x+0x00003100)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_PHYS(x) (x+0x00003100)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_FILTERS_0_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_FILTERS_0_PATH_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x) (x+0x00003108)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_PHYS(x) (x+0x00003108)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_FILTERS_0_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_FILTERS_0_PATH_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x) (x+0x00003120)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_PHYS(x) (x+0x00003120)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x) (x+0x00003124)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_PHYS(x) (x+0x00003124)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x) (x+0x00003128)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_PHYS(x) (x+0x00003128)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x) (x+0x0000312c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_PHYS(x) (x+0x0000312c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x)   (x+0x00003138)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_PHYS(x)   (x+0x00003138)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x)   (x+0x00003140)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_PHYS(x)   (x+0x00003140)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003158)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003158)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003160)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003160)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_ADDR(x) (x+0x00003168)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_PHYS(x) (x+0x00003168)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_FILTERS_0_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_BASE_LOW_FILTERS_0_DEVICE_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_ADDR(x) (x+0x00003170)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_PHYS(x) (x+0x00003170)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_FILTERS_0_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_DEVICE_MASK_LOW_FILTERS_0_DEVICE_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x) (x+0x00003178)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_PHYS(x) (x+0x00003178)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x) (x+0x00003180)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_PHYS(x) (x+0x00003180)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x)   (x+0x00003188)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_PHYS(x)   (x+0x00003188)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK      0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x) (x+0x00003200)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_PHYS(x) (x+0x00003200)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_FILTERS_1_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_FILTERS_1_PATH_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x) (x+0x00003208)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_PHYS(x) (x+0x00003208)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_FILTERS_1_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_FILTERS_1_PATH_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x) (x+0x00003220)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_PHYS(x) (x+0x00003220)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x) (x+0x00003224)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_PHYS(x) (x+0x00003224)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x) (x+0x00003228)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_PHYS(x) (x+0x00003228)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x) (x+0x0000322c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_PHYS(x) (x+0x0000322c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x)   (x+0x00003238)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_PHYS(x)   (x+0x00003238)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x)   (x+0x00003240)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_PHYS(x)   (x+0x00003240)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003258)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003258)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003260)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003260)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_ADDR(x) (x+0x00003268)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_PHYS(x) (x+0x00003268)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_FILTERS_1_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_BASE_LOW_FILTERS_1_DEVICE_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_ADDR(x) (x+0x00003270)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_PHYS(x) (x+0x00003270)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_FILTERS_1_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_DEVICE_MASK_LOW_FILTERS_1_DEVICE_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x) (x+0x00003278)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_PHYS(x) (x+0x00003278)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x) (x+0x00003280)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_PHYS(x) (x+0x00003280)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x)   (x+0x00003288)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_PHYS(x)   (x+0x00003288)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK      0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x) (x+0x00003300)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_PHYS(x) (x+0x00003300)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_FILTERS_2_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_FILTERS_2_PATH_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x) (x+0x00003308)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_PHYS(x) (x+0x00003308)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_FILTERS_2_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_FILTERS_2_PATH_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x) (x+0x00003320)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_PHYS(x) (x+0x00003320)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x) (x+0x00003324)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_PHYS(x) (x+0x00003324)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x) (x+0x00003328)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_PHYS(x) (x+0x00003328)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x) (x+0x0000332c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_PHYS(x) (x+0x0000332c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x)   (x+0x00003338)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_PHYS(x)   (x+0x00003338)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x)   (x+0x00003340)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_PHYS(x)   (x+0x00003340)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003358)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003358)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003360)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003360)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_ADDR(x) (x+0x00003368)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_PHYS(x) (x+0x00003368)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_FILTERS_2_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_BASE_LOW_FILTERS_2_DEVICE_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_ADDR(x) (x+0x00003370)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_PHYS(x) (x+0x00003370)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_FILTERS_2_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_DEVICE_MASK_LOW_FILTERS_2_DEVICE_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x) (x+0x00003378)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_PHYS(x) (x+0x00003378)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x) (x+0x00003380)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_PHYS(x) (x+0x00003380)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x)   (x+0x00003388)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_PHYS(x)   (x+0x00003388)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK      0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x) (x+0x00003400)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_PHYS(x) (x+0x00003400)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_FILTERS_3_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_FILTERS_3_PATH_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x) (x+0x00003408)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_PHYS(x) (x+0x00003408)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_RMSK   0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_FILTERS_3_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_FILTERS_3_PATH_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x) (x+0x00003420)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_PHYS(x) (x+0x00003420)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x) (x+0x00003424)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_PHYS(x) (x+0x00003424)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x) (x+0x00003428)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_PHYS(x) (x+0x00003428)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK    0xffffffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x) (x+0x0000342c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_PHYS(x) (x+0x0000342c)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK   0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_SHFT            0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x)   (x+0x00003438)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_PHYS(x)   (x+0x00003438)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x)   (x+0x00003440)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_PHYS(x)   (x+0x00003440)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_RMSK      0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003458)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003458)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003460)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003460)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_ADDR(x) (x+0x00003468)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_PHYS(x) (x+0x00003468)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_FILTERS_3_DEVICE_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_BASE_LOW_FILTERS_3_DEVICE_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_ADDR(x) (x+0x00003470)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_PHYS(x) (x+0x00003470)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_FILTERS_3_DEVICE_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_DEVICE_MASK_LOW_FILTERS_3_DEVICE_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x) (x+0x00003478)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_PHYS(x) (x+0x00003478)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x) (x+0x00003480)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_PHYS(x) (x+0x00003480)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK  0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_SHFT           0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_SHFT        0x0

//// Register SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x)   (x+0x00003488)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_PHYS(x)   (x+0x00003488)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK      0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_SHFT               0
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_SNOC_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_ADDR(x)            (x+0x00003800)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_PHYS(x)            (x+0x00003800)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register APPS_IO_EVENT_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_ADDR(x)           (x+0x00003804)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_PHYS(x)           (x+0x00003804)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_SWID_HIGH_QNOCID_SHFT              0x0

//// Register APPS_IO_EVENT_PROBE_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ADDR(x)         (x+0x00003808)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_PHYS(x)         (x+0x00003808)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_RMSK            0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_BMSK 0x00000018
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ALARMEN_BMSK    0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_ALARMEN_SHFT           0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_DUMPEN_BMSK     0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_DUMPEN_SHFT            0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_GLBEN_BMSK      0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_MAINCTL_LOW_GLBEN_SHFT             0x0

//// Register APPS_IO_EVENT_PROBE_ALARM_EN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_ADDR(x)        (x+0x00003810)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_PHYS(x)        (x+0x00003810)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_PLA_BMSK       0x80000000
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_PLA_SHFT             0x1f

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW__0_BMSK        0x7ffffff0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW__0_SHFT               0x4

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_FILTER_BMSK    0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_EN_LOW_FILTER_SHFT           0x0

//// Register APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x)    (x+0x00003818)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_PHYS(x)    (x+0x00003818)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_RMSK       0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_PLA_BMSK   0x80000000
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_PLA_SHFT         0x1f

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW__0_BMSK    0x7ffffff0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW__0_SHFT           0x4

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_ALARM_CLR_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x)       (x+0x00003820)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_PHYS(x)       (x+0x00003820)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_RMSK          0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_SHFT                   0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_PLA_BMSK      0x80000000
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_PLA_SHFT            0x1f

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW__0_BMSK       0x7ffffff0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW__0_SHFT              0x4

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_FILTER_BMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ALARM_CLR_LOW_FILTER_SHFT          0x0

//// Register APPS_IO_EVENT_PROBE_ANDINV_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_ADDR(x)          (x+0x00003828)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_PHYS(x)          (x+0x00003828)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_RMSK             0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_PLA_BMSK         0x80000000
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_PLA_SHFT               0x1f

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW__0_BMSK          0x7ffffff0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW__0_SHFT                 0x4

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_FILTER_BMSK      0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_ANDINV_LOW_FILTER_SHFT             0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x) (x+0x00003900)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_PHYS(x) (x+0x00003900)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_FILTERS_0_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_BASE_LOW_FILTERS_0_PATH_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x) (x+0x00003908)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_PHYS(x) (x+0x00003908)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_FILTERS_0_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_PATH_MASK_LOW_FILTERS_0_PATH_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x) (x+0x00003920)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_PHYS(x) (x+0x00003920)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x) (x+0x00003924)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_PHYS(x) (x+0x00003924)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x) (x+0x00003928)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_PHYS(x) (x+0x00003928)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x) (x+0x0000392c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_PHYS(x) (x+0x0000392c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x) (x+0x00003938)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_PHYS(x) (x+0x00003938)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x) (x+0x00003940)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_PHYS(x) (x+0x00003940)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003958)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003958)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003960)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003960)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x) (x+0x00003978)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_PHYS(x) (x+0x00003978)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x) (x+0x00003980)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_PHYS(x) (x+0x00003980)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x) (x+0x00003988)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_PHYS(x) (x+0x00003988)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK   0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x) (x+0x00003a00)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_PHYS(x) (x+0x00003a00)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_FILTERS_1_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_BASE_LOW_FILTERS_1_PATH_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x) (x+0x00003a08)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_PHYS(x) (x+0x00003a08)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_FILTERS_1_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_PATH_MASK_LOW_FILTERS_1_PATH_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x) (x+0x00003a20)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_PHYS(x) (x+0x00003a20)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x) (x+0x00003a24)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_PHYS(x) (x+0x00003a24)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x) (x+0x00003a28)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_PHYS(x) (x+0x00003a28)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x) (x+0x00003a2c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_PHYS(x) (x+0x00003a2c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x) (x+0x00003a38)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_PHYS(x) (x+0x00003a38)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x) (x+0x00003a40)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_PHYS(x) (x+0x00003a40)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003a58)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003a58)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003a60)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003a60)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x) (x+0x00003a78)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_PHYS(x) (x+0x00003a78)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x) (x+0x00003a80)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_PHYS(x) (x+0x00003a80)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x) (x+0x00003a88)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_PHYS(x) (x+0x00003a88)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK   0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x) (x+0x00003b00)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_PHYS(x) (x+0x00003b00)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_FILTERS_2_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_BASE_LOW_FILTERS_2_PATH_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x) (x+0x00003b08)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_PHYS(x) (x+0x00003b08)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_FILTERS_2_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_PATH_MASK_LOW_FILTERS_2_PATH_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x) (x+0x00003b20)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_PHYS(x) (x+0x00003b20)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x) (x+0x00003b24)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_PHYS(x) (x+0x00003b24)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x) (x+0x00003b28)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_PHYS(x) (x+0x00003b28)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x) (x+0x00003b2c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_PHYS(x) (x+0x00003b2c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x) (x+0x00003b38)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_PHYS(x) (x+0x00003b38)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x) (x+0x00003b40)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_PHYS(x) (x+0x00003b40)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003b58)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003b58)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003b60)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003b60)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x) (x+0x00003b78)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_PHYS(x) (x+0x00003b78)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x) (x+0x00003b80)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_PHYS(x) (x+0x00003b80)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x) (x+0x00003b88)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_PHYS(x) (x+0x00003b88)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK   0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x) (x+0x00003c00)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_PHYS(x) (x+0x00003c00)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_FILTERS_3_PATH_BASE_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_BASE_LOW_FILTERS_3_PATH_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x) (x+0x00003c08)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_PHYS(x) (x+0x00003c08)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_RMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_FILTERS_3_PATH_MASK_BMSK 0x0000007f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_PATH_MASK_LOW_FILTERS_3_PATH_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x) (x+0x00003c20)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_PHYS(x) (x+0x00003c20)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x) (x+0x00003c24)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_PHYS(x) (x+0x00003c24)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x) (x+0x00003c28)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_PHYS(x) (x+0x00003c28)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK 0xffffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x) (x+0x00003c2c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_PHYS(x) (x+0x00003c2c)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x) (x+0x00003c38)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_PHYS(x) (x+0x00003c38)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x) (x+0x00003c40)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_PHYS(x) (x+0x00003c40)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_RMSK   0x0000000f
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_FAILEN_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_FAILEN_SHFT        0x3

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_RSPEEN_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_RSPEEN_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ERREN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_ERREN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_REQRSPEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_STATUS_LOW_REQRSPEN_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x) (x+0x00003c58)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_PHYS(x) (x+0x00003c58)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x) (x+0x00003c60)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_PHYS(x) (x+0x00003c60)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x) (x+0x00003c78)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_PHYS(x) (x+0x00003c78)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x) (x+0x00003c80)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_PHYS(x) (x+0x00003c80)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_SHFT        0x0

//// Register APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x) (x+0x00003c88)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_PHYS(x) (x+0x00003c88)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK   0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_SHFT            0
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_BMSK 0x000001ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_ADDR(x)              (x+0x00004000)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_PHYS(x)              (x+0x00004000)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_SHFT                          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_UNITTYPEID_BMSK      0x00ff0000
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_UNITTYPEID_SHFT            0x10

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_UNITCONFID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_LOW_UNITCONFID_SHFT             0x0

//// Register LLCC0_EVENT_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_ADDR(x)             (x+0x00004004)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_PHYS(x)             (x+0x00004004)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_RMSK                0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_SHFT                         0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_QNOCID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_SWID_HIGH_QNOCID_SHFT                0x0

//// Register LLCC0_EVENT_PROBE_MAINCTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ADDR(x)           (x+0x00004008)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_PHYS(x)           (x+0x00004008)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_RMSK              0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_SHFT                       0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_BMSK   0x00000018
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_SHFT          0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ALARMEN_BMSK      0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_ALARMEN_SHFT             0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_DUMPEN_BMSK       0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_DUMPEN_SHFT              0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_GLBEN_BMSK        0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_MAINCTL_LOW_GLBEN_SHFT               0x0

//// Register LLCC0_EVENT_PROBE_ALARM_EN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_ADDR(x)          (x+0x00004010)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_PHYS(x)          (x+0x00004010)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_RMSK             0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_SHFT                      0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_PLA_BMSK         0x80000000
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_PLA_SHFT               0x1f

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW__0_BMSK          0x7fffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW__0_SHFT                 0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_FILTER_BMSK      0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_EN_LOW_FILTER_SHFT             0x0

//// Register LLCC0_EVENT_PROBE_ALARM_STATUS_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x)      (x+0x00004018)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_PHYS(x)      (x+0x00004018)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_RMSK         0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_PLA_BMSK     0x80000000
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_PLA_SHFT           0x1f

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW__0_BMSK      0x7fffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW__0_SHFT             0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_BMSK  0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_SHFT         0x0

//// Register LLCC0_EVENT_PROBE_ALARM_CLR_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x)         (x+0x00004020)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_PHYS(x)         (x+0x00004020)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_RMSK            0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_PLA_BMSK        0x80000000
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_PLA_SHFT              0x1f

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW__0_BMSK         0x7fffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW__0_SHFT                0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_FILTER_BMSK     0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ALARM_CLR_LOW_FILTER_SHFT            0x0

//// Register LLCC0_EVENT_PROBE_ANDINV_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_ADDR(x)            (x+0x00004028)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_PHYS(x)            (x+0x00004028)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_RMSK               0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_SHFT                        0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_PLA_BMSK           0x80000000
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_PLA_SHFT                 0x1f

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW__0_BMSK            0x7fffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW__0_SHFT                   0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_FILTER_BMSK        0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_ANDINV_LOW_FILTER_SHFT               0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x) (x+0x00004120)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_PHYS(x) (x+0x00004120)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x) (x+0x00004124)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_PHYS(x) (x+0x00004124)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x) (x+0x00004128)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_PHYS(x) (x+0x00004128)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x) (x+0x0000412c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_PHYS(x) (x+0x0000412c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x)  (x+0x00004138)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_PHYS(x)  (x+0x00004138)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x) (x+0x00004148)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_PHYS(x) (x+0x00004148)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_FILTERS_0_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_FILTERS_0_REQUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x) (x+0x00004150)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_PHYS(x) (x+0x00004150)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_FILTERS_0_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_FILTERS_0_REQUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004158)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004158)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004160)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004160)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x) (x+0x00004178)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_PHYS(x) (x+0x00004178)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x) (x+0x00004180)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_PHYS(x) (x+0x00004180)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x)  (x+0x00004188)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_PHYS(x)  (x+0x00004188)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x) (x+0x00004190)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_PHYS(x) (x+0x00004190)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_FILTERS_0_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_URGENCY_LOW_FILTERS_0_URGENCY_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004198)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004198)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_FILTERS_0_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_FILTERS_0_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000041a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000041a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_FILTERS_0_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_FILTERS_0_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x) (x+0x00004220)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_PHYS(x) (x+0x00004220)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x) (x+0x00004224)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_PHYS(x) (x+0x00004224)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x) (x+0x00004228)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_PHYS(x) (x+0x00004228)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x) (x+0x0000422c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_PHYS(x) (x+0x0000422c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x)  (x+0x00004238)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_PHYS(x)  (x+0x00004238)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x) (x+0x00004248)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_PHYS(x) (x+0x00004248)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_FILTERS_1_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_FILTERS_1_REQUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x) (x+0x00004250)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_PHYS(x) (x+0x00004250)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_FILTERS_1_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_FILTERS_1_REQUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004258)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004258)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004260)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004260)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x) (x+0x00004278)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_PHYS(x) (x+0x00004278)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x) (x+0x00004280)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_PHYS(x) (x+0x00004280)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x)  (x+0x00004288)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_PHYS(x)  (x+0x00004288)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x) (x+0x00004290)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_PHYS(x) (x+0x00004290)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_FILTERS_1_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_URGENCY_LOW_FILTERS_1_URGENCY_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004298)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004298)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_FILTERS_1_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_FILTERS_1_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000042a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000042a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_FILTERS_1_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_FILTERS_1_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x) (x+0x00004320)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_PHYS(x) (x+0x00004320)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x) (x+0x00004324)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_PHYS(x) (x+0x00004324)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x) (x+0x00004328)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_PHYS(x) (x+0x00004328)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x) (x+0x0000432c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_PHYS(x) (x+0x0000432c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x)  (x+0x00004338)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_PHYS(x)  (x+0x00004338)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x) (x+0x00004348)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_PHYS(x) (x+0x00004348)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_FILTERS_2_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_FILTERS_2_REQUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x) (x+0x00004350)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_PHYS(x) (x+0x00004350)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_FILTERS_2_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_FILTERS_2_REQUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004358)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004358)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004360)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004360)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x) (x+0x00004378)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_PHYS(x) (x+0x00004378)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x) (x+0x00004380)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_PHYS(x) (x+0x00004380)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x)  (x+0x00004388)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_PHYS(x)  (x+0x00004388)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x) (x+0x00004390)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_PHYS(x) (x+0x00004390)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_FILTERS_2_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_URGENCY_LOW_FILTERS_2_URGENCY_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004398)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004398)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_FILTERS_2_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_FILTERS_2_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000043a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000043a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_FILTERS_2_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_FILTERS_2_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x) (x+0x00004420)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_PHYS(x) (x+0x00004420)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x) (x+0x00004424)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_PHYS(x) (x+0x00004424)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x) (x+0x00004428)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_PHYS(x) (x+0x00004428)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x) (x+0x0000442c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_PHYS(x) (x+0x0000442c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x)  (x+0x00004438)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_PHYS(x)  (x+0x00004438)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x) (x+0x00004448)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_PHYS(x) (x+0x00004448)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_FILTERS_3_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_FILTERS_3_REQUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x) (x+0x00004450)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_PHYS(x) (x+0x00004450)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_FILTERS_3_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_FILTERS_3_REQUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004458)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004458)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004460)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004460)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x) (x+0x00004478)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_PHYS(x) (x+0x00004478)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x) (x+0x00004480)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_PHYS(x) (x+0x00004480)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x)  (x+0x00004488)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_PHYS(x)  (x+0x00004488)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x) (x+0x00004490)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_PHYS(x) (x+0x00004490)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_FILTERS_3_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_URGENCY_LOW_FILTERS_3_URGENCY_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004498)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004498)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_FILTERS_3_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_FILTERS_3_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000044a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000044a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_FILTERS_3_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_FILTERS_3_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x) (x+0x00004520)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_PHYS(x) (x+0x00004520)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x) (x+0x00004524)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_PHYS(x) (x+0x00004524)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x) (x+0x00004528)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_PHYS(x) (x+0x00004528)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x) (x+0x0000452c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_PHYS(x) (x+0x0000452c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x)  (x+0x00004538)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_PHYS(x)  (x+0x00004538)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x) (x+0x00004548)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_PHYS(x) (x+0x00004548)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_FILTERS_4_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_FILTERS_4_REQUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x) (x+0x00004550)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_PHYS(x) (x+0x00004550)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_FILTERS_4_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_FILTERS_4_REQUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004558)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004558)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_FILTERS_4_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_FILTERS_4_LOGUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004560)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004560)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_FILTERS_4_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_FILTERS_4_LOGUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x) (x+0x00004578)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_PHYS(x) (x+0x00004578)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_FILTERS_4_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_FILTERS_4_EXTID_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x) (x+0x00004580)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_PHYS(x) (x+0x00004580)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_FILTERS_4_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_FILTERS_4_EXTID_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x)  (x+0x00004588)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_PHYS(x)  (x+0x00004588)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_FILTERS_4_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_LENGTH_LOW_FILTERS_4_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x) (x+0x00004590)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_PHYS(x) (x+0x00004590)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_FILTERS_4_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_URGENCY_LOW_FILTERS_4_URGENCY_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004598)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004598)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_FILTERS_4_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_FILTERS_4_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000045a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000045a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_FILTERS_4_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_FILTERS_4_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x) (x+0x00004620)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_PHYS(x) (x+0x00004620)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x) (x+0x00004624)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_PHYS(x) (x+0x00004624)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x) (x+0x00004628)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_PHYS(x) (x+0x00004628)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x) (x+0x0000462c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_PHYS(x) (x+0x0000462c)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x)  (x+0x00004638)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_PHYS(x)  (x+0x00004638)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x) (x+0x00004648)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_PHYS(x) (x+0x00004648)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_FILTERS_5_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_FILTERS_5_REQUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x) (x+0x00004650)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_PHYS(x) (x+0x00004650)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_FILTERS_5_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_FILTERS_5_REQUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004658)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004658)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_FILTERS_5_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_FILTERS_5_LOGUSER_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004660)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004660)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_FILTERS_5_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_FILTERS_5_LOGUSER_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x) (x+0x00004678)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_PHYS(x) (x+0x00004678)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_FILTERS_5_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_FILTERS_5_EXTID_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x) (x+0x00004680)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_PHYS(x) (x+0x00004680)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_FILTERS_5_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_FILTERS_5_EXTID_MASK_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x)  (x+0x00004688)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_PHYS(x)  (x+0x00004688)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_FILTERS_5_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_LENGTH_LOW_FILTERS_5_LENGTH_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x) (x+0x00004690)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_PHYS(x) (x+0x00004690)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_FILTERS_5_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_URGENCY_LOW_FILTERS_5_URGENCY_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004698)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004698)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_FILTERS_5_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_FILTERS_5_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000046a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000046a0)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_FILTERS_5_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_FILTERS_5_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_ADDR(x)              (x+0x00004800)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_PHYS(x)              (x+0x00004800)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_SHFT                          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_UNITTYPEID_BMSK      0x00ff0000
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_UNITTYPEID_SHFT            0x10

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_UNITCONFID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_LOW_UNITCONFID_SHFT             0x0

//// Register LLCC1_EVENT_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_ADDR(x)             (x+0x00004804)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_PHYS(x)             (x+0x00004804)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_RMSK                0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_SHFT                         0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_QNOCID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_SWID_HIGH_QNOCID_SHFT                0x0

//// Register LLCC1_EVENT_PROBE_MAINCTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ADDR(x)           (x+0x00004808)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_PHYS(x)           (x+0x00004808)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_RMSK              0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_SHFT                       0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000020
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x5

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_BMSK   0x00000018
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_DUMPFORMAT_SHFT          0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ALARMEN_BMSK      0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_ALARMEN_SHFT             0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_DUMPEN_BMSK       0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_DUMPEN_SHFT              0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_GLBEN_BMSK        0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_MAINCTL_LOW_GLBEN_SHFT               0x0

//// Register LLCC1_EVENT_PROBE_ALARM_EN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_ADDR(x)          (x+0x00004810)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_PHYS(x)          (x+0x00004810)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_RMSK             0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_SHFT                      0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_PLA_BMSK         0x80000000
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_PLA_SHFT               0x1f

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW__0_BMSK          0x7fffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW__0_SHFT                 0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_FILTER_BMSK      0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_EN_LOW_FILTER_SHFT             0x0

//// Register LLCC1_EVENT_PROBE_ALARM_STATUS_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x)      (x+0x00004818)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_PHYS(x)      (x+0x00004818)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_RMSK         0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_PLA_BMSK     0x80000000
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_PLA_SHFT           0x1f

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW__0_BMSK      0x7fffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW__0_SHFT             0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_BMSK  0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_STATUS_LOW_FILTER_SHFT         0x0

//// Register LLCC1_EVENT_PROBE_ALARM_CLR_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x)         (x+0x00004820)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_PHYS(x)         (x+0x00004820)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_RMSK            0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_PLA_BMSK        0x80000000
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_PLA_SHFT              0x1f

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW__0_BMSK         0x7fffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW__0_SHFT                0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_FILTER_BMSK     0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ALARM_CLR_LOW_FILTER_SHFT            0x0

//// Register LLCC1_EVENT_PROBE_ANDINV_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_ADDR(x)            (x+0x00004828)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_PHYS(x)            (x+0x00004828)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_RMSK               0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_SHFT                        0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_PLA_BMSK           0x80000000
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_PLA_SHFT                 0x1f

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW__0_BMSK            0x7fffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW__0_SHFT                   0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_FILTER_BMSK        0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_ANDINV_LOW_FILTER_SHFT               0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x) (x+0x00004920)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_PHYS(x) (x+0x00004920)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x) (x+0x00004924)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_PHYS(x) (x+0x00004924)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x) (x+0x00004928)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_PHYS(x) (x+0x00004928)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x) (x+0x0000492c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_PHYS(x) (x+0x0000492c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x)  (x+0x00004938)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_PHYS(x)  (x+0x00004938)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x) (x+0x00004948)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_PHYS(x) (x+0x00004948)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_FILTERS_0_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_BASE_LOW_FILTERS_0_REQUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x) (x+0x00004950)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_PHYS(x) (x+0x00004950)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_FILTERS_0_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_REQUSER_MASK_LOW_FILTERS_0_REQUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004958)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004958)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_BASE_LOW_FILTERS_0_LOGUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004960)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004960)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LOGUSER_MASK_LOW_FILTERS_0_LOGUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x) (x+0x00004978)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_PHYS(x) (x+0x00004978)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_BASE_LOW_FILTERS_0_EXTID_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x) (x+0x00004980)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_PHYS(x) (x+0x00004980)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_EXTID_MASK_LOW_FILTERS_0_EXTID_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x)  (x+0x00004988)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_PHYS(x)  (x+0x00004988)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_LENGTH_LOW_FILTERS_0_LENGTH_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x) (x+0x00004990)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_PHYS(x) (x+0x00004990)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_FILTERS_0_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_URGENCY_LOW_FILTERS_0_URGENCY_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004998)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004998)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_FILTERS_0_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_BASE_LOW_FILTERS_0_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x000049a0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x000049a0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_FILTERS_0_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_0_CACHEINDEX_MASK_LOW_FILTERS_0_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x) (x+0x00004a20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_PHYS(x) (x+0x00004a20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x) (x+0x00004a24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_PHYS(x) (x+0x00004a24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x) (x+0x00004a28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_PHYS(x) (x+0x00004a28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x) (x+0x00004a2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_PHYS(x) (x+0x00004a2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x)  (x+0x00004a38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_PHYS(x)  (x+0x00004a38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x) (x+0x00004a48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_PHYS(x) (x+0x00004a48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_FILTERS_1_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_BASE_LOW_FILTERS_1_REQUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x) (x+0x00004a50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_PHYS(x) (x+0x00004a50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_FILTERS_1_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_REQUSER_MASK_LOW_FILTERS_1_REQUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004a58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004a58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_BASE_LOW_FILTERS_1_LOGUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004a60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004a60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LOGUSER_MASK_LOW_FILTERS_1_LOGUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x) (x+0x00004a78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_PHYS(x) (x+0x00004a78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_BASE_LOW_FILTERS_1_EXTID_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x) (x+0x00004a80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_PHYS(x) (x+0x00004a80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_EXTID_MASK_LOW_FILTERS_1_EXTID_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x)  (x+0x00004a88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_PHYS(x)  (x+0x00004a88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_LENGTH_LOW_FILTERS_1_LENGTH_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x) (x+0x00004a90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_PHYS(x) (x+0x00004a90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_FILTERS_1_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_URGENCY_LOW_FILTERS_1_URGENCY_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004a98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004a98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_FILTERS_1_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_BASE_LOW_FILTERS_1_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x00004aa0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x00004aa0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_FILTERS_1_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_1_CACHEINDEX_MASK_LOW_FILTERS_1_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x) (x+0x00004b20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_PHYS(x) (x+0x00004b20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x) (x+0x00004b24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_PHYS(x) (x+0x00004b24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x) (x+0x00004b28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_PHYS(x) (x+0x00004b28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x) (x+0x00004b2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_PHYS(x) (x+0x00004b2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x)  (x+0x00004b38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_PHYS(x)  (x+0x00004b38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x) (x+0x00004b48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_PHYS(x) (x+0x00004b48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_FILTERS_2_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_BASE_LOW_FILTERS_2_REQUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x) (x+0x00004b50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_PHYS(x) (x+0x00004b50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_FILTERS_2_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_REQUSER_MASK_LOW_FILTERS_2_REQUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004b58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004b58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_BASE_LOW_FILTERS_2_LOGUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004b60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004b60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LOGUSER_MASK_LOW_FILTERS_2_LOGUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x) (x+0x00004b78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_PHYS(x) (x+0x00004b78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_BASE_LOW_FILTERS_2_EXTID_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x) (x+0x00004b80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_PHYS(x) (x+0x00004b80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_EXTID_MASK_LOW_FILTERS_2_EXTID_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x)  (x+0x00004b88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_PHYS(x)  (x+0x00004b88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_LENGTH_LOW_FILTERS_2_LENGTH_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x) (x+0x00004b90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_PHYS(x) (x+0x00004b90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_FILTERS_2_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_URGENCY_LOW_FILTERS_2_URGENCY_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004b98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004b98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_FILTERS_2_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_BASE_LOW_FILTERS_2_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x00004ba0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x00004ba0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_FILTERS_2_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_2_CACHEINDEX_MASK_LOW_FILTERS_2_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x) (x+0x00004c20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_PHYS(x) (x+0x00004c20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x) (x+0x00004c24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_PHYS(x) (x+0x00004c24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x) (x+0x00004c28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_PHYS(x) (x+0x00004c28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x) (x+0x00004c2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_PHYS(x) (x+0x00004c2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x)  (x+0x00004c38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_PHYS(x)  (x+0x00004c38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x) (x+0x00004c48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_PHYS(x) (x+0x00004c48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_FILTERS_3_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_BASE_LOW_FILTERS_3_REQUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x) (x+0x00004c50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_PHYS(x) (x+0x00004c50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_FILTERS_3_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_REQUSER_MASK_LOW_FILTERS_3_REQUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004c58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004c58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_BASE_LOW_FILTERS_3_LOGUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004c60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004c60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LOGUSER_MASK_LOW_FILTERS_3_LOGUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x) (x+0x00004c78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_PHYS(x) (x+0x00004c78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_BASE_LOW_FILTERS_3_EXTID_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x) (x+0x00004c80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_PHYS(x) (x+0x00004c80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_EXTID_MASK_LOW_FILTERS_3_EXTID_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x)  (x+0x00004c88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_PHYS(x)  (x+0x00004c88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_LENGTH_LOW_FILTERS_3_LENGTH_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x) (x+0x00004c90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_PHYS(x) (x+0x00004c90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_FILTERS_3_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_URGENCY_LOW_FILTERS_3_URGENCY_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004c98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004c98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_FILTERS_3_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_BASE_LOW_FILTERS_3_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x00004ca0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x00004ca0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_FILTERS_3_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_3_CACHEINDEX_MASK_LOW_FILTERS_3_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x) (x+0x00004d20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_PHYS(x) (x+0x00004d20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x) (x+0x00004d24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_PHYS(x) (x+0x00004d24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x) (x+0x00004d28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_PHYS(x) (x+0x00004d28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x) (x+0x00004d2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_PHYS(x) (x+0x00004d2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x)  (x+0x00004d38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_PHYS(x)  (x+0x00004d38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x) (x+0x00004d48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_PHYS(x) (x+0x00004d48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_FILTERS_4_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_BASE_LOW_FILTERS_4_REQUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x) (x+0x00004d50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_PHYS(x) (x+0x00004d50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_FILTERS_4_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_REQUSER_MASK_LOW_FILTERS_4_REQUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004d58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004d58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_FILTERS_4_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_BASE_LOW_FILTERS_4_LOGUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004d60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004d60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_FILTERS_4_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LOGUSER_MASK_LOW_FILTERS_4_LOGUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x) (x+0x00004d78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_PHYS(x) (x+0x00004d78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_FILTERS_4_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_BASE_LOW_FILTERS_4_EXTID_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x) (x+0x00004d80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_PHYS(x) (x+0x00004d80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_FILTERS_4_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_EXTID_MASK_LOW_FILTERS_4_EXTID_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x)  (x+0x00004d88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_PHYS(x)  (x+0x00004d88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_FILTERS_4_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_LENGTH_LOW_FILTERS_4_LENGTH_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x) (x+0x00004d90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_PHYS(x) (x+0x00004d90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_FILTERS_4_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_URGENCY_LOW_FILTERS_4_URGENCY_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004d98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004d98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_FILTERS_4_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_BASE_LOW_FILTERS_4_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x00004da0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x00004da0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_FILTERS_4_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_4_CACHEINDEX_MASK_LOW_FILTERS_4_CACHEINDEX_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x) (x+0x00004e20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_PHYS(x) (x+0x00004e20)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x) (x+0x00004e24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_PHYS(x) (x+0x00004e24)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MIN_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x) (x+0x00004e28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_PHYS(x) (x+0x00004e28)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_RMSK   0xffffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_VALUE_LSB_BMSK 0xffffffc0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW_VALUE_LSB_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW__0_BMSK 0x0000003f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_LOW__0_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x) (x+0x00004e2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_PHYS(x) (x+0x00004e2c)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_RMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_VALUE_MSB_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_ADDR_MAX_HIGH_VALUE_MSB_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x)  (x+0x00004e38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_PHYS(x)  (x+0x00004e38)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RMSK     0x0000000f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_CMEN_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_CMEN_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_EXCLEN_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_EXCLEN_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_WREN_BMSK 0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_WREN_SHFT        0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RDEN_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_OPCODE_LOW_RDEN_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x) (x+0x00004e48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_PHYS(x) (x+0x00004e48)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_FILTERS_5_REQUSER_BASE_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_BASE_LOW_FILTERS_5_REQUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x) (x+0x00004e50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_PHYS(x) (x+0x00004e50)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_FILTERS_5_REQUSER_MASK_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_REQUSER_MASK_LOW_FILTERS_5_REQUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x) (x+0x00004e58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_PHYS(x) (x+0x00004e58)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_FILTERS_5_LOGUSER_BASE_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_BASE_LOW_FILTERS_5_LOGUSER_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x) (x+0x00004e60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_PHYS(x) (x+0x00004e60)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_FILTERS_5_LOGUSER_MASK_BMSK 0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LOGUSER_MASK_LOW_FILTERS_5_LOGUSER_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x) (x+0x00004e78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_PHYS(x) (x+0x00004e78)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_FILTERS_5_EXTID_BASE_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_BASE_LOW_FILTERS_5_EXTID_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x) (x+0x00004e80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_PHYS(x) (x+0x00004e80)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_RMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_FILTERS_5_EXTID_MASK_BMSK 0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_EXTID_MASK_LOW_FILTERS_5_EXTID_MASK_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x)  (x+0x00004e88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_PHYS(x)  (x+0x00004e88)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_RMSK     0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_SHFT              0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_FILTERS_5_LENGTH_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_LENGTH_LOW_FILTERS_5_LENGTH_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x) (x+0x00004e90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_PHYS(x) (x+0x00004e90)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_RMSK    0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_SHFT             0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_FILTERS_5_URGENCY_BMSK 0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_URGENCY_LOW_FILTERS_5_URGENCY_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x) (x+0x00004e98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_PHYS(x) (x+0x00004e98)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_FILTERS_5_CACHEINDEX_BASE_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_BASE_LOW_FILTERS_5_CACHEINDEX_BASE_SHFT        0x0

//// Register LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x) (x+0x00004ea0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_PHYS(x) (x+0x00004ea0)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_RMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_SHFT          0
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_FILTERS_5_CACHEINDEX_MASK_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_PROBE_FILTERS_5_CACHEINDEX_MASK_LOW_FILTERS_5_CACHEINDEX_MASK_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_ADDR(x)           (x+0x00006000)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_PHYS(x)           (x+0x00006000)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_RMSK              0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_SHFT                       0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_BMSK   0x00ff0000
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_SHFT         0x10

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_SHFT          0x0

//// Register SNOC_EVENT_COLLECTOR_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_ADDR(x)          (x+0x00006004)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_PHYS(x)          (x+0x00006004)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_RMSK             0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_SHFT                      0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_QNOCID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_SWID_HIGH_QNOCID_SHFT             0x0

//// Register SNOC_EVENT_COLLECTOR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x)        (x+0x00006008)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_PHYS(x)        (x+0x00006008)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_RMSK           0x00000007
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_BMSK    0x00000002
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_SHFT           0x1

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_BMSK     0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_SHFT            0x0

//// Register SNOC_EVENT_COLLECTOR_DUMPGO_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x)         (x+0x00006010)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_PHYS(x)         (x+0x00006010)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_BMSK     0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_SHFT            0x0

//// Register SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x)     (x+0x00006018)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_PHYS(x)     (x+0x00006018)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK        0x0000001f
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_SHFT                 0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_BMSK 0x0000001f
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x)        (x+0x00006020)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_PHYS(x)        (x+0x00006020)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK           0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_BMSK   0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_SHFT          0x0

//// Register SNOC_EVENT_COLLECTOR_ALARMMIN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x)       (x+0x00006028)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_PHYS(x)       (x+0x00006028)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK          0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_SHFT                   0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_BMSK 0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_ALARMMAX_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x)       (x+0x00006030)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_PHYS(x)       (x+0x00006030)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK          0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_SHFT                   0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_BMSK 0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x)    (x+0x00006038)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_PHYS(x)    (x+0x00006038)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK       0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_SHFT                0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_ALARMCLR_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x)       (x+0x00006040)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_PHYS(x)       (x+0x00006040)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK          0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_SHFT                   0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_ALARMEN_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x)        (x+0x00006048)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_PHYS(x)        (x+0x00006048)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_SHFT                    0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_BMSK   0x00000001
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_SHFT          0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x) (x+0x00006100)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_PHYS(x) (x+0x00006100)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK    0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_BMSK 0x000000f0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_SHFT        0x4

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x) (x+0x00006140)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_PHYS(x) (x+0x00006140)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK    0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x) (x+0x00006180)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_PHYS(x) (x+0x00006180)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK    0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_BMSK 0x000000f0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_SHFT        0x4

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x) (x+0x000061c0)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_PHYS(x) (x+0x000061c0)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK    0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x) (x+0x00006200)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_PHYS(x) (x+0x00006200)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK    0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_BMSK 0x000000f0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_SHFT        0x4

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x) (x+0x00006240)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_PHYS(x) (x+0x00006240)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK    0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x) (x+0x00006280)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_PHYS(x) (x+0x00006280)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK    0x000007ff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_BMSK 0x000000f0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_SHFT        0x4

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_BMSK 0x0000000f
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW ////

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x) (x+0x000062c0)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_PHYS(x) (x+0x000062c0)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK    0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_SHFT             0
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_SNOC_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_ADDR(x)        (x+0x00007000)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_PHYS(x)        (x+0x00007000)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_RMSK           0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_ADDR(x)       (x+0x00007004)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_PHYS(x)       (x+0x00007004)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_RMSK          0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_SHFT                   0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_QNOCID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_SWID_HIGH_QNOCID_SHFT          0x0

//// Register APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x)     (x+0x00007008)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_PHYS(x)     (x+0x00007008)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_RMSK        0x00000007
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_SHFT                 0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x2

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_SHFT        0x1

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_BMSK  0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_SHFT         0x0

//// Register APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x)      (x+0x00007010)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_PHYS(x)      (x+0x00007010)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_RMSK         0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_BMSK  0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_SHFT         0x0

//// Register APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x)  (x+0x00007018)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_PHYS(x)  (x+0x00007018)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK     0x0000001f
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_SHFT              0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x)     (x+0x00007020)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_PHYS(x)     (x+0x00007020)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK        0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_SHFT                 0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x)    (x+0x00007028)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_PHYS(x)    (x+0x00007028)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x)    (x+0x00007030)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_PHYS(x)    (x+0x00007030)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK       0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x) (x+0x00007038)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_PHYS(x) (x+0x00007038)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK    0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_SHFT             0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x)    (x+0x00007040)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_PHYS(x)    (x+0x00007040)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK       0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x)     (x+0x00007048)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_PHYS(x)     (x+0x00007048)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_SHFT                 0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x) (x+0x00007100)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_PHYS(x) (x+0x00007100)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_BMSK 0x000000e0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_SHFT        0x5

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x) (x+0x00007140)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_PHYS(x) (x+0x00007140)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x) (x+0x00007180)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_PHYS(x) (x+0x00007180)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_BMSK 0x000000e0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_SHFT        0x5

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x) (x+0x000071c0)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_PHYS(x) (x+0x000071c0)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x) (x+0x00007200)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_PHYS(x) (x+0x00007200)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_BMSK 0x000000e0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_SHFT        0x5

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x) (x+0x00007240)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_PHYS(x) (x+0x00007240)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x) (x+0x00007280)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_PHYS(x) (x+0x00007280)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_BMSK 0x000000e0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_SHFT        0x5

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW ////

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x) (x+0x000072c0)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_PHYS(x) (x+0x000072c0)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_SHFT          0
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_APPS_IO_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_ADDR(x)          (x+0x00008000)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_PHYS(x)          (x+0x00008000)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_RMSK             0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_SHFT                      0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_BMSK  0x00ff0000
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_SHFT        0x10

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_BMSK  0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_SHFT         0x0

//// Register LLCC0_EVENT_COLLECTOR_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_ADDR(x)         (x+0x00008004)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_PHYS(x)         (x+0x00008004)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_RMSK            0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_SHFT                     0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_QNOCID_BMSK     0x0000ffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_SWID_HIGH_QNOCID_SHFT            0x0

//// Register LLCC0_EVENT_COLLECTOR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x)       (x+0x00008008)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_PHYS(x)       (x+0x00008008)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_RMSK          0x00000007
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x2

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_BMSK   0x00000002
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_SHFT          0x1

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_BMSK    0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_SHFT           0x0

//// Register LLCC0_EVENT_COLLECTOR_DUMPGO_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x)        (x+0x00008010)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_PHYS(x)        (x+0x00008010)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_BMSK    0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_SHFT           0x0

//// Register LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x)    (x+0x00008018)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_PHYS(x)    (x+0x00008018)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK       0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_SHFT                0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x)       (x+0x00008020)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_PHYS(x)       (x+0x00008020)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK          0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_BMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_SHFT         0x0

//// Register LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x)      (x+0x00008028)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_PHYS(x)      (x+0x00008028)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK         0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x)      (x+0x00008030)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_PHYS(x)      (x+0x00008030)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK         0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x)   (x+0x00008038)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_PHYS(x)   (x+0x00008038)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK      0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_SHFT               0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x)      (x+0x00008040)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_PHYS(x)      (x+0x00008040)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK         0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_ALARMEN_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x)       (x+0x00008048)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_PHYS(x)       (x+0x00008048)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_RMSK          0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_BMSK  0x00000001
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_SHFT         0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x) (x+0x00008100)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_PHYS(x) (x+0x00008100)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x) (x+0x00008140)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_PHYS(x) (x+0x00008140)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x) (x+0x00008180)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_PHYS(x) (x+0x00008180)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x) (x+0x000081c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_PHYS(x) (x+0x000081c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x) (x+0x00008200)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_PHYS(x) (x+0x00008200)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x) (x+0x00008240)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_PHYS(x) (x+0x00008240)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x) (x+0x00008280)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_PHYS(x) (x+0x00008280)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x) (x+0x000082c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_PHYS(x) (x+0x000082c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x) (x+0x00008300)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_PHYS(x) (x+0x00008300)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x) (x+0x00008340)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_PHYS(x) (x+0x00008340)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_COUNTERS_4_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_COUNTERS_4_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x) (x+0x00008380)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_PHYS(x) (x+0x00008380)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x) (x+0x000083c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_PHYS(x) (x+0x000083c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_COUNTERS_5_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_COUNTERS_5_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x) (x+0x00008400)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_PHYS(x) (x+0x00008400)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x) (x+0x00008440)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_PHYS(x) (x+0x00008440)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_COUNTERS_6_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_COUNTERS_6_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x) (x+0x00008480)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_PHYS(x) (x+0x00008480)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x) (x+0x000084c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_PHYS(x) (x+0x000084c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_COUNTERS_7_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_COUNTERS_7_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x) (x+0x00008500)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_PHYS(x) (x+0x00008500)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x) (x+0x00008540)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_PHYS(x) (x+0x00008540)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_COUNTERS_8_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_COUNTERS_8_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x) (x+0x00008580)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_PHYS(x) (x+0x00008580)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x) (x+0x000085c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_PHYS(x) (x+0x000085c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_COUNTERS_9_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_COUNTERS_9_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x) (x+0x00008600)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_PHYS(x) (x+0x00008600)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x) (x+0x00008640)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_PHYS(x) (x+0x00008640)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_COUNTERS_10_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_COUNTERS_10_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x) (x+0x00008680)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_PHYS(x) (x+0x00008680)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x) (x+0x000086c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_PHYS(x) (x+0x000086c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_COUNTERS_11_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_COUNTERS_11_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x) (x+0x00008700)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_PHYS(x) (x+0x00008700)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x) (x+0x00008740)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_PHYS(x) (x+0x00008740)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_COUNTERS_12_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_COUNTERS_12_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x) (x+0x00008780)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_PHYS(x) (x+0x00008780)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x) (x+0x000087c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_PHYS(x) (x+0x000087c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_COUNTERS_13_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_COUNTERS_13_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x) (x+0x00008800)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_PHYS(x) (x+0x00008800)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x) (x+0x00008840)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_PHYS(x) (x+0x00008840)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_COUNTERS_14_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_COUNTERS_14_VAL_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x) (x+0x00008880)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_PHYS(x) (x+0x00008880)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x) (x+0x000088c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_PHYS(x) (x+0x000088c0)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_COUNTERS_15_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC0_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_COUNTERS_15_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_ADDR(x)          (x+0x00009000)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_PHYS(x)          (x+0x00009000)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_RMSK             0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_SHFT                      0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_BMSK  0x00ff0000
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_UNITTYPEID_SHFT        0x10

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_BMSK  0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_LOW_UNITCONFID_SHFT         0x0

//// Register LLCC1_EVENT_COLLECTOR_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_ADDR(x)         (x+0x00009004)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_PHYS(x)         (x+0x00009004)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_RMSK            0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_SHFT                     0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_QNOCID_BMSK     0x0000ffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_SWID_HIGH_QNOCID_SHFT            0x0

//// Register LLCC1_EVENT_COLLECTOR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x)       (x+0x00009008)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_PHYS(x)       (x+0x00009008)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_RMSK          0x00000007
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK 0x00000004
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT        0x2

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_BMSK   0x00000002
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_DUMPEN_SHFT          0x1

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_BMSK    0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_MAINCTL_LOW_GLBEN_SHFT           0x0

//// Register LLCC1_EVENT_COLLECTOR_DUMPGO_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x)        (x+0x00009010)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_PHYS(x)        (x+0x00009010)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_BMSK    0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPGO_LOW_DUMPGO_SHFT           0x0

//// Register LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x)    (x+0x00009018)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_PHYS(x)    (x+0x00009018)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK       0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_SHFT                0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_BMSK 0x0000001f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPPERIOD_LOW_DUMPPERIOD_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x)       (x+0x00009020)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_PHYS(x)       (x+0x00009020)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK          0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_BMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_DUMPTHR_LOW_DUMPTHR_SHFT         0x0

//// Register LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x)      (x+0x00009028)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_PHYS(x)      (x+0x00009028)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK         0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMIN_LOW_ALARMMIN_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x)      (x+0x00009030)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_PHYS(x)      (x+0x00009030)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK         0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMMAX_LOW_ALARMMAX_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x)   (x+0x00009038)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_PHYS(x)   (x+0x00009038)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK      0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_SHFT               0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMSTATUS_LOW_ALARMSTATUS_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x)      (x+0x00009040)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_PHYS(x)      (x+0x00009040)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK         0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_SHFT                  0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_BMSK 0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMCLR_LOW_ALARMCLR_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_ALARMEN_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x)       (x+0x00009048)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_PHYS(x)       (x+0x00009048)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_RMSK          0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_BMSK  0x00000001
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_ALARMEN_LOW_ALARMEN_SHFT         0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x) (x+0x00009100)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_PHYS(x) (x+0x00009100)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x) (x+0x00009140)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_PHYS(x) (x+0x00009140)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_0_VAL_LOW_COUNTERS_0_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x) (x+0x00009180)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_PHYS(x) (x+0x00009180)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x) (x+0x000091c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_PHYS(x) (x+0x000091c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_1_VAL_LOW_COUNTERS_1_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x) (x+0x00009200)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_PHYS(x) (x+0x00009200)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x) (x+0x00009240)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_PHYS(x) (x+0x00009240)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_2_VAL_LOW_COUNTERS_2_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x) (x+0x00009280)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_PHYS(x) (x+0x00009280)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x) (x+0x000092c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_PHYS(x) (x+0x000092c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_3_VAL_LOW_COUNTERS_3_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x) (x+0x00009300)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_PHYS(x) (x+0x00009300)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x) (x+0x00009340)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_PHYS(x) (x+0x00009340)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_COUNTERS_4_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_4_VAL_LOW_COUNTERS_4_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x) (x+0x00009380)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_PHYS(x) (x+0x00009380)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x) (x+0x000093c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_PHYS(x) (x+0x000093c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_COUNTERS_5_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_5_VAL_LOW_COUNTERS_5_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x) (x+0x00009400)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_PHYS(x) (x+0x00009400)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x) (x+0x00009440)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_PHYS(x) (x+0x00009440)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_COUNTERS_6_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_6_VAL_LOW_COUNTERS_6_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x) (x+0x00009480)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_PHYS(x) (x+0x00009480)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x) (x+0x000094c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_PHYS(x) (x+0x000094c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_COUNTERS_7_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_7_VAL_LOW_COUNTERS_7_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x) (x+0x00009500)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_PHYS(x) (x+0x00009500)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x) (x+0x00009540)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_PHYS(x) (x+0x00009540)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_COUNTERS_8_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_8_VAL_LOW_COUNTERS_8_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x) (x+0x00009580)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_PHYS(x) (x+0x00009580)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RMSK   0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x) (x+0x000095c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_PHYS(x) (x+0x000095c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_RMSK   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_SHFT            0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_IN(x)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_COUNTERS_9_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_9_VAL_LOW_COUNTERS_9_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x) (x+0x00009600)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_PHYS(x) (x+0x00009600)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x) (x+0x00009640)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_PHYS(x) (x+0x00009640)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_COUNTERS_10_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_10_VAL_LOW_COUNTERS_10_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x) (x+0x00009680)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_PHYS(x) (x+0x00009680)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x) (x+0x000096c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_PHYS(x) (x+0x000096c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_COUNTERS_11_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_11_VAL_LOW_COUNTERS_11_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x) (x+0x00009700)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_PHYS(x) (x+0x00009700)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x) (x+0x00009740)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_PHYS(x) (x+0x00009740)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_COUNTERS_12_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_12_VAL_LOW_COUNTERS_12_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x) (x+0x00009780)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_PHYS(x) (x+0x00009780)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x) (x+0x000097c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_PHYS(x) (x+0x000097c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_COUNTERS_13_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_13_VAL_LOW_COUNTERS_13_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x) (x+0x00009800)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_PHYS(x) (x+0x00009800)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x) (x+0x00009840)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_PHYS(x) (x+0x00009840)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_COUNTERS_14_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_14_VAL_LOW_COUNTERS_14_VAL_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x) (x+0x00009880)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_PHYS(x) (x+0x00009880)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RMSK  0x000007ff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ALARMMODE_BMSK 0x00000600
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_ALARMMODE_SHFT        0x9

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_DUMPTHREN_BMSK 0x00000100
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_DUMPTHREN_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RSV0_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_RSV0_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_EVENTSRC_BMSK 0x0000007f
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_CTL_LOW_EVENTSRC_SHFT        0x0

//// Register LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW ////

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x) (x+0x000098c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_PHYS(x) (x+0x000098c0)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_RMSK  0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_SHFT           0
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_COUNTERS_15_VAL_BMSK 0x00ffffff
#define HWIO_MEM_NOC_LLCC1_EVENT_COLLECTOR_COUNTERS_15_VAL_LOW_COUNTERS_15_VAL_SHFT        0x0

//// Register SNOC_GC_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_ADDR(x)         (x+0x0000c000)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_PHYS(x)         (x+0x0000c000)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_RMSK            0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register SNOC_GC_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)        (x+0x0000c004)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)        (x+0x0000c004)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_RMSK           0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_SHFT                    0
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT           0x0

//// Register SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)      (x+0x0000c008)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)      (x+0x0000c008)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_RMSK         0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK  0x00000001
#define HWIO_MEM_NOC_SNOC_GC_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT         0x0

//// Register APPS_RD_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_ADDR(x)         (x+0x0000c200)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_PHYS(x)         (x+0x0000c200)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_RMSK            0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register APPS_RD_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)        (x+0x0000c204)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)        (x+0x0000c204)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_RMSK           0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_SHFT                    0
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT           0x0

//// Register APPS_RD_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)      (x+0x0000c208)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)      (x+0x0000c208)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_RMSK         0x000007ff
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK  0x00000001
#define HWIO_MEM_NOC_APPS_RD_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT         0x0

//// Register APPS_RDWR_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_ADDR(x)       (x+0x0000c400)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_PHYS(x)       (x+0x0000c400)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_RMSK          0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_SHFT                   0
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)      (x+0x0000c404)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)      (x+0x0000c404)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_RMSK         0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_SHFT                  0
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK  0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT         0x0

//// Register APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)    (x+0x0000c408)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)    (x+0x0000c408)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_RMSK       0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT        0x0

//// Register CDSP_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x)            (x+0x0000c600)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_PHYS(x)            (x+0x0000c600)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register CDSP_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)           (x+0x0000c604)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)           (x+0x0000c604)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT              0x0

//// Register CDSP_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)         (x+0x0000c608)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)         (x+0x0000c608)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_SHFT                     0
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK    0x00000004
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT           0x2

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK    0x00000002
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT           0x1

#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK     0x00000001
#define HWIO_MEM_NOC_CDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT            0x0

//// Register SNOC_SF_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x)         (x+0x0000c800)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_PHYS(x)         (x+0x0000c800)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_RMSK            0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register SNOC_SF_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)        (x+0x0000c804)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)        (x+0x0000c804)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_RMSK           0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_SHFT                    0
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT           0x0

//// Register SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)      (x+0x0000c808)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)      (x+0x0000c808)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RMSK         0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK  0x00000001
#define HWIO_MEM_NOC_SNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT         0x0

//// Register MNOC_HF0_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_ADDR(x)        (x+0x0000ca00)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_PHYS(x)        (x+0x0000ca00)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_RMSK           0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)       (x+0x0000ca04)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)       (x+0x0000ca04)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_RMSK          0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_SHFT                   0
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT          0x0

//// Register MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)     (x+0x0000ca08)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)     (x+0x0000ca08)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_RMSK        0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT        0x0

//// Register MNOC_HF1_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_ADDR(x)        (x+0x0000cc00)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_PHYS(x)        (x+0x0000cc00)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_RMSK           0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)       (x+0x0000cc04)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)       (x+0x0000cc04)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_RMSK          0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_SHFT                   0
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT          0x0

//// Register MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)     (x+0x0000cc08)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)     (x+0x0000cc08)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_RMSK        0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT        0x0

//// Register MNOC_SF_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x)         (x+0x0000ce00)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_PHYS(x)         (x+0x0000ce00)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_RMSK            0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register MNOC_SF_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)        (x+0x0000ce04)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)        (x+0x0000ce04)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_RMSK           0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_SHFT                    0
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT           0x0

//// Register MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)      (x+0x0000ce08)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)      (x+0x0000ce08)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RMSK         0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_SHFT                  0
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK 0x00000004
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT        0x2

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK 0x00000002
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT        0x1

#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK  0x00000001
#define HWIO_MEM_NOC_MNOC_SF_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT         0x0

//// Register GPU0_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_ADDR(x)            (x+0x0000d000)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_PHYS(x)            (x+0x0000d000)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register GPU0_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)           (x+0x0000d004)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)           (x+0x0000d004)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT              0x0

//// Register GPU0_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)         (x+0x0000d008)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)         (x+0x0000d008)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK    0x00000004
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT           0x2

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK    0x00000002
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT           0x1

#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK     0x00000001
#define HWIO_MEM_NOC_GPU0_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT            0x0

//// Register GPU1_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_ADDR(x)            (x+0x0000d200)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_PHYS(x)            (x+0x0000d200)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register GPU1_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)           (x+0x0000d204)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)           (x+0x0000d204)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT              0x0

//// Register GPU1_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)         (x+0x0000d208)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)         (x+0x0000d208)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK    0x00000004
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT           0x2

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK    0x00000002
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT           0x1

#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK     0x00000001
#define HWIO_MEM_NOC_GPU1_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT            0x0

//// Register MDSP_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x)            (x+0x0000d400)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_PHYS(x)            (x+0x0000d400)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register MDSP_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)           (x+0x0000d404)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)           (x+0x0000d404)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT              0x0

//// Register MDSP_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)         (x+0x0000d408)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)         (x+0x0000d408)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_SHFT                     0
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK    0x00000004
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT           0x2

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK    0x00000002
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT           0x1

#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK     0x00000001
#define HWIO_MEM_NOC_MDSP_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT            0x0

//// Register LLCC0_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_ADDR(x)           (x+0x0000d600)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_PHYS(x)           (x+0x0000d600)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_RMSK              0x00ffffff
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_SHFT                       0
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK   0x00ff0000
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT         0x10

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT          0x0

//// Register LLCC0_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)          (x+0x0000d604)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)          (x+0x0000d604)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_RMSK             0x0000ffff
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_SHFT                      0
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT             0x0

//// Register LLCC0_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)        (x+0x0000d608)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)        (x+0x0000d608)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK   0x00000004
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT          0x2

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK   0x00000002
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT          0x1

#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK    0x00000001
#define HWIO_MEM_NOC_LLCC0_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT           0x0

//// Register LLCC1_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_ADDR(x)           (x+0x0000d800)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_PHYS(x)           (x+0x0000d800)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_RMSK              0x00ffffff
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_SHFT                       0
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK   0x00ff0000
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT         0x10

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT          0x0

//// Register LLCC1_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)          (x+0x0000d804)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)          (x+0x0000d804)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_RMSK             0x0000ffff
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_SHFT                      0
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT             0x0

//// Register LLCC1_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)        (x+0x0000d808)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)        (x+0x0000d808)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK 0x00000080
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT        0x7

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK   0x00000004
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT          0x2

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK   0x00000002
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT          0x1

#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK    0x00000001
#define HWIO_MEM_NOC_LLCC1_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT           0x0

//// Register TCU_ACTIVITY_PROBE_SWID_LOW ////

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_ADDR(x)             (x+0x0000de00)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_PHYS(x)             (x+0x0000de00)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_SHFT                         0
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_BMSK     0x00ff0000
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_UNITTYPEID_SHFT           0x10

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_BMSK     0x0000ffff
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_LOW_UNITCONFID_SHFT            0x0

//// Register TCU_ACTIVITY_PROBE_SWID_HIGH ////

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_ADDR(x)            (x+0x0000de04)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_PHYS(x)            (x+0x0000de04)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_RMSK               0x0000ffff
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_SHFT                        0
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_QNOCID_BMSK        0x0000ffff
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_SWID_HIGH_QNOCID_SHFT               0x0

//// Register TCU_ACTIVITY_PROBE_CONTROL_LOW ////

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x)          (x+0x0000de08)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_PHYS(x)          (x+0x0000de08)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_RMSK             0x000007ff
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_SHFT                      0
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_BMSK 0x00000700
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_SAMPLINGPERIOD_SHFT        0x8

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_BMSK  0x00000080
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_RSPHDRXFER_SHFT         0x7

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_BMSK 0x00000040
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATABUSY_SHFT        0x6

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_BMSK 0x00000020
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAXFER_SHFT        0x5

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_BMSK 0x00000010
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_WRITEDATAVLD_SHFT        0x4

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_BMSK 0x00000008
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_READDATAXFER_SHFT        0x3

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_BMSK     0x00000004
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_CMDBUSY_SHFT            0x2

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_BMSK     0x00000002
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_CMDXFER_SHFT            0x1

#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_BMSK      0x00000001
#define HWIO_MEM_NOC_TCU_ACTIVITY_PROBE_CONTROL_LOW_CMDVLD_SHFT             0x0

//// Register TCU_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_ADDR(x)                     (x+0x00010000)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_PHYS(x)                     (x+0x00010000)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_RMSK                        0x00ffffff
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_SHFT                                 0
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_IN(x)                       \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_INM(x, mask)                \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_OUT(x, val)                 \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_UNITTYPEID_BMSK             0x00ff0000
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                   0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_UNITCONFID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_LOW_UNITCONFID_SHFT                    0x0

//// Register TCU_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_ADDR(x)                    (x+0x00010004)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_PHYS(x)                    (x+0x00010004)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_RMSK                       0x0000ffff
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_SHFT                                0
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_QNOCID_BMSK                0x0000ffff
#define HWIO_MEM_NOC_TCU_QOSBOX_SWID_HIGH_QNOCID_SHFT                       0x0

//// Register TCU_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_ADDR(x)                  (x+0x00010008)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_PHYS(x)                  (x+0x00010008)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RMSK                     0x001fffff
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_SHFT                              0
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK         0x001f0000
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT               0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RSV2_BMSK                0x0000c000
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RSV2_SHFT                       0xe

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK            0x00003f00
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                   0x8

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RSV1_BMSK                0x00000080
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RSV1_SHFT                       0x7

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK        0x00000070
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT               0x4

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RSV0_BMSK                0x00000008
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_RSV0_SHFT                       0x3

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_STOP_BMSK                0x00000004
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_STOP_SHFT                       0x2

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK            0x00000002
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                   0x1

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK           0x00000001
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                  0x0

//// Register TCU_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR(x)               (x+0x00010010)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_PHYS(x)               (x+0x00010010)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_RMSK                  0x0fffffff
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_SHFT                           0
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK      0x0fff0000
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT            0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK             0x0000ffc0
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                    0x6

#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK          0x0000003f
#define HWIO_MEM_NOC_TCU_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                 0x0

//// Register TCU_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_ADDR(x)                  (x+0x00010018)
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_PHYS(x)                  (x+0x00010018)
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_RMSK                     0x03ffffff
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_SHFT                              0
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_SATURATION_BMSK          0x03ff0000
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_SATURATION_SHFT                0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_RSV0_BMSK                0x0000f800
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_RSV0_SHFT                       0xb

#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK           0x000007ff
#define HWIO_MEM_NOC_TCU_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                  0x0

//// Register TCU_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_ADDR(x)                  (x+0x00010020)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_PHYS(x)                  (x+0x00010020)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RMSK                     0xffffffff
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_SHFT                              0
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV3_BMSK                0xe0000000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV3_SHFT                      0x1d

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL3_BMSK                0x1f000000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL3_SHFT                      0x18

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV2_BMSK                0x00e00000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV2_SHFT                      0x15

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL2_BMSK                0x001f0000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL2_SHFT                      0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV1_BMSK                0x0000e000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV1_SHFT                       0xd

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL1_BMSK                0x00001f00
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL1_SHFT                       0x8

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV0_BMSK                0x000000e0
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_RSV0_SHFT                       0x5

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL0_BMSK                0x0000001f
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_LOW_LVL0_SHFT                       0x0

//// Register TCU_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_ADDR(x)                 (x+0x00010024)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_PHYS(x)                 (x+0x00010024)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RMSK                    0xffffffff
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_SHFT                             0
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV7_BMSK               0xe0000000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV7_SHFT                     0x1d

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL7_BMSK               0x1f000000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL7_SHFT                     0x18

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV6_BMSK               0x00e00000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV6_SHFT                     0x15

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL6_BMSK               0x001f0000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL6_SHFT                     0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV5_BMSK               0x0000e000
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV5_SHFT                      0xd

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL5_BMSK               0x00001f00
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL5_SHFT                      0x8

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV4_BMSK               0x000000e0
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_RSV4_SHFT                      0x5

#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL4_BMSK               0x0000001f
#define HWIO_MEM_NOC_TCU_QOSBOX_SHAPING_HIGH_LVL4_SHFT                      0x0

//// Register TCU_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR(x)                (x+0x00010040)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_PHYS(x)                (x+0x00010040)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RMSK                   0x00007fff
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_SHFT                            0
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK      0x00007000
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT             0xc

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV4_BMSK              0x00000800
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV4_SHFT                     0xb

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK       0x00000700
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT              0x8

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK              0x000000f0
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                     0x4

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK              0x00000008
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                     0x3

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK              0x00000004
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                     0x2

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK              0x00000002
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                     0x1

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK              0x00000001
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                     0x0

//// Register TCU_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR(x)                 (x+0x00010048)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_PHYS(x)                 (x+0x00010048)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_RMSK                    0x03ffffff
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_SHFT                             0
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK         0x03ff0000
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT               0x10

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_RSV0_BMSK               0x0000f800
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                      0xb

#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK          0x000007ff
#define HWIO_MEM_NOC_TCU_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                 0x0

//// Register APPS_RD_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_ADDR(x)                 (x+0x00012000)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_PHYS(x)                 (x+0x00012000)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_RMSK                    0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_SHFT                             0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_UNITTYPEID_BMSK         0x00ff0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_UNITTYPEID_SHFT               0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_UNITCONFID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_LOW_UNITCONFID_SHFT                0x0

//// Register APPS_RD_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR(x)                (x+0x00012004)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_PHYS(x)                (x+0x00012004)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_RMSK                   0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_SHFT                            0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_QNOCID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SWID_HIGH_QNOCID_SHFT                   0x0

//// Register APPS_RD_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR(x)              (x+0x00012008)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_PHYS(x)              (x+0x00012008)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_RMSK                 0x007fffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK     0x007f0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT           0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV1_BMSK            0x0000c000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV1_SHFT                   0xe

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK        0x00003f00
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT               0x8

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV0_BMSK            0x00000080
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_RSV0_SHFT                   0x7

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK    0x00000070
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT           0x4

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK     0x00000008
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT            0x3

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_STOP_BMSK            0x00000004
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_STOP_SHFT                   0x2

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK        0x00000002
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT               0x1

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK       0x00000001
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT              0x0

//// Register APPS_RD_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR(x)           (x+0x00012010)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_PHYS(x)           (x+0x00012010)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RMSK              0x0fffffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_SHFT                       0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK  0x0fff0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT        0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK         0x0000ff80
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                0x7

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK      0x0000007f
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT             0x0

//// Register APPS_RD_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR(x)              (x+0x00012018)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_PHYS(x)              (x+0x00012018)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_RMSK                 0x03ffffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_SATURATION_BMSK      0x03ff0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_SATURATION_SHFT            0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_RSV0_BMSK            0x0000e000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_RSV0_SHFT                   0xd

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK       0x00001fff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT              0x0

//// Register APPS_RD_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR(x)              (x+0x00012020)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_PHYS(x)              (x+0x00012020)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV3_BMSK            0x80000000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV3_SHFT                  0x1f

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL3_BMSK            0x7f000000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL3_SHFT                  0x18

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV2_BMSK            0x00800000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV2_SHFT                  0x17

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL2_BMSK            0x007f0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL2_SHFT                  0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV1_BMSK            0x00008000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV1_SHFT                   0xf

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL1_BMSK            0x00007f00
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL1_SHFT                   0x8

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV0_BMSK            0x00000080
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_RSV0_SHFT                   0x7

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL0_BMSK            0x0000007f
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_LOW_LVL0_SHFT                   0x0

//// Register APPS_RD_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR(x)             (x+0x00012024)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_PHYS(x)             (x+0x00012024)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_SHFT                         0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV7_BMSK           0x80000000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV7_SHFT                 0x1f

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL7_BMSK           0x7f000000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL7_SHFT                 0x18

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV6_BMSK           0x00800000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV6_SHFT                 0x17

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL6_BMSK           0x007f0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL6_SHFT                 0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV5_BMSK           0x00008000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV5_SHFT                  0xf

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL5_BMSK           0x00007f00
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL5_SHFT                  0x8

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV4_BMSK           0x00000080
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_RSV4_SHFT                  0x7

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL4_BMSK           0x0000007f
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_SHAPING_HIGH_LVL4_SHFT                  0x0

//// Register APPS_RD_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR(x)            (x+0x00012040)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_PHYS(x)            (x+0x00012040)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RMSK               0x00007fff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK  0x00007000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT         0xc

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV4_BMSK          0x00000800
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV4_SHFT                 0xb

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK   0x00000700
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT          0x8

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK          0x000000f0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                 0x4

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK          0x00000008
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                 0x3

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK          0x00000004
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                 0x2

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK          0x00000002
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                 0x1

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK          0x00000001
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                 0x0

//// Register APPS_RD_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR(x)             (x+0x00012048)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_PHYS(x)             (x+0x00012048)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RMSK                0x03ffffff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK     0x03ff0000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT           0x10

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RSV0_BMSK           0x0000e000
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                  0xd

#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK      0x00001fff
#define HWIO_MEM_NOC_APPS_RD_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT             0x0

//// Register APPS_RDWR_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR(x)               (x+0x00013000)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_PHYS(x)               (x+0x00013000)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register APPS_RDWR_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR(x)              (x+0x00013004)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_PHYS(x)              (x+0x00013004)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register APPS_RDWR_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR(x)            (x+0x00013008)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_PHYS(x)            (x+0x00013008)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RMSK               0x007fffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK   0x007f0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT         0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV1_BMSK          0x0000c000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV1_SHFT                 0xe

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK      0x00003f00
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT             0x8

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV0_BMSK          0x00000080
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_RSV0_SHFT                 0x7

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK  0x00000070
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT         0x4

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK   0x00000008
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT          0x3

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_STOP_BMSK          0x00000004
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_STOP_SHFT                 0x2

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK      0x00000002
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT             0x1

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK     0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT            0x0

//// Register APPS_RDWR_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR(x)         (x+0x00013010)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_PHYS(x)         (x+0x00013010)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RMSK            0x0fffffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK 0x0fff0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT       0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK       0x0000ff80
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT              0x7

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK    0x0000007f
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT           0x0

//// Register APPS_RDWR_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR(x)            (x+0x00013018)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_PHYS(x)            (x+0x00013018)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RMSK               0x03ffffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_SATURATION_BMSK    0x03ff0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_SATURATION_SHFT          0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RSV0_BMSK          0x0000e000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_RSV0_SHFT                 0xd

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK     0x00001fff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT            0x0

//// Register APPS_RDWR_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR(x)            (x+0x00013020)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_PHYS(x)            (x+0x00013020)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RMSK               0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV3_BMSK          0x80000000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV3_SHFT                0x1f

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL3_BMSK          0x7f000000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL3_SHFT                0x18

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV2_BMSK          0x00800000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV2_SHFT                0x17

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL2_BMSK          0x007f0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL2_SHFT                0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV1_BMSK          0x00008000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV1_SHFT                 0xf

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL1_BMSK          0x00007f00
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL1_SHFT                 0x8

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV0_BMSK          0x00000080
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_RSV0_SHFT                 0x7

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL0_BMSK          0x0000007f
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_LOW_LVL0_SHFT                 0x0

//// Register APPS_RDWR_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR(x)           (x+0x00013024)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_PHYS(x)           (x+0x00013024)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RMSK              0xffffffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_SHFT                       0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV7_BMSK         0x80000000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV7_SHFT               0x1f

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL7_BMSK         0x7f000000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL7_SHFT               0x18

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV6_BMSK         0x00800000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV6_SHFT               0x17

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL6_BMSK         0x007f0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL6_SHFT               0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV5_BMSK         0x00008000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV5_SHFT                0xf

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL5_BMSK         0x00007f00
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL5_SHFT                0x8

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV4_BMSK         0x00000080
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_RSV4_SHFT                0x7

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL4_BMSK         0x0000007f
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_SHAPING_HIGH_LVL4_SHFT                0x0

//// Register APPS_RDWR_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR(x)          (x+0x00013040)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_PHYS(x)          (x+0x00013040)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RMSK             0x00007fff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK 0x00007000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT        0xc

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK        0x00000800
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT               0xb

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK 0x00000700
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT        0x8

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK        0x000000f0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT               0x4

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK        0x00000008
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT               0x3

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK        0x00000004
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT               0x2

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_WREN_BMSK        0x00000002
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_WREN_SHFT               0x1

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK        0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT               0x0

//// Register APPS_RDWR_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR(x)           (x+0x00013048)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_PHYS(x)           (x+0x00013048)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RMSK              0x03ffffff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_SHFT                       0
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK   0x03ff0000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT         0x10

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RSV0_BMSK         0x0000e000
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                0xd

#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK    0x00001fff
#define HWIO_MEM_NOC_APPS_RDWR_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT           0x0

//// Register MNOC_HF1_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR(x)                (x+0x00014000)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_PHYS(x)                (x+0x00014000)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_SHFT                            0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITTYPEID_BMSK        0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITTYPEID_SHFT              0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITCONFID_BMSK        0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_LOW_UNITCONFID_SHFT               0x0

//// Register MNOC_HF1_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR(x)               (x+0x00014004)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_PHYS(x)               (x+0x00014004)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_RMSK                  0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_SHFT                           0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_QNOCID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SWID_HIGH_QNOCID_SHFT                  0x0

//// Register MNOC_HF1_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR(x)             (x+0x00014008)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_PHYS(x)             (x+0x00014008)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RMSK                0x001fffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK    0x001f0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT          0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV1_BMSK           0x0000c000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV1_SHFT                  0xe

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK       0x00003f00
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT              0x8

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV0_BMSK           0x00000080
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_RSV0_SHFT                  0x7

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK   0x00000070
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT          0x4

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK    0x00000008
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT           0x3

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_STOP_BMSK           0x00000004
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_STOP_SHFT                  0x2

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK       0x00000002
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT              0x1

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK      0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT             0x0

//// Register MNOC_HF1_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR(x)          (x+0x00014010)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_PHYS(x)          (x+0x00014010)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RMSK             0x0fffffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_SHFT                      0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK 0x0fff0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT       0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK        0x0000ffc0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT               0x6

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK     0x0000003f
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT            0x0

//// Register MNOC_HF1_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR(x)             (x+0x00014018)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_PHYS(x)             (x+0x00014018)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RMSK                0x03ffffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_SATURATION_BMSK     0x03ff0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_SATURATION_SHFT           0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RSV0_BMSK           0x0000e000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_RSV0_SHFT                  0xd

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK      0x00001fff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT             0x0

//// Register MNOC_HF1_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR(x)             (x+0x00014020)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_PHYS(x)             (x+0x00014020)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RMSK                0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV3_BMSK           0xe0000000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV3_SHFT                 0x1d

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL3_BMSK           0x1f000000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL3_SHFT                 0x18

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV2_BMSK           0x00e00000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV2_SHFT                 0x15

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL2_BMSK           0x001f0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL2_SHFT                 0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV1_BMSK           0x0000e000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV1_SHFT                  0xd

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL1_BMSK           0x00001f00
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL1_SHFT                  0x8

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV0_BMSK           0x000000e0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_RSV0_SHFT                  0x5

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL0_BMSK           0x0000001f
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_LOW_LVL0_SHFT                  0x0

//// Register MNOC_HF1_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR(x)            (x+0x00014024)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_PHYS(x)            (x+0x00014024)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RMSK               0xffffffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_SHFT                        0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV7_BMSK          0xe0000000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV7_SHFT                0x1d

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL7_BMSK          0x1f000000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL7_SHFT                0x18

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV6_BMSK          0x00e00000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV6_SHFT                0x15

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL6_BMSK          0x001f0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL6_SHFT                0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV5_BMSK          0x0000e000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV5_SHFT                 0xd

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL5_BMSK          0x00001f00
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL5_SHFT                 0x8

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV4_BMSK          0x000000e0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_RSV4_SHFT                 0x5

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL4_BMSK          0x0000001f
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_SHAPING_HIGH_LVL4_SHFT                 0x0

//// Register MNOC_HF1_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR(x)           (x+0x00014040)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_PHYS(x)           (x+0x00014040)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RMSK              0x00007fff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_SHFT                       0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK 0x00007000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT        0xc

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK         0x00000800
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                0xb

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK  0x00000700
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT         0x8

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK         0x000000f0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                0x4

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK         0x00000008
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                0x3

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK         0x00000004
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                0x2

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_WREN_BMSK         0x00000002
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                0x1

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK         0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                0x0

//// Register MNOC_HF1_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR(x)            (x+0x00014048)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_PHYS(x)            (x+0x00014048)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RMSK               0x03ffffff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_SHFT                        0
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK    0x03ff0000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT          0x10

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RSV0_BMSK          0x0000e000
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                 0xd

#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK     0x00001fff
#define HWIO_MEM_NOC_MNOC_HF1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT            0x0

//// Register MNOC_HF0_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR(x)                (x+0x00015000)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_PHYS(x)                (x+0x00015000)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_SHFT                            0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITTYPEID_BMSK        0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITTYPEID_SHFT              0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITCONFID_BMSK        0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_LOW_UNITCONFID_SHFT               0x0

//// Register MNOC_HF0_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR(x)               (x+0x00015004)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_PHYS(x)               (x+0x00015004)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_RMSK                  0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_SHFT                           0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_QNOCID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SWID_HIGH_QNOCID_SHFT                  0x0

//// Register MNOC_HF0_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR(x)             (x+0x00015008)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_PHYS(x)             (x+0x00015008)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RMSK                0x001fffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK    0x001f0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT          0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV1_BMSK           0x0000c000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV1_SHFT                  0xe

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK       0x00003f00
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT              0x8

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV0_BMSK           0x00000080
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_RSV0_SHFT                  0x7

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK   0x00000070
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT          0x4

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK    0x00000008
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT           0x3

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_STOP_BMSK           0x00000004
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_STOP_SHFT                  0x2

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK       0x00000002
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT              0x1

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK      0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT             0x0

//// Register MNOC_HF0_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR(x)          (x+0x00015010)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_PHYS(x)          (x+0x00015010)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RMSK             0x0fffffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_SHFT                      0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK 0x0fff0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT       0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK        0x0000ffc0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT               0x6

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK     0x0000003f
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT            0x0

//// Register MNOC_HF0_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR(x)             (x+0x00015018)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_PHYS(x)             (x+0x00015018)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RMSK                0x03ffffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_SATURATION_BMSK     0x03ff0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_SATURATION_SHFT           0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RSV0_BMSK           0x0000e000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_RSV0_SHFT                  0xd

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK      0x00001fff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT             0x0

//// Register MNOC_HF0_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR(x)             (x+0x00015020)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_PHYS(x)             (x+0x00015020)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RMSK                0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV3_BMSK           0xe0000000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV3_SHFT                 0x1d

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL3_BMSK           0x1f000000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL3_SHFT                 0x18

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV2_BMSK           0x00e00000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV2_SHFT                 0x15

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL2_BMSK           0x001f0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL2_SHFT                 0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV1_BMSK           0x0000e000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV1_SHFT                  0xd

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL1_BMSK           0x00001f00
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL1_SHFT                  0x8

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV0_BMSK           0x000000e0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_RSV0_SHFT                  0x5

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL0_BMSK           0x0000001f
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_LOW_LVL0_SHFT                  0x0

//// Register MNOC_HF0_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR(x)            (x+0x00015024)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_PHYS(x)            (x+0x00015024)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RMSK               0xffffffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_SHFT                        0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV7_BMSK          0xe0000000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV7_SHFT                0x1d

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL7_BMSK          0x1f000000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL7_SHFT                0x18

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV6_BMSK          0x00e00000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV6_SHFT                0x15

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL6_BMSK          0x001f0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL6_SHFT                0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV5_BMSK          0x0000e000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV5_SHFT                 0xd

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL5_BMSK          0x00001f00
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL5_SHFT                 0x8

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV4_BMSK          0x000000e0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_RSV4_SHFT                 0x5

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL4_BMSK          0x0000001f
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_SHAPING_HIGH_LVL4_SHFT                 0x0

//// Register MNOC_HF0_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR(x)           (x+0x00015040)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_PHYS(x)           (x+0x00015040)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RMSK              0x00007fff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_SHFT                       0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK 0x00007000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT        0xc

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK         0x00000800
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                0xb

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK  0x00000700
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT         0x8

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK         0x000000f0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                0x4

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK         0x00000008
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                0x3

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK         0x00000004
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                0x2

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_WREN_BMSK         0x00000002
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                0x1

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK         0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                0x0

//// Register MNOC_HF0_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR(x)            (x+0x00015048)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_PHYS(x)            (x+0x00015048)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RMSK               0x03ffffff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_SHFT                        0
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK    0x03ff0000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT          0x10

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RSV0_BMSK          0x0000e000
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                 0xd

#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK     0x00001fff
#define HWIO_MEM_NOC_MNOC_HF0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT            0x0

//// Register CDSP_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_ADDR(x)                    (x+0x00016000)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_PHYS(x)                    (x+0x00016000)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register CDSP_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_ADDR(x)                   (x+0x00016004)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_PHYS(x)                   (x+0x00016004)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register CDSP_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR(x)                 (x+0x00016008)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_PHYS(x)                 (x+0x00016008)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_RMSK                    0x003fffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SHFT                             0
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK        0x003f0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT              0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK           0x00003f00
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                  0x8

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_RSV0_BMSK               0x00000080
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_RSV0_SHFT                      0x7

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK       0x00000070
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT              0x4

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK        0x00000008
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT               0x3

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_STOP_BMSK               0x00000004
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_STOP_SHFT                      0x2

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK           0x00000002
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                  0x1

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK          0x00000001
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                 0x0

//// Register CDSP_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x)              (x+0x00016010)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_PHYS(x)              (x+0x00016010)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_RMSK                 0x0fffffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_SHFT                          0
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK     0x0fff0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT           0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK            0x0000ff80
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                   0x7

#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK         0x0000007f
#define HWIO_MEM_NOC_CDSP_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                0x0

//// Register CDSP_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR(x)                 (x+0x00016018)
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_PHYS(x)                 (x+0x00016018)
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_RMSK                    0x03ffffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_SHFT                             0
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_SATURATION_BMSK         0x03ff0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_SATURATION_SHFT               0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_RSV0_BMSK               0x0000e000
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_RSV0_SHFT                      0xd

#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK          0x00001fff
#define HWIO_MEM_NOC_CDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                 0x0

//// Register CDSP_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_ADDR(x)                 (x+0x00016020)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_PHYS(x)                 (x+0x00016020)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_SHFT                             0
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV3_BMSK               0xc0000000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV3_SHFT                     0x1e

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL3_BMSK               0x3f000000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL3_SHFT                     0x18

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV2_BMSK               0x00c00000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV2_SHFT                     0x16

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL2_BMSK               0x003f0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL2_SHFT                     0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL1_BMSK               0x00003f00
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL1_SHFT                      0x8

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV0_BMSK               0x000000c0
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_RSV0_SHFT                      0x6

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL0_BMSK               0x0000003f
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_LOW_LVL0_SHFT                      0x0

//// Register CDSP_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR(x)                (x+0x00016024)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_PHYS(x)                (x+0x00016024)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_SHFT                            0
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV7_BMSK              0xc0000000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV7_SHFT                    0x1e

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL7_BMSK              0x3f000000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL7_SHFT                    0x18

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV6_BMSK              0x00c00000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV6_SHFT                    0x16

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL6_BMSK              0x003f0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL6_SHFT                    0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV5_BMSK              0x0000c000
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV5_SHFT                     0xe

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL5_BMSK              0x00003f00
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL5_SHFT                     0x8

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV4_BMSK              0x000000c0
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_RSV4_SHFT                     0x6

#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL4_BMSK              0x0000003f
#define HWIO_MEM_NOC_CDSP_QOSBOX_SHAPING_HIGH_LVL4_SHFT                     0x0

//// Register CDSP_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x)               (x+0x00016040)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_PHYS(x)               (x+0x00016040)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RMSK                  0x00007fff
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK     0x00007000
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT            0xc

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK             0x00000800
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                    0xb

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK      0x00000700
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT             0x8

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK             0x000000f0
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                    0x4

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK             0x00000008
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                    0x3

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK             0x00000004
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_WREN_BMSK             0x00000002
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                    0x1

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK             0x00000001
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                    0x0

//// Register CDSP_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR(x)                (x+0x00016048)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_PHYS(x)                (x+0x00016048)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_RMSK                   0x03ffffff
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_SHFT                            0
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK        0x03ff0000
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT              0x10

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_RSV0_BMSK              0x0000e000
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                     0xd

#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK         0x00001fff
#define HWIO_MEM_NOC_CDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                0x0

//// Register MNOC_SF_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR(x)                 (x+0x00017000)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_PHYS(x)                 (x+0x00017000)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_RMSK                    0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_SHFT                             0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_BMSK         0x00ff0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_SHFT               0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_SHFT                0x0

//// Register MNOC_SF_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR(x)                (x+0x00017004)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_PHYS(x)                (x+0x00017004)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_RMSK                   0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_SHFT                            0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_QNOCID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SWID_HIGH_QNOCID_SHFT                   0x0

//// Register MNOC_SF_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x)              (x+0x00017008)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_PHYS(x)              (x+0x00017008)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RMSK                 0x003fffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK     0x003f0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT           0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_BMSK            0x0000c000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_SHFT                   0xe

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK        0x00003f00
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT               0x8

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_BMSK            0x00000080
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_SHFT                   0x7

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK    0x00000070
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT           0x4

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK     0x00000008
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT            0x3

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_STOP_BMSK            0x00000004
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_STOP_SHFT                   0x2

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK        0x00000002
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT               0x1

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK       0x00000001
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT              0x0

//// Register MNOC_SF_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x)           (x+0x00017010)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_PHYS(x)           (x+0x00017010)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK              0x0fffffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_SHFT                       0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK  0x0fff0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT        0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK         0x0000ff80
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                0x7

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK      0x0000007f
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT             0x0

//// Register MNOC_SF_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x)              (x+0x00017018)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_PHYS(x)              (x+0x00017018)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RMSK                 0x03ffffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_BMSK      0x03ff0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_SHFT            0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_BMSK            0x0000e000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_SHFT                   0xd

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK       0x00001fff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT              0x0

//// Register MNOC_SF_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x)              (x+0x00017020)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_PHYS(x)              (x+0x00017020)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV3_BMSK            0xc0000000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV3_SHFT                  0x1e

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL3_BMSK            0x3f000000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL3_SHFT                  0x18

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV2_BMSK            0x00c00000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV2_SHFT                  0x16

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL2_BMSK            0x003f0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL2_SHFT                  0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV1_BMSK            0x0000c000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV1_SHFT                   0xe

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL1_BMSK            0x00003f00
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL1_SHFT                   0x8

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV0_BMSK            0x000000c0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_RSV0_SHFT                   0x6

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL0_BMSK            0x0000003f
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_LOW_LVL0_SHFT                   0x0

//// Register MNOC_SF_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x)             (x+0x00017024)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_PHYS(x)             (x+0x00017024)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_SHFT                         0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_BMSK           0xc0000000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_SHFT                 0x1e

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_BMSK           0x3f000000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_SHFT                 0x18

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_BMSK           0x00c00000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_SHFT                 0x16

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_BMSK           0x003f0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_SHFT                 0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_BMSK           0x0000c000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_SHFT                  0xe

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_BMSK           0x00003f00
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_SHFT                  0x8

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_BMSK           0x000000c0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_SHFT                  0x6

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_BMSK           0x0000003f
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_SHFT                  0x0

//// Register MNOC_SF_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x)            (x+0x00017040)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_PHYS(x)            (x+0x00017040)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK               0x00007fff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK  0x00007000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT         0xc

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK          0x00000800
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                 0xb

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK   0x00000700
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT          0x8

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK          0x000000f0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                 0x4

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK          0x00000008
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                 0x3

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK          0x00000004
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_BMSK          0x00000002
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                 0x1

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK          0x00000001
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                 0x0

//// Register MNOC_SF_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x)             (x+0x00017048)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_PHYS(x)             (x+0x00017048)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK                0x03ffffff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK     0x03ff0000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT           0x10

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_BMSK           0x0000e000
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                  0xd

#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK      0x00001fff
#define HWIO_MEM_NOC_MNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT             0x0

//// Register SNOC_GC_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR(x)                 (x+0x00018000)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_PHYS(x)                 (x+0x00018000)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_RMSK                    0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_SHFT                             0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_UNITTYPEID_BMSK         0x00ff0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_UNITTYPEID_SHFT               0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_UNITCONFID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_LOW_UNITCONFID_SHFT                0x0

//// Register SNOC_GC_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR(x)                (x+0x00018004)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_PHYS(x)                (x+0x00018004)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_RMSK                   0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_SHFT                            0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_QNOCID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SWID_HIGH_QNOCID_SHFT                   0x0

//// Register SNOC_GC_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR(x)              (x+0x00018008)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_PHYS(x)              (x+0x00018008)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RMSK                 0x000fffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK     0x000f0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT           0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV1_BMSK            0x0000c000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV1_SHFT                   0xe

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK        0x00003f00
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT               0x8

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV0_BMSK            0x00000080
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_RSV0_SHFT                   0x7

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK    0x00000070
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT           0x4

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK     0x00000008
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT            0x3

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_STOP_BMSK            0x00000004
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_STOP_SHFT                   0x2

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK        0x00000002
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT               0x1

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK       0x00000001
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT              0x0

//// Register SNOC_GC_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR(x)           (x+0x00018010)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_PHYS(x)           (x+0x00018010)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RMSK              0x0fffffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_SHFT                       0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK  0x0fff0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT        0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK         0x0000ffe0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                0x5

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK      0x0000001f
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT             0x0

//// Register SNOC_GC_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR(x)              (x+0x00018018)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_PHYS(x)              (x+0x00018018)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RMSK                 0x03ffffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_SATURATION_BMSK      0x03ff0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_SATURATION_SHFT            0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RSV0_BMSK            0x0000f800
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_RSV0_SHFT                   0xb

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK       0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT              0x0

//// Register SNOC_GC_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR(x)              (x+0x00018020)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_PHYS(x)              (x+0x00018020)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV3_BMSK            0xf0000000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV3_SHFT                  0x1c

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL3_BMSK            0x0f000000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL3_SHFT                  0x18

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV2_BMSK            0x00f00000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV2_SHFT                  0x14

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL2_BMSK            0x000f0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL2_SHFT                  0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV1_BMSK            0x0000f000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV1_SHFT                   0xc

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL1_BMSK            0x00000f00
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL1_SHFT                   0x8

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV0_BMSK            0x000000f0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_RSV0_SHFT                   0x4

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL0_BMSK            0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_LOW_LVL0_SHFT                   0x0

//// Register SNOC_GC_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR(x)             (x+0x00018024)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_PHYS(x)             (x+0x00018024)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_SHFT                         0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV7_BMSK           0xf0000000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV7_SHFT                 0x1c

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL7_BMSK           0x0f000000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL7_SHFT                 0x18

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV6_BMSK           0x00f00000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV6_SHFT                 0x14

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL6_BMSK           0x000f0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL6_SHFT                 0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV5_BMSK           0x0000f000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV5_SHFT                  0xc

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL5_BMSK           0x00000f00
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL5_SHFT                  0x8

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV4_BMSK           0x000000f0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_RSV4_SHFT                  0x4

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL4_BMSK           0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_SHAPING_HIGH_LVL4_SHFT                  0x0

//// Register SNOC_GC_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR(x)            (x+0x00018040)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_PHYS(x)            (x+0x00018040)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RMSK               0x00007fff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK  0x00007000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT         0xc

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK          0x00000800
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                 0xb

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK   0x00000700
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT          0x8

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK          0x000000f0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                 0x4

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK          0x00000008
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                 0x3

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK          0x00000004
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_WREN_BMSK          0x00000002
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                 0x1

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK          0x00000001
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                 0x0

//// Register SNOC_GC_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR(x)             (x+0x00018048)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_PHYS(x)             (x+0x00018048)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RMSK                0x03ffffff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_SHFT                         0
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK     0x03ff0000
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT           0x10

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RSV0_BMSK           0x0000f800
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                  0xb

#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK      0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT             0x0

//// Register SNOC_SF_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR(x)                 (x+0x00019000)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_PHYS(x)                 (x+0x00019000)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_RMSK                    0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_SHFT                             0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_BMSK         0x00ff0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_UNITTYPEID_SHFT               0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_LOW_UNITCONFID_SHFT                0x0

//// Register SNOC_SF_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR(x)                (x+0x00019004)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_PHYS(x)                (x+0x00019004)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_RMSK                   0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_SHFT                            0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_QNOCID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SWID_HIGH_QNOCID_SHFT                   0x0

//// Register SNOC_SF_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x)              (x+0x00019008)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_PHYS(x)              (x+0x00019008)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RMSK                 0x001fffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK     0x001f0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT           0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_BMSK            0x0000c000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV1_SHFT                   0xe

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK        0x00003f00
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT               0x8

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_BMSK            0x00000080
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_RSV0_SHFT                   0x7

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK    0x00000070
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT           0x4

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK     0x00000008
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT            0x3

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_STOP_BMSK            0x00000004
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_STOP_SHFT                   0x2

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK        0x00000002
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT               0x1

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK       0x00000001
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT              0x0

//// Register SNOC_SF_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x)           (x+0x00019010)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_PHYS(x)           (x+0x00019010)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK              0x0fffffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_SHFT                       0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK  0x0fff0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT        0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK         0x0000ffc0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                0x6

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK      0x0000003f
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT             0x0

//// Register SNOC_SF_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x)              (x+0x00019018)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_PHYS(x)              (x+0x00019018)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RMSK                 0x03ffffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_BMSK      0x03ff0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_SATURATION_SHFT            0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_BMSK            0x0000f000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_RSV0_SHFT                   0xc

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK       0x00000fff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT              0x0

//// Register SNOC_SF_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x)              (x+0x00019020)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_PHYS(x)              (x+0x00019020)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RMSK                 0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV3_BMSK            0xe0000000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV3_SHFT                  0x1d

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL3_BMSK            0x1f000000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL3_SHFT                  0x18

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV2_BMSK            0x00e00000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV2_SHFT                  0x15

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL2_BMSK            0x001f0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL2_SHFT                  0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV1_BMSK            0x0000e000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV1_SHFT                   0xd

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL1_BMSK            0x00001f00
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL1_SHFT                   0x8

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV0_BMSK            0x000000e0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_RSV0_SHFT                   0x5

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL0_BMSK            0x0000001f
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_LOW_LVL0_SHFT                   0x0

//// Register SNOC_SF_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x)             (x+0x00019024)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_PHYS(x)             (x+0x00019024)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RMSK                0xffffffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_SHFT                         0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_BMSK           0xe0000000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV7_SHFT                 0x1d

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_BMSK           0x1f000000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL7_SHFT                 0x18

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_BMSK           0x00e00000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV6_SHFT                 0x15

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_BMSK           0x001f0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL6_SHFT                 0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_BMSK           0x0000e000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV5_SHFT                  0xd

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_BMSK           0x00001f00
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL5_SHFT                  0x8

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_BMSK           0x000000e0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_RSV4_SHFT                  0x5

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_BMSK           0x0000001f
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_SHAPING_HIGH_LVL4_SHFT                  0x0

//// Register SNOC_SF_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x)            (x+0x00019040)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_PHYS(x)            (x+0x00019040)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK               0x00007fff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK  0x00007000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT         0xc

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK          0x00000800
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                 0xb

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK   0x00000700
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT          0x8

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK          0x000000f0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                 0x4

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK          0x00000008
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                 0x3

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK          0x00000004
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_BMSK          0x00000002
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                 0x1

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK          0x00000001
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                 0x0

//// Register SNOC_SF_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x)             (x+0x00019048)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_PHYS(x)             (x+0x00019048)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK                0x03ffffff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_SHFT                         0
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK     0x03ff0000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT           0x10

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_BMSK           0x0000f000
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                  0xc

#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK      0x00000fff
#define HWIO_MEM_NOC_SNOC_SF_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT             0x0

//// Register GPU0_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_ADDR(x)                    (x+0x0001a000)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_PHYS(x)                    (x+0x0001a000)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register GPU0_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_ADDR(x)                   (x+0x0001a004)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_PHYS(x)                   (x+0x0001a004)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register GPU0_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR(x)                 (x+0x0001a008)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_PHYS(x)                 (x+0x0001a008)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_RMSK                    0x003fffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK        0x003f0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT              0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK           0x00003f00
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                  0x8

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_RSV0_BMSK               0x00000080
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_RSV0_SHFT                      0x7

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK       0x00000070
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT              0x4

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK        0x00000008
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT               0x3

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_STOP_BMSK               0x00000004
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_STOP_SHFT                      0x2

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK           0x00000002
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                  0x1

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK          0x00000001
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                 0x0

//// Register GPU0_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR(x)              (x+0x0001a010)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_PHYS(x)              (x+0x0001a010)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_RMSK                 0x0fffffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_SHFT                          0
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK     0x0fff0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT           0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK            0x0000ffc0
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                   0x6

#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK         0x0000003f
#define HWIO_MEM_NOC_GPU0_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                0x0

//// Register GPU0_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR(x)                 (x+0x0001a018)
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_PHYS(x)                 (x+0x0001a018)
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_RMSK                    0x03ffffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_SATURATION_BMSK         0x03ff0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_SATURATION_SHFT               0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_RSV0_BMSK               0x0000e000
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_RSV0_SHFT                      0xd

#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK          0x00001fff
#define HWIO_MEM_NOC_GPU0_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                 0x0

//// Register GPU0_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_ADDR(x)                 (x+0x0001a020)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_PHYS(x)                 (x+0x0001a020)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV3_BMSK               0xc0000000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV3_SHFT                     0x1e

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL3_BMSK               0x3f000000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL3_SHFT                     0x18

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV2_BMSK               0x00c00000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV2_SHFT                     0x16

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL2_BMSK               0x003f0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL2_SHFT                     0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL1_BMSK               0x00003f00
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL1_SHFT                      0x8

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV0_BMSK               0x000000c0
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_RSV0_SHFT                      0x6

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL0_BMSK               0x0000003f
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_LOW_LVL0_SHFT                      0x0

//// Register GPU0_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR(x)                (x+0x0001a024)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_PHYS(x)                (x+0x0001a024)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_SHFT                            0
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV7_BMSK              0xc0000000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV7_SHFT                    0x1e

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL7_BMSK              0x3f000000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL7_SHFT                    0x18

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV6_BMSK              0x00c00000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV6_SHFT                    0x16

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL6_BMSK              0x003f0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL6_SHFT                    0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV5_BMSK              0x0000c000
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV5_SHFT                     0xe

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL5_BMSK              0x00003f00
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL5_SHFT                     0x8

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV4_BMSK              0x000000c0
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_RSV4_SHFT                     0x6

#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL4_BMSK              0x0000003f
#define HWIO_MEM_NOC_GPU0_QOSBOX_SHAPING_HIGH_LVL4_SHFT                     0x0

//// Register GPU0_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR(x)               (x+0x0001a040)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_PHYS(x)               (x+0x0001a040)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RMSK                  0x00007fff
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK     0x00007000
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT            0xc

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK             0x00000800
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                    0xb

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK      0x00000700
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT             0x8

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK             0x000000f0
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                    0x4

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK             0x00000008
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                    0x3

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK             0x00000004
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_WREN_BMSK             0x00000002
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                    0x1

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK             0x00000001
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                    0x0

//// Register GPU0_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR(x)                (x+0x0001a048)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_PHYS(x)                (x+0x0001a048)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_RMSK                   0x03ffffff
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_SHFT                            0
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK        0x03ff0000
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT              0x10

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_RSV0_BMSK              0x0000e000
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                     0xd

#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK         0x00001fff
#define HWIO_MEM_NOC_GPU0_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                0x0

//// Register GPU1_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_ADDR(x)                    (x+0x0001b000)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_PHYS(x)                    (x+0x0001b000)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register GPU1_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_ADDR(x)                   (x+0x0001b004)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_PHYS(x)                   (x+0x0001b004)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register GPU1_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR(x)                 (x+0x0001b008)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_PHYS(x)                 (x+0x0001b008)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_RMSK                    0x003fffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK        0x003f0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT              0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK           0x00003f00
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                  0x8

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_RSV0_BMSK               0x00000080
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_RSV0_SHFT                      0x7

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK       0x00000070
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT              0x4

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK        0x00000008
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT               0x3

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_STOP_BMSK               0x00000004
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_STOP_SHFT                      0x2

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK           0x00000002
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                  0x1

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK          0x00000001
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                 0x0

//// Register GPU1_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR(x)              (x+0x0001b010)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_PHYS(x)              (x+0x0001b010)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_RMSK                 0x0fffffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_SHFT                          0
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK     0x0fff0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT           0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK            0x0000ffc0
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                   0x6

#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK         0x0000003f
#define HWIO_MEM_NOC_GPU1_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                0x0

//// Register GPU1_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR(x)                 (x+0x0001b018)
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_PHYS(x)                 (x+0x0001b018)
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_RMSK                    0x03ffffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_SATURATION_BMSK         0x03ff0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_SATURATION_SHFT               0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_RSV0_BMSK               0x0000e000
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_RSV0_SHFT                      0xd

#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK          0x00001fff
#define HWIO_MEM_NOC_GPU1_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                 0x0

//// Register GPU1_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_ADDR(x)                 (x+0x0001b020)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_PHYS(x)                 (x+0x0001b020)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV3_BMSK               0xc0000000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV3_SHFT                     0x1e

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL3_BMSK               0x3f000000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL3_SHFT                     0x18

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV2_BMSK               0x00c00000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV2_SHFT                     0x16

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL2_BMSK               0x003f0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL2_SHFT                     0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL1_BMSK               0x00003f00
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL1_SHFT                      0x8

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV0_BMSK               0x000000c0
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_RSV0_SHFT                      0x6

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL0_BMSK               0x0000003f
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_LOW_LVL0_SHFT                      0x0

//// Register GPU1_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR(x)                (x+0x0001b024)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_PHYS(x)                (x+0x0001b024)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_SHFT                            0
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV7_BMSK              0xc0000000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV7_SHFT                    0x1e

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL7_BMSK              0x3f000000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL7_SHFT                    0x18

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV6_BMSK              0x00c00000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV6_SHFT                    0x16

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL6_BMSK              0x003f0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL6_SHFT                    0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV5_BMSK              0x0000c000
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV5_SHFT                     0xe

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL5_BMSK              0x00003f00
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL5_SHFT                     0x8

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV4_BMSK              0x000000c0
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_RSV4_SHFT                     0x6

#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL4_BMSK              0x0000003f
#define HWIO_MEM_NOC_GPU1_QOSBOX_SHAPING_HIGH_LVL4_SHFT                     0x0

//// Register GPU1_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR(x)               (x+0x0001b040)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_PHYS(x)               (x+0x0001b040)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RMSK                  0x00007fff
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK     0x00007000
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT            0xc

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK             0x00000800
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                    0xb

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK      0x00000700
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT             0x8

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK             0x000000f0
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                    0x4

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK             0x00000008
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                    0x3

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK             0x00000004
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_WREN_BMSK             0x00000002
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                    0x1

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK             0x00000001
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                    0x0

//// Register GPU1_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR(x)                (x+0x0001b048)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_PHYS(x)                (x+0x0001b048)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_RMSK                   0x03ffffff
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_SHFT                            0
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK        0x03ff0000
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT              0x10

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_RSV0_BMSK              0x0000e000
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                     0xd

#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK         0x00001fff
#define HWIO_MEM_NOC_GPU1_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                0x0

//// Register MDSP_QOSBOX_SWID_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_ADDR(x)                    (x+0x0001c000)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_PHYS(x)                    (x+0x0001c000)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register MDSP_QOSBOX_SWID_HIGH ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_ADDR(x)                   (x+0x0001c004)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_PHYS(x)                   (x+0x0001c004)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register MDSP_QOSBOX_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR(x)                 (x+0x0001c008)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_PHYS(x)                 (x+0x0001c008)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_RMSK                    0x001fffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SHFT                             0
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_BMSK        0x001f0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SAFESHAPING_SHFT              0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_RSV1_BMSK               0x0000c000
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_RSV1_SHFT                      0xe

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_URGDELAY_BMSK           0x00003f00
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_URGDELAY_SHFT                  0x8

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_RSV0_BMSK               0x00000080
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_RSV0_SHFT                      0x7

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_BMSK       0x00000070
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_DFLTPRIORITY_SHFT              0x4

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_BMSK        0x00000008
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SLVURGMSGEN_SHFT               0x3

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_STOP_BMSK               0x00000004
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_STOP_SHFT                      0x2

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_BMSK           0x00000002
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_SHAPEREN_SHFT                  0x1

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_BMSK          0x00000001
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINCTL_LOW_BWLIMITEN_SHFT                 0x0

//// Register MDSP_QOSBOX_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x)              (x+0x0001c010)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_PHYS(x)              (x+0x0001c010)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_RMSK                 0x0fffffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_SHFT                          0
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_BMSK     0x0fff0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_NOMINALFREQ_SHFT           0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_RSV0_BMSK            0x0000ffc0
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_RSV0_SHFT                   0x6

#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_PENDING_BMSK         0x0000003f
#define HWIO_MEM_NOC_MDSP_QOSBOX_MAINSTATUS_LOW_PENDING_SHFT                0x0

//// Register MDSP_QOSBOX_LIMITBW_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR(x)                 (x+0x0001c018)
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_PHYS(x)                 (x+0x0001c018)
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_RMSK                    0x03ffffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_SHFT                             0
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_SATURATION_BMSK         0x03ff0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_SATURATION_SHFT               0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_RSV0_BMSK               0x0000f800
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_RSV0_SHFT                      0xb

#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_BMSK          0x000007ff
#define HWIO_MEM_NOC_MDSP_QOSBOX_LIMITBW_LOW_BANDWIDTH_SHFT                 0x0

//// Register MDSP_QOSBOX_SHAPING_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_ADDR(x)                 (x+0x0001c020)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_PHYS(x)                 (x+0x0001c020)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RMSK                    0xffffffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_SHFT                             0
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV3_BMSK               0xe0000000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV3_SHFT                     0x1d

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL3_BMSK               0x1f000000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL3_SHFT                     0x18

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV2_BMSK               0x00e00000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV2_SHFT                     0x15

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL2_BMSK               0x001f0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL2_SHFT                     0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV1_BMSK               0x0000e000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV1_SHFT                      0xd

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL1_BMSK               0x00001f00
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL1_SHFT                      0x8

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV0_BMSK               0x000000e0
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_RSV0_SHFT                      0x5

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL0_BMSK               0x0000001f
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_LOW_LVL0_SHFT                      0x0

//// Register MDSP_QOSBOX_SHAPING_HIGH ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR(x)                (x+0x0001c024)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_PHYS(x)                (x+0x0001c024)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RMSK                   0xffffffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_SHFT                            0
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV7_BMSK              0xe0000000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV7_SHFT                    0x1d

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL7_BMSK              0x1f000000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL7_SHFT                    0x18

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV6_BMSK              0x00e00000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV6_SHFT                    0x15

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL6_BMSK              0x001f0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL6_SHFT                    0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV5_BMSK              0x0000e000
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV5_SHFT                     0xd

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL5_BMSK              0x00001f00
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL5_SHFT                     0x8

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV4_BMSK              0x000000e0
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_RSV4_SHFT                     0x5

#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL4_BMSK              0x0000001f
#define HWIO_MEM_NOC_MDSP_QOSBOX_SHAPING_HIGH_LVL4_SHFT                     0x0

//// Register MDSP_QOSBOX_REGUL0CTL_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x)               (x+0x0001c040)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_PHYS(x)               (x+0x0001c040)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RMSK                  0x00007fff
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_BMSK     0x00007000
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_HIGHPRIORITY_SHFT            0xc

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV3_BMSK             0x00000800
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV3_SHFT                    0xb

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_BMSK      0x00000700
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_LOWPRIORITY_SHFT             0x8

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV2_BMSK             0x000000f0
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV2_SHFT                    0x4

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV1_BMSK             0x00000008
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV1_SHFT                    0x3

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV0_BMSK             0x00000004
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_WREN_BMSK             0x00000002
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_WREN_SHFT                    0x1

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RDEN_BMSK             0x00000001
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0CTL_LOW_RDEN_SHFT                    0x0

//// Register MDSP_QOSBOX_REGUL0BW_LOW ////

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR(x)                (x+0x0001c048)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_PHYS(x)                (x+0x0001c048)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_RMSK                   0x03ffffff
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_SHFT                            0
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_SATURATION_BMSK        0x03ff0000
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_SATURATION_SHFT              0x10

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_RSV0_BMSK              0x0000f800
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_RSV0_SHFT                     0xb

#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_BMSK         0x000007ff
#define HWIO_MEM_NOC_MDSP_QOSBOX_REGUL0BW_LOW_BANDWIDTH_SHFT                0x0

//// Register MDSP_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_ADDR(x)                  (x+0x0001d000)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_PHYS(x)                  (x+0x0001d000)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_SHFT                              0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK          0x00ff0000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT                0x10

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT                 0x0

//// Register MDSP_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_ADDR(x)                 (x+0x0001d004)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_PHYS(x)                 (x+0x0001d004)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_RMSK                    0x0000ffff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_SHFT                             0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_QNOCID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                    0x0

//// Register MDSP_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x)               (x+0x0001d008)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_PHYS(x)               (x+0x0001d008)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RMSK                  0x001fffff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK     0x00100000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT           0x14

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK             0x00080000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                   0x13

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK       0x00040000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT             0x12

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK        0x00020000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT              0x11

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK        0x00010000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT              0x10

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK        0x00008000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT               0xf

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK         0x00004000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT                0xe

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK        0x00002000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT               0xd

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK         0x00001000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT                0xc

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK             0x00000c00
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                    0xa

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK        0x00000200
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT               0x9

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK         0x00000100
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT                0x8

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK             0x000000e0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                    0x5

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK       0x00000010
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT              0x4

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK             0x0000000c
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_MODE_BMSK             0x00000003
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                    0x0

//// Register MDSP_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)            (x+0x0001d010)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)            (x+0x0001d010)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_SHFT                        0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK    0x00000002
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT           0x1

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK     0x00000001
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT            0x0

//// Register MDSP_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x)             (x+0x0001d018)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_PHYS(x)             (x+0x0001d018)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_RMSK                0x00000001
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK      0x00000001
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT             0x0

//// Register MDSP_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)            (x+0x0001d020)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)            (x+0x0001d020)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_RMSK               0x00000001
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK    0x00000001
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT           0x0

//// Register MDSP_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)             (x+0x0001d028)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)             (x+0x0001d028)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_RMSK                0x000007ff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK      0x000007ff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT             0x0

//// Register MDSP_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)            (x+0x0001d030)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)            (x+0x0001d030)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_RMSK               0x000007ff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK    0x000007ff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT           0x0

//// Register MDSP_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)             (x+0x0001d038)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)             (x+0x0001d038)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_RMSK                0x00000003
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_SHFT                         0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK      0x00000003
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT             0x0

//// Register MDSP_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)            (x+0x0001d040)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)            (x+0x0001d040)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK    0x00000003
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT           0x0

//// Register MDSP_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_ADDR(x)                 (x+0x0001d048)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_PHYS(x)                 (x+0x0001d048)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RMSK                    0x000fffff
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_SHFT                             0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK             0x000f0000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                   0x10

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RSV1_BMSK               0x0000f000
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                      0xc

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK              0x00000f00
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                     0x8

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RSV0_BMSK               0x000000f0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                      0x4

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK              0x0000000f
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                     0x0

//// Register MDSP_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)         (x+0x0001d050)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)         (x+0x0001d050)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK            0x0000001f
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_MDSP_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_ADDR(x)      (x+0x0001e000)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_PHYS(x)      (x+0x0001e000)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_RMSK         0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_SHFT                  0
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_ADDR(x)     (x+0x0001e004)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_PHYS(x)     (x+0x0001e004)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_RMSK        0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_SHFT                 0
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_QNOCID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SWID_HIGH_QNOCID_SHFT        0x0

//// Register MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x) (x+0x0001e080)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_PHYS(x) (x+0x0001e080)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_RMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_SHFT           0
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x) (x+0x0001e088)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_PHYS(x) (x+0x0001e088)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_RMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_SHFT           0
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x) (x+0x0001e090)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PHYS(x) (x+0x0001e090)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_SHFT          0
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x)  (x+0x0001e100)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_PHYS(x)  (x+0x0001e100)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_RMSK     0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_SHFT              0
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_MDSP_SAFE_SHAPING_SENSEIN0_LOW_PORT0_SHFT        0x0

//// Register TCU_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_ADDR(x)                   (x+0x0001f000)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_PHYS(x)                   (x+0x0001f000)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_RMSK                      0x00ffffff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_SHFT                               0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK           0x00ff0000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT                 0x10

#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT                  0x0

//// Register TCU_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_ADDR(x)                  (x+0x0001f004)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_PHYS(x)                  (x+0x0001f004)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_RMSK                     0x0000ffff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_SHFT                              0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_QNOCID_BMSK              0x0000ffff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                     0x0

//// Register TCU_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ADDR(x)                (x+0x0001f008)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_PHYS(x)                (x+0x0001f008)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RMSK                   0x001fffff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_SHFT                            0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK      0x00100000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT            0x14

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK              0x00080000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                    0x13

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK        0x00040000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT              0x12

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK         0x00020000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT               0x11

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK         0x00010000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT               0x10

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK         0x00008000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                0xf

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK          0x00004000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT                 0xe

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK         0x00002000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                0xd

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK          0x00001000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT                 0xc

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK              0x00000c00
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                     0xa

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK         0x00000200
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT                0x9

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK          0x00000100
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT                 0x8

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK              0x000000e0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                     0x5

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK        0x00000010
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT               0x4

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK              0x0000000c
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                     0x2

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_MODE_BMSK              0x00000003
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                     0x0

//// Register TCU_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)             (x+0x0001f010)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)             (x+0x0001f010)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_RMSK                0x00000003
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_SHFT                         0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK     0x00000002
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT            0x1

#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK      0x00000001
#define HWIO_MEM_NOC_TCU_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT             0x0

//// Register TCU_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_ADDR(x)              (x+0x0001f018)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_PHYS(x)              (x+0x0001f018)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_RMSK                 0x00000001
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_SHFT                          0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK       0x00000001
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT              0x0

//// Register TCU_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)             (x+0x0001f020)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)             (x+0x0001f020)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_RMSK                0x00000001
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_SHFT                         0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK     0x00000001
#define HWIO_MEM_NOC_TCU_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT            0x0

//// Register TCU_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)              (x+0x0001f028)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)              (x+0x0001f028)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_RMSK                 0x000007ff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_SHFT                          0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK       0x000007ff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT              0x0

//// Register TCU_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)             (x+0x0001f030)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)             (x+0x0001f030)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_RMSK                0x000007ff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_SHFT                         0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK     0x000007ff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT            0x0

//// Register TCU_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)              (x+0x0001f038)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)              (x+0x0001f038)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_RMSK                 0x00000003
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_SHFT                          0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK       0x00000003
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT              0x0

//// Register TCU_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)             (x+0x0001f040)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)             (x+0x0001f040)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_RMSK                0x00000003
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                         0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK     0x00000003
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT            0x0

//// Register TCU_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_ADDR(x)                  (x+0x0001f048)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_PHYS(x)                  (x+0x0001f048)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RMSK                     0x000fffff
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_SHFT                              0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK              0x000f0000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                    0x10

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RSV1_BMSK                0x0000f000
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                       0xc

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK               0x00000f00
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                      0x8

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RSV0_BMSK                0x000000f0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                       0x4

#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK               0x0000000f
#define HWIO_MEM_NOC_TCU_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                      0x0

//// Register TCU_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)          (x+0x0001f050)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)          (x+0x0001f050)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK             0x0000001f
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                      0
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_TCU_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register APPS_RD_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_ADDR(x)               (x+0x0001f080)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_PHYS(x)               (x+0x0001f080)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register APPS_RD_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_ADDR(x)              (x+0x0001f084)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_PHYS(x)              (x+0x0001f084)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register APPS_RD_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ADDR(x)            (x+0x0001f088)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_PHYS(x)            (x+0x0001f088)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RMSK               0x001fffff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK  0x00100000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT        0x14

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK          0x00080000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                0x13

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK    0x00040000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT          0x12

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK     0x00020000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT           0x11

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK     0x00010000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT           0x10

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK     0x00008000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT            0xf

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK      0x00004000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT             0xe

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK     0x00002000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT            0xd

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK      0x00001000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT             0xc

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK          0x00000c00
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                 0xa

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK     0x00000200
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT            0x9

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK      0x00000100
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT             0x8

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK          0x000000e0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                 0x5

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK    0x00000010
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT           0x4

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK          0x0000000c
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_MODE_BMSK          0x00000003
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                 0x0

//// Register APPS_RD_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)         (x+0x0001f090)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)         (x+0x0001f090)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK  0x00000001
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT         0x0

//// Register APPS_RD_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_ADDR(x)          (x+0x0001f098)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_PHYS(x)          (x+0x0001f098)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_RMSK             0x00000001
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK   0x00000001
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT          0x0

//// Register APPS_RD_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)         (x+0x0001f0a0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)         (x+0x0001f0a0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register APPS_RD_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)          (x+0x0001f0a8)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)          (x+0x0001f0a8)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_RMSK             0x000007ff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK   0x000007ff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT          0x0

//// Register APPS_RD_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)         (x+0x0001f0b0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)         (x+0x0001f0b0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register APPS_RD_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)          (x+0x0001f0b8)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)          (x+0x0001f0b8)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_RMSK             0x00000003
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK   0x00000003
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT          0x0

//// Register APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)         (x+0x0001f0c0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)         (x+0x0001f0c0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register APPS_RD_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_ADDR(x)              (x+0x0001f0c8)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_PHYS(x)              (x+0x0001f0c8)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RMSK                 0x000fffff
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_SHFT                          0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK          0x000f0000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                0x10

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RSV1_BMSK            0x0000f000
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                   0xc

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK           0x00000f00
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                  0x8

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RSV0_BMSK            0x000000f0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                   0x4

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK           0x0000000f
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                  0x0

//// Register APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)      (x+0x0001f0d0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)      (x+0x0001f0d0)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK         0x0000001f
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                  0
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_RD_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_ADDR(x)             (x+0x0001f100)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_PHYS(x)             (x+0x0001f100)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_RMSK                0x00ffffff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_SHFT                         0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK     0x00ff0000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT           0x10

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK     0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT            0x0

//// Register APPS_RDWR_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_ADDR(x)            (x+0x0001f104)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_PHYS(x)            (x+0x0001f104)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_RMSK               0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_SHFT                        0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_QNOCID_BMSK        0x0000ffff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_SWID_HIGH_QNOCID_SHFT               0x0

//// Register APPS_RDWR_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ADDR(x)          (x+0x0001f108)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_PHYS(x)          (x+0x0001f108)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RMSK             0x001fffff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_SHFT                      0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK 0x00100000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT       0x14

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK        0x00080000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT              0x13

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK  0x00040000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT        0x12

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK   0x00020000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT         0x11

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK   0x00010000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT         0x10

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK   0x00008000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT          0xf

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK    0x00004000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT           0xe

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK   0x00002000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT          0xd

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK    0x00001000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT           0xc

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK        0x00000c00
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT               0xa

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK   0x00000200
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT          0x9

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK    0x00000100
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT           0x8

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK        0x000000e0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT               0x5

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK  0x00000010
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT         0x4

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK        0x0000000c
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT               0x2

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_MODE_BMSK        0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINCTL_LOW_MODE_SHFT               0x0

//// Register APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)       (x+0x0001f110)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)       (x+0x0001f110)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_RMSK          0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_SHFT                   0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_ADDR(x)        (x+0x0001f118)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_PHYS(x)        (x+0x0001f118)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)       (x+0x0001f120)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)       (x+0x0001f120)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_RMSK          0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_SHFT                   0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)        (x+0x0001f128)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)        (x+0x0001f128)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)       (x+0x0001f130)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)       (x+0x0001f130)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_RMSK          0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_SHFT                   0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)        (x+0x0001f138)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)        (x+0x0001f138)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_SHFT                    0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK 0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)       (x+0x0001f140)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)       (x+0x0001f140)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_RMSK          0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                   0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register APPS_RDWR_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_ADDR(x)            (x+0x0001f148)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_PHYS(x)            (x+0x0001f148)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RMSK               0x000fffff
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_SHFT                        0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK        0x000f0000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT              0x10

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RSV1_BMSK          0x0000f000
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                 0xc

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK         0x00000f00
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                0x8

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RSV0_BMSK          0x000000f0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                 0x4

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK         0x0000000f
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                0x0

//// Register APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)    (x+0x0001f150)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)    (x+0x0001f150)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK       0x0000001f
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                0
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_APPS_RDWR_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register CDSP_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_ADDR(x)                  (x+0x0001f180)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_PHYS(x)                  (x+0x0001f180)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_SHFT                              0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK          0x00ff0000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT                0x10

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT                 0x0

//// Register CDSP_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_ADDR(x)                 (x+0x0001f184)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_PHYS(x)                 (x+0x0001f184)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_RMSK                    0x0000ffff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_SHFT                             0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_QNOCID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                    0x0

//// Register CDSP_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x)               (x+0x0001f188)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_PHYS(x)               (x+0x0001f188)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RMSK                  0x001fffff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK     0x00100000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT           0x14

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK             0x00080000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                   0x13

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK       0x00040000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT             0x12

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK        0x00020000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT              0x11

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK        0x00010000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT              0x10

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK        0x00008000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT               0xf

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK         0x00004000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT                0xe

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK        0x00002000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT               0xd

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK         0x00001000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT                0xc

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK             0x00000c00
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                    0xa

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK        0x00000200
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT               0x9

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK         0x00000100
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT                0x8

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK             0x000000e0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                    0x5

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK       0x00000010
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT              0x4

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK             0x0000000c
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_MODE_BMSK             0x00000003
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                    0x0

//// Register CDSP_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)            (x+0x0001f190)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)            (x+0x0001f190)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_SHFT                        0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK    0x00000002
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT           0x1

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK     0x00000001
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT            0x0

//// Register CDSP_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x)             (x+0x0001f198)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_PHYS(x)             (x+0x0001f198)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_RMSK                0x00000001
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK      0x00000001
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT             0x0

//// Register CDSP_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)            (x+0x0001f1a0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)            (x+0x0001f1a0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_RMSK               0x00000001
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK    0x00000001
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT           0x0

//// Register CDSP_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)             (x+0x0001f1a8)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)             (x+0x0001f1a8)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_RMSK                0x000007ff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK      0x000007ff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT             0x0

//// Register CDSP_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)            (x+0x0001f1b0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)            (x+0x0001f1b0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_RMSK               0x000007ff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK    0x000007ff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT           0x0

//// Register CDSP_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)             (x+0x0001f1b8)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)             (x+0x0001f1b8)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_RMSK                0x00000003
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_SHFT                         0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK      0x00000003
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT             0x0

//// Register CDSP_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)            (x+0x0001f1c0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)            (x+0x0001f1c0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK    0x00000003
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT           0x0

//// Register CDSP_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_ADDR(x)                 (x+0x0001f1c8)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_PHYS(x)                 (x+0x0001f1c8)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RMSK                    0x000fffff
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_SHFT                             0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK             0x000f0000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                   0x10

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RSV1_BMSK               0x0000f000
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                      0xc

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK              0x00000f00
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                     0x8

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RSV0_BMSK               0x000000f0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                      0x4

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK              0x0000000f
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                     0x0

//// Register CDSP_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)         (x+0x0001f1d0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)         (x+0x0001f1d0)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK            0x0000001f
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_CDSP_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register MNOC_HF0_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_ADDR(x)              (x+0x0001f200)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_PHYS(x)              (x+0x0001f200)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK      0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT            0x10

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT             0x0

//// Register MNOC_HF0_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_ADDR(x)             (x+0x0001f204)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_PHYS(x)             (x+0x0001f204)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_RMSK                0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_QNOCID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                0x0

//// Register MNOC_HF0_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ADDR(x)           (x+0x0001f208)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_PHYS(x)           (x+0x0001f208)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RMSK              0x001fffff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_SHFT                       0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK 0x00100000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT       0x14

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK         0x00080000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT               0x13

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK   0x00040000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT         0x12

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK    0x00020000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT          0x11

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK    0x00010000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT          0x10

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK    0x00008000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT           0xf

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK     0x00004000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT            0xe

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK    0x00002000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT           0xd

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK     0x00001000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT            0xc

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK         0x00000c00
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                0xa

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK    0x00000200
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT           0x9

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK     0x00000100
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT            0x8

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK         0x000000e0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                0x5

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK   0x00000010
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT          0x4

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK         0x0000000c
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                0x2

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_MODE_BMSK         0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                0x0

//// Register MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)        (x+0x0001f210)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)        (x+0x0001f210)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT        0x0

//// Register MNOC_HF0_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_ADDR(x)         (x+0x0001f218)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_PHYS(x)         (x+0x0001f218)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK  0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT         0x0

//// Register MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)        (x+0x0001f220)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)        (x+0x0001f220)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)         (x+0x0001f228)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)         (x+0x0001f228)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK  0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT         0x0

//// Register MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)        (x+0x0001f230)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)        (x+0x0001f230)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)         (x+0x0001f238)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)         (x+0x0001f238)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK  0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT         0x0

//// Register MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)        (x+0x0001f240)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)        (x+0x0001f240)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register MNOC_HF0_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_ADDR(x)             (x+0x0001f248)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_PHYS(x)             (x+0x0001f248)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RMSK                0x000fffff
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK         0x000f0000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT               0x10

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RSV1_BMSK           0x0000f000
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                  0xc

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK          0x00000f00
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                 0x8

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RSV0_BMSK           0x000000f0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                  0x4

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK          0x0000000f
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                 0x0

//// Register MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)     (x+0x0001f250)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)     (x+0x0001f250)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK        0x0000001f
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_MNOC_HF0_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register MNOC_HF1_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_ADDR(x)              (x+0x0001f280)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_PHYS(x)              (x+0x0001f280)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_RMSK                 0x00ffffff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK      0x00ff0000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT            0x10

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT             0x0

//// Register MNOC_HF1_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_ADDR(x)             (x+0x0001f284)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_PHYS(x)             (x+0x0001f284)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_RMSK                0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_QNOCID_BMSK         0x0000ffff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                0x0

//// Register MNOC_HF1_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ADDR(x)           (x+0x0001f288)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_PHYS(x)           (x+0x0001f288)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RMSK              0x001fffff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_SHFT                       0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK 0x00100000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT       0x14

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK         0x00080000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT               0x13

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK   0x00040000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT         0x12

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK    0x00020000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT          0x11

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK    0x00010000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT          0x10

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK    0x00008000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT           0xf

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK     0x00004000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT            0xe

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK    0x00002000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT           0xd

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK     0x00001000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT            0xc

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK         0x00000c00
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                0xa

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK    0x00000200
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT           0x9

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK     0x00000100
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT            0x8

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK         0x000000e0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                0x5

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK   0x00000010
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT          0x4

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK         0x0000000c
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                0x2

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_MODE_BMSK         0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                0x0

//// Register MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)        (x+0x0001f290)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)        (x+0x0001f290)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT        0x0

//// Register MNOC_HF1_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_ADDR(x)         (x+0x0001f298)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_PHYS(x)         (x+0x0001f298)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK  0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT         0x0

//// Register MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)        (x+0x0001f2a0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)        (x+0x0001f2a0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)         (x+0x0001f2a8)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)         (x+0x0001f2a8)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK  0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT         0x0

//// Register MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)        (x+0x0001f2b0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)        (x+0x0001f2b0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_RMSK           0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)         (x+0x0001f2b8)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)         (x+0x0001f2b8)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK  0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT         0x0

//// Register MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)        (x+0x0001f2c0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)        (x+0x0001f2c0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                    0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register MNOC_HF1_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_ADDR(x)             (x+0x0001f2c8)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_PHYS(x)             (x+0x0001f2c8)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RMSK                0x000fffff
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_SHFT                         0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK         0x000f0000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT               0x10

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RSV1_BMSK           0x0000f000
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                  0xc

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK          0x00000f00
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                 0x8

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RSV0_BMSK           0x000000f0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                  0x4

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK          0x0000000f
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                 0x0

//// Register MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)     (x+0x0001f2d0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)     (x+0x0001f2d0)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK        0x0000001f
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                 0
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_MNOC_HF1_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register MNOC_SF_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x)               (x+0x0001f300)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_PHYS(x)               (x+0x0001f300)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register MNOC_SF_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x)              (x+0x0001f304)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_PHYS(x)              (x+0x0001f304)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register MNOC_SF_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x)            (x+0x0001f308)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_PHYS(x)            (x+0x0001f308)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RMSK               0x001fffff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK  0x00100000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT        0x14

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK          0x00080000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                0x13

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK    0x00040000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT          0x12

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK     0x00020000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT           0x11

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK     0x00010000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT           0x10

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK     0x00008000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT            0xf

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK      0x00004000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT             0xe

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK     0x00002000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT            0xd

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK      0x00001000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT             0xc

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK          0x00000c00
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                 0xa

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK     0x00000200
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT            0x9

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK      0x00000100
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT             0x8

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK          0x000000e0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                 0x5

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK    0x00000010
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT           0x4

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK          0x0000000c
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_MODE_BMSK          0x00000003
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                 0x0

//// Register MNOC_SF_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)         (x+0x0001f310)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)         (x+0x0001f310)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK  0x00000001
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT         0x0

//// Register MNOC_SF_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x)          (x+0x0001f318)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_PHYS(x)          (x+0x0001f318)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_RMSK             0x00000001
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK   0x00000001
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT          0x0

//// Register MNOC_SF_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)         (x+0x0001f320)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)         (x+0x0001f320)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register MNOC_SF_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)          (x+0x0001f328)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)          (x+0x0001f328)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_RMSK             0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK   0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT          0x0

//// Register MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)         (x+0x0001f330)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)         (x+0x0001f330)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)          (x+0x0001f338)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)          (x+0x0001f338)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_RMSK             0x00000003
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_SHFT                      0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK   0x00000003
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT          0x0

//// Register MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)         (x+0x0001f340)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)         (x+0x0001f340)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register MNOC_SF_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x)              (x+0x0001f348)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_PHYS(x)              (x+0x0001f348)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RMSK                 0x000fffff
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_SHFT                          0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK          0x000f0000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                0x10

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RSV1_BMSK            0x0000f000
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                   0xc

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK           0x00000f00
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                  0x8

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RSV0_BMSK            0x000000f0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                   0x4

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK           0x0000000f
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                  0x0

//// Register MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)      (x+0x0001f350)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)      (x+0x0001f350)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK         0x0000001f
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                  0
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_MNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register SNOC_GC_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_ADDR(x)               (x+0x0001f380)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_PHYS(x)               (x+0x0001f380)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register SNOC_GC_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_ADDR(x)              (x+0x0001f384)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_PHYS(x)              (x+0x0001f384)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register SNOC_GC_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ADDR(x)            (x+0x0001f388)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_PHYS(x)            (x+0x0001f388)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RMSK               0x001fffff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK  0x00100000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT        0x14

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK          0x00080000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                0x13

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK    0x00040000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT          0x12

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK     0x00020000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT           0x11

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK     0x00010000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT           0x10

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK     0x00008000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT            0xf

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK      0x00004000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT             0xe

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK     0x00002000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT            0xd

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK      0x00001000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT             0xc

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK          0x00000c00
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                 0xa

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK     0x00000200
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT            0x9

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK      0x00000100
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT             0x8

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK          0x000000e0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                 0x5

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK    0x00000010
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT           0x4

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK          0x0000000c
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_MODE_BMSK          0x00000003
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                 0x0

//// Register SNOC_GC_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)         (x+0x0001f390)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)         (x+0x0001f390)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK  0x00000001
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT         0x0

//// Register SNOC_GC_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_ADDR(x)          (x+0x0001f398)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_PHYS(x)          (x+0x0001f398)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_RMSK             0x00000001
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK   0x00000001
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT          0x0

//// Register SNOC_GC_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)         (x+0x0001f3a0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)         (x+0x0001f3a0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register SNOC_GC_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)          (x+0x0001f3a8)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)          (x+0x0001f3a8)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_RMSK             0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK   0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT          0x0

//// Register SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)         (x+0x0001f3b0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)         (x+0x0001f3b0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)          (x+0x0001f3b8)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)          (x+0x0001f3b8)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_RMSK             0x00000003
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK   0x00000003
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT          0x0

//// Register SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)         (x+0x0001f3c0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)         (x+0x0001f3c0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register SNOC_GC_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_ADDR(x)              (x+0x0001f3c8)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_PHYS(x)              (x+0x0001f3c8)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RMSK                 0x000fffff
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK          0x000f0000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                0x10

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RSV1_BMSK            0x0000f000
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                   0xc

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK           0x00000f00
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                  0x8

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RSV0_BMSK            0x000000f0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                   0x4

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK           0x0000000f
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                  0x0

//// Register SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)      (x+0x0001f3d0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)      (x+0x0001f3d0)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK         0x0000001f
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_SNOC_GC_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register SNOC_SF_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x)               (x+0x0001f400)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_PHYS(x)               (x+0x0001f400)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register SNOC_SF_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x)              (x+0x0001f404)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_PHYS(x)              (x+0x0001f404)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register SNOC_SF_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x)            (x+0x0001f408)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_PHYS(x)            (x+0x0001f408)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RMSK               0x001fffff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_SHFT                        0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK  0x00100000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT        0x14

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK          0x00080000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                0x13

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK    0x00040000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT          0x12

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK     0x00020000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT           0x11

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK     0x00010000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT           0x10

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK     0x00008000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT            0xf

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK      0x00004000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT             0xe

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK     0x00002000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT            0xd

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK      0x00001000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT             0xc

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK          0x00000c00
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                 0xa

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK     0x00000200
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT            0x9

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK      0x00000100
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT             0x8

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK          0x000000e0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                 0x5

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK    0x00000010
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT           0x4

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK          0x0000000c
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                 0x2

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_MODE_BMSK          0x00000003
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                 0x0

//// Register SNOC_SF_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)         (x+0x0001f410)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)         (x+0x0001f410)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK 0x00000002
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT        0x1

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK  0x00000001
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT         0x0

//// Register SNOC_SF_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x)          (x+0x0001f418)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_PHYS(x)          (x+0x0001f418)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_RMSK             0x00000001
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK   0x00000001
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT          0x0

//// Register SNOC_SF_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)         (x+0x0001f420)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)         (x+0x0001f420)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_RMSK            0x00000001
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK 0x00000001
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT        0x0

//// Register SNOC_SF_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)          (x+0x0001f428)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)          (x+0x0001f428)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_RMSK             0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK   0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT          0x0

//// Register SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)         (x+0x0001f430)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)         (x+0x0001f430)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_RMSK            0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK 0x000007ff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT        0x0

//// Register SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)          (x+0x0001f438)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)          (x+0x0001f438)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_RMSK             0x00000003
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_SHFT                      0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK   0x00000003
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT          0x0

//// Register SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)         (x+0x0001f440)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)         (x+0x0001f440)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_RMSK            0x00000003
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK 0x00000003
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT        0x0

//// Register SNOC_SF_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x)              (x+0x0001f448)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_PHYS(x)              (x+0x0001f448)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RMSK                 0x000fffff
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_SHFT                          0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK          0x000f0000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                0x10

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RSV1_BMSK            0x0000f000
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                   0xc

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK           0x00000f00
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                  0x8

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RSV0_BMSK            0x000000f0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                   0x4

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK           0x0000000f
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                  0x0

//// Register SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)      (x+0x0001f450)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)      (x+0x0001f450)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK         0x0000001f
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                  0
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_SNOC_SF_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register GPU0_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_ADDR(x)                  (x+0x0001f480)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_PHYS(x)                  (x+0x0001f480)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK          0x00ff0000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT                0x10

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT                 0x0

//// Register GPU0_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_ADDR(x)                 (x+0x0001f484)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_PHYS(x)                 (x+0x0001f484)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_RMSK                    0x0000ffff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_SHFT                             0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_QNOCID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                    0x0

//// Register GPU0_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ADDR(x)               (x+0x0001f488)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_PHYS(x)               (x+0x0001f488)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RMSK                  0x001fffff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK     0x00100000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT           0x14

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK             0x00080000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                   0x13

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK       0x00040000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT             0x12

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK        0x00020000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT              0x11

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK        0x00010000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT              0x10

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK        0x00008000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT               0xf

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK         0x00004000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT                0xe

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK        0x00002000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT               0xd

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK         0x00001000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT                0xc

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK             0x00000c00
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                    0xa

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK        0x00000200
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT               0x9

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK         0x00000100
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT                0x8

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK             0x000000e0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                    0x5

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK       0x00000010
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT              0x4

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK             0x0000000c
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_MODE_BMSK             0x00000003
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                    0x0

//// Register GPU0_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)            (x+0x0001f490)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)            (x+0x0001f490)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK    0x00000002
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT           0x1

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK     0x00000001
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT            0x0

//// Register GPU0_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_ADDR(x)             (x+0x0001f498)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_PHYS(x)             (x+0x0001f498)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_RMSK                0x00000001
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK      0x00000001
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT             0x0

//// Register GPU0_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)            (x+0x0001f4a0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)            (x+0x0001f4a0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_RMSK               0x00000001
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK    0x00000001
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT           0x0

//// Register GPU0_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)             (x+0x0001f4a8)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)             (x+0x0001f4a8)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_RMSK                0x000007ff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK      0x000007ff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT             0x0

//// Register GPU0_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)            (x+0x0001f4b0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)            (x+0x0001f4b0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_RMSK               0x000007ff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK    0x000007ff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT           0x0

//// Register GPU0_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)             (x+0x0001f4b8)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)             (x+0x0001f4b8)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_RMSK                0x00000003
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK      0x00000003
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT             0x0

//// Register GPU0_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)            (x+0x0001f4c0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)            (x+0x0001f4c0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK    0x00000003
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT           0x0

//// Register GPU0_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_ADDR(x)                 (x+0x0001f4c8)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_PHYS(x)                 (x+0x0001f4c8)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RMSK                    0x000fffff
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK             0x000f0000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                   0x10

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RSV1_BMSK               0x0000f000
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                      0xc

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK              0x00000f00
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                     0x8

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RSV0_BMSK               0x000000f0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                      0x4

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK              0x0000000f
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                     0x0

//// Register GPU0_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)         (x+0x0001f4d0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)         (x+0x0001f4d0)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK            0x0000001f
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_GPU0_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register GPU1_DYN_ATTR_SWID_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_ADDR(x)                  (x+0x0001f500)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_PHYS(x)                  (x+0x0001f500)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_RMSK                     0x00ffffff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_SHFT                              0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_IN(x)                    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_INM(x, mask)             \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_OUT(x, val)              \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_UNITTYPEID_BMSK          0x00ff0000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_UNITTYPEID_SHFT                0x10

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_UNITCONFID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_LOW_UNITCONFID_SHFT                 0x0

//// Register GPU1_DYN_ATTR_SWID_HIGH ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_ADDR(x)                 (x+0x0001f504)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_PHYS(x)                 (x+0x0001f504)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_RMSK                    0x0000ffff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_SHFT                             0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_QNOCID_BMSK             0x0000ffff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_SWID_HIGH_QNOCID_SHFT                    0x0

//// Register GPU1_DYN_ATTR_MAINCTL_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ADDR(x)               (x+0x0001f508)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_PHYS(x)               (x+0x0001f508)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RMSK                  0x001fffff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_SHFT                           0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK     0x00100000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT           0x14

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV3_BMSK             0x00080000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV3_SHFT                   0x13

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK       0x00040000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT             0x12

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_BMSK        0x00020000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ALLOCWROV_SHFT              0x11

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_BMSK        0x00010000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_ALLOCRDOV_SHFT              0x10

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_BMSK        0x00008000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPWRVAL_SHFT               0xf

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPWROV_BMSK         0x00004000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPWROV_SHFT                0xe

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_BMSK        0x00002000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPRDVAL_SHFT               0xd

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_BMSK         0x00001000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_CMFPRDOV_SHFT                0xc

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV2_BMSK             0x00000c00
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV2_SHFT                    0xa

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_BMSK        0x00000200
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_DEVICEVAL_SHFT               0x9

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_DEVICEOV_BMSK         0x00000100
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_DEVICEOV_SHFT                0x8

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV1_BMSK             0x000000e0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV1_SHFT                    0x5

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_BMSK       0x00000010
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_QOSDISABLE_SHFT              0x4

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV0_BMSK             0x0000000c
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_RSV0_SHFT                    0x2

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_MODE_BMSK             0x00000003
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINCTL_LOW_MODE_SHFT                    0x0

//// Register GPU1_DYN_ATTR_MAINSTATUS_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x)            (x+0x0001f510)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_PHYS(x)            (x+0x0001f510)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_BMSK    0x00000002
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_URGPENDING_SHFT           0x1

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_BMSK     0x00000001
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_MAINSTATUS_LOW_TRPENDING_SHFT            0x0

//// Register GPU1_DYN_ATTR_REQUSEROV_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_ADDR(x)             (x+0x0001f518)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_PHYS(x)             (x+0x0001f518)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_RMSK                0x00000001
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_BMSK      0x00000001
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSEROV_LOW_REQUSEROV_SHFT             0x0

//// Register GPU1_DYN_ATTR_REQUSERVAL_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x)            (x+0x0001f520)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_PHYS(x)            (x+0x0001f520)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_RMSK               0x00000001
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK    0x00000001
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT           0x0

//// Register GPU1_DYN_ATTR_LOGUSEROV_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x)             (x+0x0001f528)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_PHYS(x)             (x+0x0001f528)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_RMSK                0x000007ff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK      0x000007ff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT             0x0

//// Register GPU1_DYN_ATTR_LOGUSERVAL_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x)            (x+0x0001f530)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_PHYS(x)            (x+0x0001f530)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_RMSK               0x000007ff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK    0x000007ff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT           0x0

//// Register GPU1_DYN_ATTR_ADDRMSBOV_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x)             (x+0x0001f538)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_PHYS(x)             (x+0x0001f538)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_RMSK                0x00000003
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_SHFT                         0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_IN(x)               \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_INM(x, mask)        \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_OUT(x, val)         \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_BMSK      0x00000003
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBOV_LOW_ADDRMSBOV_SHFT             0x0

//// Register GPU1_DYN_ATTR_ADDRMSBVAL_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x)            (x+0x0001f540)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_PHYS(x)            (x+0x0001f540)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_RMSK               0x00000003
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_SHFT                        0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_BMSK    0x00000003
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ADDRMSBVAL_LOW_ADDRMSBVAL_SHFT           0x0

//// Register GPU1_DYN_ATTR_ALLOC_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_ADDR(x)                 (x+0x0001f548)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_PHYS(x)                 (x+0x0001f548)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RMSK                    0x000fffff
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_SHFT                             0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_CTLVAL_BMSK             0x000f0000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_CTLVAL_SHFT                   0x10

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RSV1_BMSK               0x0000f000
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RSV1_SHFT                      0xc

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_WRVAL_BMSK              0x00000f00
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_WRVAL_SHFT                     0x8

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RSV0_BMSK               0x000000f0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RSV0_SHFT                      0x4

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RDVAL_BMSK              0x0000000f
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_ALLOC_LOW_RDVAL_SHFT                     0x0

//// Register GPU1_DYN_ATTR_CACHEINDEXVAL_LOW ////

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x)         (x+0x0001f550)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_PHYS(x)         (x+0x0001f550)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK            0x0000001f
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_SHFT                     0
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_RMSK)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK 0x0000001f
#define HWIO_MEM_NOC_GPU1_DYN_ATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT        0x0

//// Register MEM_NOC_SPM_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_ADDR(x)                    (x+0x00020000)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_PHYS(x)                    (x+0x00020000)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_RMSK                       0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_SHFT                                0
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_IN(x)                      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_INM(x, mask)               \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_OUT(x, val)                \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_UNITTYPEID_BMSK            0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_UNITTYPEID_SHFT                  0x10

#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_UNITCONFID_BMSK            0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_LOW_UNITCONFID_SHFT                   0x0

//// Register MEM_NOC_SPM_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_ADDR(x)                   (x+0x00020004)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_PHYS(x)                   (x+0x00020004)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_RMSK                      0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_SHFT                               0
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_IN(x)                     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_INM(x, mask)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_OUT(x, val)               \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_QNOCID_BMSK               0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SPM_SWID_HIGH_QNOCID_SHFT                      0x0

//// Register MEM_NOC_SPM_TARGET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ADDR(x)                 (x+0x00020020)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_PHYS(x)                 (x+0x00020020)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_RMSK                    0x0000000f
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_SHFT                             0
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_HWREQ_BMSK              0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_HWREQ_SHFT                     0x3

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_HWEN_BMSK               0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_HWEN_SHFT                      0x2

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ACK_BMSK                0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_ACK_SHFT                       0x1

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_REQ_BMSK                0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET0_LOW_REQ_SHFT                       0x0

//// Register MEM_NOC_SPM_TARGET1_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ADDR(x)                 (x+0x00020028)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_PHYS(x)                 (x+0x00020028)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_RMSK                    0x0000000f
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_SHFT                             0
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_IN(x)                   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_INM(x, mask)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_OUT(x, val)             \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_HWREQ_BMSK              0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_HWREQ_SHFT                     0x3

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_HWEN_BMSK               0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_HWEN_SHFT                      0x2

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ACK_BMSK                0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_ACK_SHFT                       0x1

#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_REQ_BMSK                0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SPM_TARGET1_LOW_REQ_SHFT                       0x0

//// Register MEM_NOC_SW_CLK_CTRL_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_ADDR(x)            (x+0x00021000)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_PHYS(x)            (x+0x00021000)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_RMSK               0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_SHFT                        0
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_IN(x)              \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_OUT(x, val)        \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_UNITTYPEID_BMSK    0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_UNITTYPEID_SHFT          0x10

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_UNITCONFID_BMSK    0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_LOW_UNITCONFID_SHFT           0x0

//// Register MEM_NOC_SW_CLK_CTRL_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_ADDR(x)           (x+0x00021004)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_PHYS(x)           (x+0x00021004)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_RMSK              0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_SHFT                       0
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_QNOCID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_SWID_HIGH_QNOCID_SHFT              0x0

//// Register MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_ADDR(x)     (x+0x00021080)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PHYS(x)     (x+0x00021080)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_RMSK        0x00001fff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_SHFT                 0
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT9_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT9_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT8_BMSK  0x00000100
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT8_SHFT         0x8

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT7_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT7_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT6_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT6_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT5_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT5_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT4_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT4_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT3_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT3_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT2_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT2_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT1_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT1_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT0_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTCLR0_LOW_PORT0_SHFT         0x0

//// Register MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_ADDR(x)     (x+0x00021088)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PHYS(x)     (x+0x00021088)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_RMSK        0x00001fff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_SHFT                 0
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT9_BMSK  0x00000200
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT9_SHFT         0x9

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT8_BMSK  0x00000100
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT8_SHFT         0x8

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT7_BMSK  0x00000080
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT7_SHFT         0x7

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT6_BMSK  0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT6_SHFT         0x6

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT5_BMSK  0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT5_SHFT         0x5

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT4_BMSK  0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT4_SHFT         0x4

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT3_BMSK  0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT3_SHFT         0x3

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT2_BMSK  0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT2_SHFT         0x2

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT1_BMSK  0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT1_SHFT         0x1

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT0_BMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSET0_LOW_PORT0_SHFT         0x0

//// Register MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_ADDR(x)  (x+0x00021090)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PHYS(x)  (x+0x00021090)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_RMSK     0x00001fff
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_SHFT              0
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_IN(x)    \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT12_BMSK 0x00001000
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT12_SHFT        0xc

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT11_BMSK 0x00000800
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT11_SHFT        0xb

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT10_BMSK 0x00000400
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT10_SHFT        0xa

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT9_BMSK 0x00000200
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT9_SHFT        0x9

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT8_BMSK 0x00000100
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT8_SHFT        0x8

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT7_BMSK 0x00000080
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT7_SHFT        0x7

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SW_CLK_CTRL_FLAGOUTSTATUS0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_SAFE_SHAPING_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_ADDR(x)           (x+0x00022000)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_PHYS(x)           (x+0x00022000)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_RMSK              0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_SHFT                       0
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_UNITTYPEID_BMSK   0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_UNITTYPEID_SHFT         0x10

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_UNITCONFID_BMSK   0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_LOW_UNITCONFID_SHFT          0x0

//// Register MEM_NOC_SAFE_SHAPING_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_ADDR(x)          (x+0x00022004)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_PHYS(x)          (x+0x00022004)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_RMSK             0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_SHFT                      0
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_IN(x)            \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_OUT(x, val)      \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_QNOCID_BMSK      0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SWID_HIGH_QNOCID_SHFT             0x0

//// Register MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x)    (x+0x00022080)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PHYS(x)    (x+0x00022080)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_RMSK       0x0000007f
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_SHFT                0
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTCLR0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x)    (x+0x00022088)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PHYS(x)    (x+0x00022088)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_RMSK       0x0000007f
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_SHFT                0
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_IN(x)      \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSET0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x) (x+0x00022090)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PHYS(x) (x+0x00022090)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_RMSK    0x0000007f
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_SHFT             0
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_IN(x)   \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT6_BMSK 0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT6_SHFT        0x6

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT5_BMSK 0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT5_SHFT        0x5

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT4_BMSK 0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT4_SHFT        0x4

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT3_BMSK 0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT3_SHFT        0x3

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT2_BMSK 0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT2_SHFT        0x2

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT1_BMSK 0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT1_SHFT        0x1

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_FLAGOUTSTATUS0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x)       (x+0x00022100)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PHYS(x)       (x+0x00022100)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_RMSK          0x0000007f
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_SHFT                   0
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT6_BMSK    0x00000040
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT6_SHFT           0x6

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT5_BMSK    0x00000020
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT5_SHFT           0x5

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT4_BMSK    0x00000010
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT4_SHFT           0x4

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT3_BMSK    0x00000008
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT3_SHFT           0x3

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT2_BMSK    0x00000004
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT2_SHFT           0x2

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT1_BMSK    0x00000002
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT1_SHFT           0x1

#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT0_BMSK    0x00000001
#define HWIO_MEM_NOC_MEM_NOC_SAFE_SHAPING_SENSEIN0_LOW_PORT0_SHFT           0x0

//// Register LLCC0_FE_SHAPER_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_ADDR(x)                (x+0x00024000)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_PHYS(x)                (x+0x00024000)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_SHFT                            0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_UNITTYPEID_BMSK        0x00ff0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_UNITTYPEID_SHFT              0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_UNITCONFID_BMSK        0x0000ffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_LOW_UNITCONFID_SHFT               0x0

//// Register LLCC0_FE_SHAPER_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_ADDR(x)               (x+0x00024004)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_PHYS(x)               (x+0x00024004)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_RMSK                  0x0000ffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_SHFT                           0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_QNOCID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_SWID_HIGH_QNOCID_SHFT                  0x0

//// Register LLCC0_FE_SHAPER_ENABLE_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ADDR(x)              (x+0x00024008)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_PHYS(x)              (x+0x00024008)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_RMSK                 0x00000001
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_SHFT                          0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ENABLE_BMSK          0x00000001
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_ENABLE_LOW_ENABLE_SHFT                 0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x)        (x+0x00024040)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_PHYS(x)        (x+0x00024040)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x)       (x+0x00024044)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_PHYS(x)       (x+0x00024044)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x)        (x+0x00024048)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_PHYS(x)        (x+0x00024048)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x)       (x+0x0002404c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_PHYS(x)       (x+0x0002404c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x)        (x+0x00024050)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_PHYS(x)        (x+0x00024050)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x)       (x+0x00024054)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_PHYS(x)       (x+0x00024054)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x)        (x+0x00024058)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_PHYS(x)        (x+0x00024058)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x)       (x+0x0002405c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_PHYS(x)       (x+0x0002405c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x)        (x+0x00024060)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_PHYS(x)        (x+0x00024060)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x)       (x+0x00024064)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_PHYS(x)       (x+0x00024064)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x)        (x+0x00024080)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_PHYS(x)        (x+0x00024080)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x)       (x+0x00024084)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_PHYS(x)       (x+0x00024084)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x)        (x+0x00024088)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_PHYS(x)        (x+0x00024088)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x)       (x+0x0002408c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_PHYS(x)       (x+0x0002408c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x)        (x+0x00024090)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_PHYS(x)        (x+0x00024090)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x)       (x+0x00024094)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_PHYS(x)       (x+0x00024094)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x)        (x+0x00024098)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_PHYS(x)        (x+0x00024098)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x)       (x+0x0002409c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_PHYS(x)       (x+0x0002409c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x)        (x+0x000240a0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_PHYS(x)        (x+0x000240a0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x)       (x+0x000240a4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_PHYS(x)       (x+0x000240a4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x)        (x+0x000240c0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_PHYS(x)        (x+0x000240c0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x)       (x+0x000240c4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_PHYS(x)       (x+0x000240c4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x)        (x+0x000240c8)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_PHYS(x)        (x+0x000240c8)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x)       (x+0x000240cc)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_PHYS(x)       (x+0x000240cc)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x)        (x+0x000240d0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_PHYS(x)        (x+0x000240d0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x)       (x+0x000240d4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_PHYS(x)       (x+0x000240d4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x)        (x+0x000240d8)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_PHYS(x)        (x+0x000240d8)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x)       (x+0x000240dc)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_PHYS(x)       (x+0x000240dc)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x)        (x+0x000240e0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_PHYS(x)        (x+0x000240e0)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x)       (x+0x000240e4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_PHYS(x)       (x+0x000240e4)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x)        (x+0x00024100)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_PHYS(x)        (x+0x00024100)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x)       (x+0x00024104)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_PHYS(x)       (x+0x00024104)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x)        (x+0x00024108)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_PHYS(x)        (x+0x00024108)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x)       (x+0x0002410c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_PHYS(x)       (x+0x0002410c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x)        (x+0x00024110)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_PHYS(x)        (x+0x00024110)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x)       (x+0x00024114)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_PHYS(x)       (x+0x00024114)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x)        (x+0x00024118)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_PHYS(x)        (x+0x00024118)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x)       (x+0x0002411c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_PHYS(x)       (x+0x0002411c)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x)        (x+0x00024120)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_PHYS(x)        (x+0x00024120)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x)       (x+0x00024124)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_PHYS(x)       (x+0x00024124)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC0_FE_SHAPER_GROUP0_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x)         (x+0x00024140)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_PHYS(x)         (x+0x00024140)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP0_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC0_FE_SHAPER_GROUP1_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x)         (x+0x00024150)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_PHYS(x)         (x+0x00024150)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP1_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC0_FE_SHAPER_GROUP2_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x)         (x+0x00024160)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_PHYS(x)         (x+0x00024160)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP2_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC0_FE_SHAPER_GROUP3_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x)         (x+0x00024170)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_PHYS(x)         (x+0x00024170)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC0_FE_SHAPER_GROUP3_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC1_FE_SHAPER_SWID_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_ADDR(x)                (x+0x00024200)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_PHYS(x)                (x+0x00024200)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_RMSK                   0x00ffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_SHFT                            0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_IN(x)                  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_OUT(x, val)            \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_UNITTYPEID_BMSK        0x00ff0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_UNITTYPEID_SHFT              0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_UNITCONFID_BMSK        0x0000ffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_LOW_UNITCONFID_SHFT               0x0

//// Register LLCC1_FE_SHAPER_SWID_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_ADDR(x)               (x+0x00024204)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_PHYS(x)               (x+0x00024204)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_RMSK                  0x0000ffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_SHFT                           0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_QNOCID_BMSK           0x0000ffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_SWID_HIGH_QNOCID_SHFT                  0x0

//// Register LLCC1_FE_SHAPER_ENABLE_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ADDR(x)              (x+0x00024208)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_PHYS(x)              (x+0x00024208)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_RMSK                 0x00000001
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_SHFT                          0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ENABLE_BMSK          0x00000001
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_ENABLE_LOW_ENABLE_SHFT                 0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x)        (x+0x00024240)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_PHYS(x)        (x+0x00024240)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x)       (x+0x00024244)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_PHYS(x)       (x+0x00024244)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x)        (x+0x00024248)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_PHYS(x)        (x+0x00024248)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x)       (x+0x0002424c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_PHYS(x)       (x+0x0002424c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x)        (x+0x00024250)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_PHYS(x)        (x+0x00024250)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x)       (x+0x00024254)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_PHYS(x)       (x+0x00024254)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x)        (x+0x00024258)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_PHYS(x)        (x+0x00024258)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x)       (x+0x0002425c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_PHYS(x)       (x+0x0002425c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x)        (x+0x00024260)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_PHYS(x)        (x+0x00024260)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x)       (x+0x00024264)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_PHYS(x)       (x+0x00024264)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x)        (x+0x00024280)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_PHYS(x)        (x+0x00024280)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x)       (x+0x00024284)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_PHYS(x)       (x+0x00024284)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x)        (x+0x00024288)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_PHYS(x)        (x+0x00024288)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x)       (x+0x0002428c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_PHYS(x)       (x+0x0002428c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x)        (x+0x00024290)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_PHYS(x)        (x+0x00024290)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x)       (x+0x00024294)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_PHYS(x)       (x+0x00024294)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x)        (x+0x00024298)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_PHYS(x)        (x+0x00024298)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x)       (x+0x0002429c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_PHYS(x)       (x+0x0002429c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x)        (x+0x000242a0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_PHYS(x)        (x+0x000242a0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x)       (x+0x000242a4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_PHYS(x)       (x+0x000242a4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x)        (x+0x000242c0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_PHYS(x)        (x+0x000242c0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x)       (x+0x000242c4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_PHYS(x)       (x+0x000242c4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x)        (x+0x000242c8)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_PHYS(x)        (x+0x000242c8)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x)       (x+0x000242cc)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_PHYS(x)       (x+0x000242cc)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x)        (x+0x000242d0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_PHYS(x)        (x+0x000242d0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x)       (x+0x000242d4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_PHYS(x)       (x+0x000242d4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x)        (x+0x000242d8)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_PHYS(x)        (x+0x000242d8)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x)       (x+0x000242dc)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_PHYS(x)       (x+0x000242dc)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x)        (x+0x000242e0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_PHYS(x)        (x+0x000242e0)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x)       (x+0x000242e4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_PHYS(x)       (x+0x000242e4)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x)        (x+0x00024300)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_PHYS(x)        (x+0x00024300)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x)       (x+0x00024304)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_PHYS(x)       (x+0x00024304)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT0_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT1_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x)        (x+0x00024308)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_PHYS(x)        (x+0x00024308)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x)       (x+0x0002430c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_PHYS(x)       (x+0x0002430c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT1_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT2_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x)        (x+0x00024310)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_PHYS(x)        (x+0x00024310)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x)       (x+0x00024314)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_PHYS(x)       (x+0x00024314)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT2_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT3_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x)        (x+0x00024318)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_PHYS(x)        (x+0x00024318)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x)       (x+0x0002431c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_PHYS(x)       (x+0x0002431c)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT3_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT4_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x)        (x+0x00024320)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_PHYS(x)        (x+0x00024320)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RMSK           0xffffffff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_SHFT                    0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV3_BMSK      0x80000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV3_SHFT            0x1f

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MAXPENDINGTRANS_BMSK 0x7f000000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MAXPENDINGTRANS_SHFT       0x18

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV2_BMSK      0x00f00000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV2_SHFT            0x14

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MINPENDINGTRANS_BMSK 0x000f0000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MINPENDINGTRANS_SHFT       0x10

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV1_BMSK      0x0000f000
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV1_SHFT             0xc

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MINWRGRANULE_BMSK 0x00000f00
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MINWRGRANULE_SHFT        0x8

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV0_BMSK      0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_RSV0_SHFT             0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MINRDGRANULE_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_LOW_MINRDGRANULE_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x)       (x+0x00024324)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_PHYS(x)       (x+0x00024324)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_RMSK          0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_SHFT                   0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_IN(x)         \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_INM(x, mask)  \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_OUT(x, val)   \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_URGDELAY_BMSK 0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_PORT4_HIGH_URGDELAY_SHFT        0x0

//// Register LLCC1_FE_SHAPER_GROUP0_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x)         (x+0x00024340)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_PHYS(x)         (x+0x00024340)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP0_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC1_FE_SHAPER_GROUP1_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x)         (x+0x00024350)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_PHYS(x)         (x+0x00024350)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP1_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC1_FE_SHAPER_GROUP2_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x)         (x+0x00024360)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_PHYS(x)         (x+0x00024360)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP2_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register LLCC1_FE_SHAPER_GROUP3_EXT0_LOW ////

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x)         (x+0x00024370)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_PHYS(x)         (x+0x00024370)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_RMSK            0x000000ff
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_SHFT                     0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_IN(x)           \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_RMSK)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_OUT(x, val)     \
	out_dword( HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_RSV0_BMSK       0x000000f0
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_RSV0_SHFT              0x4

#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_RDGRANULE_BMSK  0x0000000f
#define HWIO_MEM_NOC_LLCC1_FE_SHAPER_GROUP3_EXT0_LOW_RDGRANULE_SHFT         0x0

//// Register NAPALIQ_ADDRMODE_SWID_LOW ////

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_ADDR(x)               (x+0x00025000)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_PHYS(x)               (x+0x00025000)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register NAPALIQ_ADDRMODE_SWID_HIGH ////

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_ADDR(x)              (x+0x00025004)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_PHYS(x)              (x+0x00025004)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_ADDR(x)        (x+0x00025080)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_PHYS(x)        (x+0x00025080)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_SHFT                    0
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_RSV1_BMSK      0x00000002
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_RSV1_SHFT             0x1

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_RSV0_BMSK      0x00000001
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTCLR0_LOW_RSV0_SHFT             0x0

//// Register NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_ADDR(x)        (x+0x00025088)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_PHYS(x)        (x+0x00025088)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_RMSK           0x00000003
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_SHFT                    0
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_RSV1_BMSK      0x00000002
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_RSV1_SHFT             0x1

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_RSV0_BMSK      0x00000001
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSET0_LOW_RSV0_SHFT             0x0

//// Register NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_ADDR(x)     (x+0x00025090)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_PHYS(x)     (x+0x00025090)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_RMSK        0x00000003
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_SHFT                 0
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_RSV1_BMSK   0x00000002
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_RSV1_SHFT          0x1

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_RSV0_BMSK   0x00000001
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_FLAGOUTSTATUS0_LOW_RSV0_SHFT          0x0

//// Register NAPALIQ_ADDRMODE_SENSEIN0_LOW ////

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_ADDR(x)           (x+0x00025100)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_PHYS(x)           (x+0x00025100)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_RMSK              0x00000001
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_SHFT                       0
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_IN(x)             \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_ADDR(x), HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_RMSK)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_OUT(x, val)       \
	out_dword( HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_RSV0_BMSK         0x00000001
#define HWIO_MEM_NOC_NAPALIQ_ADDRMODE_SENSEIN0_LOW_RSV0_SHFT                0x0

//// Register SYSCOMODE_IGNORE_SWID_LOW ////

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_ADDR(x)               (x+0x00026000)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_PHYS(x)               (x+0x00026000)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_RMSK                  0x00ffffff
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_SHFT                           0
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_IN(x)                 \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_OUT(x, val)           \
	out_dword( HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_UNITTYPEID_BMSK       0x00ff0000
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_UNITTYPEID_SHFT             0x10

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_UNITCONFID_BMSK       0x0000ffff
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_LOW_UNITCONFID_SHFT              0x0

//// Register SYSCOMODE_IGNORE_SWID_HIGH ////

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_ADDR(x)              (x+0x00026004)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_PHYS(x)              (x+0x00026004)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_RMSK                 0x0000ffff
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_SHFT                          0
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_IN(x)                \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_OUT(x, val)          \
	out_dword( HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_QNOCID_BMSK          0x0000ffff
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_SWID_HIGH_QNOCID_SHFT                 0x0

//// Register SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_ADDR(x)        (x+0x00026080)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_PHYS(x)        (x+0x00026080)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_SHFT                    0
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_PORT0_BMSK     0x00000001
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTCLR0_LOW_PORT0_SHFT            0x0

//// Register SYSCOMODE_IGNORE_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_ADDR(x)        (x+0x00026088)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_PHYS(x)        (x+0x00026088)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_RMSK           0x00000001
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_SHFT                    0
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_IN(x)          \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_INM(x, mask)   \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_OUT(x, val)    \
	out_dword( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_PORT0_BMSK     0x00000001
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSET0_LOW_PORT0_SHFT            0x0

//// Register SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_ADDR(x)     (x+0x00026090)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_PHYS(x)     (x+0x00026090)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_RMSK        0x00000001
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_SHFT                 0
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_PORT0_BMSK  0x00000001
#define HWIO_MEM_NOC_SYSCOMODE_IGNORE_FLAGOUTSTATUS0_LOW_PORT0_SHFT         0x0

//// Register MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_ADDR(x)      (x+0x00027000)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_PHYS(x)      (x+0x00027000)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_RMSK         0x00ffffff
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_SHFT                  0
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_IN(x)        \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_OUT(x, val)  \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_UNITTYPEID_BMSK 0x00ff0000
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_UNITTYPEID_SHFT       0x10

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_UNITCONFID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_LOW_UNITCONFID_SHFT        0x0

//// Register MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH ////

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_ADDR(x)     (x+0x00027004)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_PHYS(x)     (x+0x00027004)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_RMSK        0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_SHFT                 0
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_IN(x)       \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_QNOCID_BMSK 0x0000ffff
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_SWID_HIGH_QNOCID_SHFT        0x0

//// Register MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_ADDR(x) (x+0x00027080)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_PHYS(x) (x+0x00027080)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_RMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_SHFT           0
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTCLR0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_ADDR(x) (x+0x00027088)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_PHYS(x) (x+0x00027088)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_RMSK  0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_SHFT           0
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSET0_LOW_PORT0_SHFT        0x0

//// Register MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW ////

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_ADDR(x) (x+0x00027090)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_PHYS(x) (x+0x00027090)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_RMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_SHFT          0
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_IN(x) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_ADDR(x), HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_RMSK)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_ADDR(x), mask) 
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_OUT(x, val) \
	out_dword( HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_ADDR(x), val)
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_ADDR(x), mask, val, HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_PORT0_BMSK 0x00000001
#define HWIO_MEM_NOC_MEM_NOC_DEVICE_BUFFERABLE_FLAGOUTSTATUS0_LOW_PORT0_SHFT        0x0


#endif

