Fitter Retime Stage Report for qts_qsfp_sdi
Thu Feb  1 05:27:08 2024
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
  6. Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
  7. Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
  8. Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
  9. Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 10. Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 11. Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 12. Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 13. Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 14. Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 15. Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 16. Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 17. Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 18. Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 19. Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 20. Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 21. Clock Domain clk_fpga_100m (Meets timing requirements: No further analysis performed.)
 22. Transfer from ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk to altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
 23. Clock Domain ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
 24. Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
 25. Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
 26. Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
 27. Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
 28. Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
 29. Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 30. Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 31. Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 32. Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 33. Clock Domain clk_50 (Meets timing requirements: No further analysis performed.)
 34. Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 35. Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 36. Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 37. Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 38. Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
 39. Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
 40. Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
 41. Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
 42. Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 43. Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 44. Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 45. Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 46. Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 47. Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 48. Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 49. Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 50. Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 51. Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 52. Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 53. Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 54. Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 55. Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 56. Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 57. Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
 58. Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 59. Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 60. Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 61. Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 62. Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 63. Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 64. Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 65. Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
 66. Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 (Meets timing requirements: No further analysis performed.)
 67. Hyper-Retimer INI Usage
 68. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Reset Sequence Requirement                                                                                                         ;
+------------------------------------------------------------------------------------------------------+-----------------------------+
; Clock Name                                                                                           ; Number of additional cycles ;
+------------------------------------------------------------------------------------------------------+-----------------------------+
; altera_int_osc_clk                                                                                   ; 0                           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0                           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0                           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2                           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0                           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0                           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0                           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0                           ;
; altera_reserved_tck                                                                                  ; 0                           ;
; clk_50                                                                                               ; 2                           ;
; clk_fpga_100m                                                                                        ; 2                           ;
; refclk_qsfp_p                                                                                        ; 0                           ;
; refclk_sdi_p                                                                                         ; 0                           ;
+------------------------------------------------------------------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------+
; Clock Transfer                                                                                                                                                       ; Limiting Reason                                           ; Recommendation ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------+
; Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                                                                               ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain clk_fpga_100m                                                                                                                                           ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk to altera_int_osc_clk                                                                                   ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                                                                          ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain altera_reserved_tck                                                                                                                                     ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                                                                                 ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                                                                                 ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                                                                                 ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                                                                                 ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain clk_50                                                                                                                                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                                                                                ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0                                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0                                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0                                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0                                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                    ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                  ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                                                                            ; Meets timing requirements: No further analysis performed. ; None           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------+


Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain clk_fpga_100m (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk to altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 to ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain clk_50 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 to q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 (Meets timing requirements: No further analysis performed.)
===============================================================================


+------------------------------------------------------------------------------------------------+
; Hyper-Retimer INI Usage                                                                        ;
+----------------------+-------------------------------------------------------------------------+
; Option               ; Usage                                                                   ;
+----------------------+-------------------------------------------------------------------------+
; Initialization file: ; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/quartus.ini ;
+----------------------+-------------------------------------------------------------------------+


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.3.0 Build 104 09/20/2023 SC Pro Edition
    Info: Processing started: Thu Feb  1 05:15:05 2024
    Info: System process ID: 4640
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off qts_qsfp_sdi -c qts_qsfp_sdi
Info: Using INI file C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qfit2_default_script.tcl version: #1
Info: Project  = qts_qsfp_sdi
Info: Revision = qts_qsfp_sdi
Info (17966): Starting Hyper-Retimer operations.
Info (18914): The Hyper-Retimer was unable to optimize the design due to retiming restrictions. Run Fast Forward Timing Closure Recommendations to see step-by-step suggestions for design changes and show the estimated performance improvement from making these changes.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:09
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1


