+incdir+/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_cop.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_registers.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_rxethmac.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_miim.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/ethmac.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_rxaddrcheck.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_outputcontrol.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_rxstatem.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_txethmac.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_wishbone.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_maccontrol.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_txstatem.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/ethmac_defines.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_spram_256x32.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_shiftreg.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_clockgen.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_crc.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_rxcounters.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_macstatus.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_random.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_register.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_fifo.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_receivecontrol.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_transmitcontrol.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/eth_txcounters.v
/home/andrey/Anna/Programming/fpga/core/pipistrello/minsoc1/minsoc/prj/../rtl/verilog/ethmac/rtl/verilog/xilinx_dist_ram_16x32.v
