// Seed: 873490778
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    input wire id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input wire id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wand id_16,
    output tri1 id_17,
    input supply1 id_18,
    output uwire id_19,
    input tri0 id_20,
    output tri0 id_21
);
  wire id_23;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  wire id_24;
  xor primCall (
      id_1, id_10, id_12, id_13, id_15, id_16, id_18, id_20, id_23, id_4, id_7, id_8, id_9
  );
  always
    forever begin : LABEL_0
      if (id_0) id_11 = !1;
      else id_5 = 1;
    end
  wire id_25;
endmodule
