<div class="section" id="experience">
    <div class="container cc-experience">
        <div class="h4 text-center mb-4 title">Work Experience</div>

        <!-- 1 -->
        <div class="card">
            <div class="row">
                <div class="col-md-1 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                </div>
                <div class="col-md-11" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-date h6 bg-primary">Sep. 2023 - Present</div>
                    <div class="card-body">

                        <div class="h5">Cryptography Researcher in European project</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <ul>
                            <li>Leader of the technical aspects carried out by CSIC-IMSE.</li>
                            <li>Leader of Task 2.2 of the WP2.</li>
                            <li>Developing and implementation of PQC algorithm in HW in order to secure IoT devices based on Secure Elements. </li>
                        </ul>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                    <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>

        <!-- 2 -->
        <div class="card">
            <div class="row">
                <div class="col-md-1 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                </div>
                <div class="col-md-11" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-date h6 bg-primary">Jun. 2024 - Sep. 2024</div>
                    <div class="card-body">

                        <div class="h5">Postdoctoral visiting researcher</div>
                        <p class="category">Tampere University (TAU)</p>
                        <ul>
                            <li>Hardware developing of ML-KEM.</li>
                            <li>Side-channel attacks evaluation of the ML-KEM implementation.</li>
                        </ul>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                    <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>

        <!-- 3 -->
        <div class="card">
            <div class="row">
                <div class="col-md-1 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                </div>
                <div class="col-md-11" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-date h6 bg-primary">Jun. 2023 - Sep. 2023</div>
                    <div class="card-body">

                        <div class="h5">PhD Visiting Researcher</div>
                        <p class="category">Tampere University (TAU)</p>
                        <ul>
                            <li>Hardware implementation of post-quantum algorithms.</li>
                            <li>Kyber768 implementations including countermeasures against side-channel attacks.</li>
                        </ul>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                    <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>

        <!-- 4 -->
        <div class="card">
            <div class="row">
                <div class="col-md-1 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                </div>
                <div class="col-md-11" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-date h6 bg-primary">Dec. 2021 - Jun. 2023</div>
                    <div class="card-body">

                        <div class="h5">FPU Grant</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <ul>
                            <li>Contract obtained in competitive concurrence at national level.</li>
                            <li>Design and implementation of a Root-of-Trust (RoT), including device identification solutions using analog PUFs and PQC algorithm acceleration based on digital modules, as well as other crypto modules. </li>
                        </ul>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                    <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>

        <!-- 5 -->
        <div class="card">
            <div class="row">
                <div class="col-md-1 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                </div>
                <div class="col-md-11" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-date h6 bg-primary">Sep. 2020 - Nov. 2021</div>
                    <div class="card-body">

                        <div class="h5">Technical Researcher</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <ul>
                            <li>Study of SRAMs as PUFs.</li>
                            <li>Simulation Analysis where the behavior of SRAMs as PUFs has been evaluated in thermal and aging variability. </li>
                            <li>Study of RTN as a stochastic variable in PMOS transistors in order to study its stability to allow the development of PUFs. Its stability with temperature has also been evaluated. </li>
                        </ul>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                    <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>

        <!-- 6 -->
        <div class="card">
            <div class="row">
                <div class="col-md-1 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                </div>
                <div class="col-md-11" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-date h6 bg-primary">Sep. 2019 - Jan. 2020</div>
                    <div class="card-body">

                        <div class="h5">JAE-Intro Intern</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <ul>
                            <li>Acceleration of PQC algorithms (NTRU) by means of HW/SW co-design techniques on ARM + FPGA-based SoCs of the Xilinx Zynq 7000 family (PYNQ-Z2). </li>
                            <li>Realization of dedicated HW modules (Verilog / VHDL) for the implementation of polynomial multiplication.</li>
                        </ul>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                    <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>

    </div>
</div>