* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 29 2020 02:25:15

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : DUT.uart_inst0.rx_countdown_3_cry_4_s1
T_15_9_wire_logic_cluster/lc_4/cout
T_15_9_wire_logic_cluster/lc_5/in_3

End 

Net : DUT_uart_inst0_rx_countdown_3_s1_5
T_15_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g0_5
T_16_9_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g0_5
T_14_10_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_15_8_sp4_v_t_42
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g3_5
T_14_9_wire_logic_cluster/lc_5/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g1_5
T_15_8_wire_logic_cluster/lc_3/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_5/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g0_5
T_15_10_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_5/out
T_15_8_sp4_v_t_42
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_0/in_0

T_15_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g3_5
T_14_9_wire_logic_cluster/lc_1/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g0_5
T_16_9_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_2
T_13_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_44
T_14_9_sp4_h_l_2
T_15_9_lc_trk_g2_2
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_44
T_14_9_sp4_h_l_2
T_17_5_sp4_v_t_39
T_16_8_lc_trk_g2_7
T_16_8_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_44
T_14_9_sp4_h_l_2
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_17_12_sp4_h_l_9
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_5/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_5/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_17_12_sp4_h_l_9
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_44
T_14_9_sp4_h_l_2
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_2
T_15_8_wire_logic_cluster/lc_6/out
T_14_8_sp4_h_l_4
T_13_8_sp4_v_t_47
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_2/in_3

T_15_8_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_44
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_0/in_1

T_15_8_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_44
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.P6_mux
T_16_9_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g3_6
T_15_8_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_120
T_13_4_wire_logic_cluster/lc_7/out
T_14_5_lc_trk_g3_7
T_14_5_wire_logic_cluster/lc_5/in_1

T_13_4_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_47
T_14_6_lc_trk_g0_7
T_14_6_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_3
T_13_4_wire_logic_cluster/lc_6/out
T_13_1_sp4_v_t_36
T_13_2_lc_trk_g3_4
T_13_2_wire_logic_cluster/lc_6/in_3

T_13_4_wire_logic_cluster/lc_6/out
T_13_1_sp4_v_t_36
T_13_2_lc_trk_g3_4
T_13_2_wire_logic_cluster/lc_0/in_3

T_13_4_wire_logic_cluster/lc_6/out
T_13_3_sp4_v_t_44
T_13_6_lc_trk_g1_4
T_13_6_wire_logic_cluster/lc_6/in_1

T_13_4_wire_logic_cluster/lc_6/out
T_14_4_lc_trk_g1_6
T_14_4_wire_logic_cluster/lc_6/in_3

T_13_4_wire_logic_cluster/lc_6/out
T_13_4_lc_trk_g0_6
T_13_4_input_2_6
T_13_4_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_160
T_14_4_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g2_4
T_13_4_wire_logic_cluster/lc_7/in_3

T_14_4_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g1_4
T_14_5_input_2_5
T_14_5_wire_logic_cluster/lc_5/in_2

T_14_4_wire_logic_cluster/lc_4/out
T_14_4_lc_trk_g0_4
T_14_4_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_159
T_13_2_wire_logic_cluster/lc_6/out
T_14_1_sp4_v_t_45
T_14_4_lc_trk_g0_5
T_14_4_wire_logic_cluster/lc_4/in_3

T_13_2_wire_logic_cluster/lc_6/out
T_14_1_sp4_v_t_45
T_14_4_lc_trk_g0_5
T_14_4_wire_logic_cluster/lc_7/in_0

T_13_2_wire_logic_cluster/lc_6/out
T_14_1_sp4_v_t_45
T_14_5_sp4_v_t_46
T_14_6_lc_trk_g2_6
T_14_6_wire_logic_cluster/lc_5/in_1

T_13_2_wire_logic_cluster/lc_6/out
T_14_1_sp4_v_t_45
T_13_5_lc_trk_g2_0
T_13_5_wire_logic_cluster/lc_7/in_3

T_13_2_wire_logic_cluster/lc_6/out
T_14_1_sp4_v_t_45
T_13_5_lc_trk_g2_0
T_13_5_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.N_21_0_cascade_
T_14_10_wire_logic_cluster/lc_2/ltout
T_14_10_wire_logic_cluster/lc_3/in_2

End 

Net : DUT_uart_inst0_rx_countdown_3_s1_4
T_15_9_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_40
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_40
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_40
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_10
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_1/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_1/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_3_s1
T_15_9_wire_logic_cluster/lc_3/cout
T_15_9_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.N_21_mux_0
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.N_218
T_14_5_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g2_5
T_14_5_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.N_13_0
T_14_10_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g0_0
T_15_10_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.recv_state_RNIL139CZ0Z_1
T_14_11_wire_logic_cluster/lc_3/out
T_14_8_sp4_v_t_46
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : DUT.uart_inst0.g0_0_0_a3_3
T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.g0_0_0_a3_4_cascade_
T_14_11_wire_logic_cluster/lc_2/ltout
T_14_11_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_3
T_16_8_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g0_1
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_16_8_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_1/in_0

T_16_8_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_41
T_14_11_sp4_h_l_4
T_13_11_sp4_v_t_41
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_6/in_1

T_16_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g3_4
T_15_8_wire_logic_cluster/lc_1/in_0

T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_7/in_1

T_16_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g2_4
T_15_8_wire_logic_cluster/lc_6/in_0

T_16_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g2_4
T_15_8_wire_logic_cluster/lc_4/in_0

T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_15_10_lc_trk_g3_0
T_15_10_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_5/in_1

T_16_8_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_9_lc_trk_g2_5
T_14_9_wire_logic_cluster/lc_2/in_3

T_16_8_wire_logic_cluster/lc_4/out
T_15_8_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_6/in_0

T_16_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g1_4
T_16_8_wire_logic_cluster/lc_4/in_3

End 

Net : DUT_uart_inst0_rx_countdown_3_s1_2
T_15_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_9
T_14_9_sp4_v_t_38
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g0_2
T_14_10_input_2_2
T_14_10_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_9
T_14_9_sp4_v_t_44
T_14_11_lc_trk_g3_1
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g1_2
T_15_8_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_9
T_14_9_sp4_v_t_44
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g3_2
T_16_10_input_2_7
T_16_10_wire_logic_cluster/lc_7/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_1_s1
T_15_9_wire_logic_cluster/lc_1/cout
T_15_9_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_2
T_13_2_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g2_4
T_13_2_wire_logic_cluster/lc_6/in_0

T_13_2_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g2_4
T_13_2_wire_logic_cluster/lc_0/in_0

T_13_2_wire_logic_cluster/lc_4/out
T_14_1_sp4_v_t_41
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_0/in_0

T_13_2_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g2_4
T_13_2_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_1
T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_6/in_1

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_0/in_1

T_13_2_wire_logic_cluster/lc_3/out
T_11_2_sp4_h_l_3
T_14_2_sp4_v_t_38
T_14_4_lc_trk_g2_3
T_14_4_wire_logic_cluster/lc_0/in_3

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_4/in_1

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g1_3
T_13_2_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_0
T_13_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g1_5
T_13_2_input_2_6
T_13_2_wire_logic_cluster/lc_6/in_2

T_13_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g1_5
T_13_2_input_2_0
T_13_2_wire_logic_cluster/lc_0/in_2

T_13_2_wire_logic_cluster/lc_5/out
T_14_1_sp4_v_t_43
T_14_4_lc_trk_g1_3
T_14_4_wire_logic_cluster/lc_1/in_3

T_13_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g1_5
T_13_2_wire_logic_cluster/lc_5/in_1

T_13_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g1_5
T_13_2_wire_logic_cluster/lc_3/in_1

T_13_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g2_5
T_13_2_wire_logic_cluster/lc_4/in_3

End 

Net : DUT_uart_inst0_rx_countdown_3_s1_3
T_15_9_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_38
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_5/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g2_3
T_14_9_input_2_5
T_14_9_wire_logic_cluster/lc_5/in_2

T_15_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_38
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g0_3
T_15_8_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g2_3
T_14_9_wire_logic_cluster/lc_0/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g2_3
T_14_9_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_3
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_2_s1
T_15_9_wire_logic_cluster/lc_2/cout
T_15_9_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.un1_tx_clk_divider_0
T_13_4_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g2_1
T_13_4_wire_logic_cluster/lc_7/in_0

T_13_4_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g2_1
T_13_4_wire_logic_cluster/lc_4/in_3

T_13_4_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_1/in_3

T_13_4_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_46
T_14_6_lc_trk_g0_3
T_14_6_wire_logic_cluster/lc_2/in_3

T_13_4_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_2/in_0

T_13_4_wire_logic_cluster/lc_1/out
T_13_1_sp4_v_t_42
T_13_2_lc_trk_g2_2
T_13_2_wire_logic_cluster/lc_1/in_3

T_13_4_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g2_1
T_13_4_wire_logic_cluster/lc_5/in_0

T_13_4_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_7/in_3

T_13_4_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g2_1
T_13_4_wire_logic_cluster/lc_3/in_0

T_13_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g0_1
T_14_4_wire_logic_cluster/lc_2/in_1

T_13_4_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_4
T_14_2_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g0_4
T_13_3_wire_logic_cluster/lc_0/in_0

T_14_2_wire_logic_cluster/lc_4/out
T_14_2_lc_trk_g3_4
T_14_2_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_9
T_13_3_wire_logic_cluster/lc_0/out
T_13_4_lc_trk_g1_0
T_13_4_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_12
T_14_3_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g3_4
T_13_3_wire_logic_cluster/lc_1/in_0

T_14_3_wire_logic_cluster/lc_4/out
T_14_3_lc_trk_g3_4
T_14_3_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_8
T_13_3_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g1_1
T_13_4_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_3
T_14_2_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g0_3
T_13_3_wire_logic_cluster/lc_0/in_1

T_14_2_wire_logic_cluster/lc_3/out
T_14_2_lc_trk_g1_3
T_14_2_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_2
T_14_2_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g0_2
T_13_3_input_2_0
T_13_3_wire_logic_cluster/lc_0/in_2

T_14_2_wire_logic_cluster/lc_2/out
T_14_2_lc_trk_g3_2
T_14_2_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_1
T_16_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g2_3
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_16_9_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g0_3
T_16_8_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_38
T_13_12_sp4_h_l_8
T_13_12_lc_trk_g0_5
T_13_12_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_38
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_38
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_14_9_lc_trk_g0_6
T_14_9_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g0_3
T_15_10_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_13
T_14_3_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g2_5
T_13_3_input_2_1
T_13_3_wire_logic_cluster/lc_1/in_2

T_14_3_wire_logic_cluster/lc_5/out
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_7
T_14_2_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g1_7
T_13_3_wire_logic_cluster/lc_1/in_1

T_14_2_wire_logic_cluster/lc_7/out
T_14_2_lc_trk_g3_7
T_14_2_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.m5_1
T_14_10_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g2_1
T_14_10_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.N_6
T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g2_4
T_14_10_wire_logic_cluster/lc_3/in_3

End 

Net : DUT_uart_inst0_recv_state_2
T_14_9_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_1/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g2_3
T_15_10_wire_logic_cluster/lc_0/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_4/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_12_12_sp4_h_l_2
T_14_12_lc_trk_g2_7
T_14_12_input_2_7
T_14_12_wire_logic_cluster/lc_7/in_2

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_0/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_4/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_3/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_2/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_7/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_4/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g3_3
T_14_9_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_0
T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_1/in_1

T_14_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_45
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_45
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_45
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_1
T_15_10_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g2_7
T_14_10_input_2_1
T_14_10_wire_logic_cluster/lc_1/in_2

T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_0/in_0

T_15_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_46
T_15_12_lc_trk_g0_6
T_15_12_input_2_4
T_15_12_wire_logic_cluster/lc_4/in_2

T_15_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_46
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g2_7
T_14_10_wire_logic_cluster/lc_5/in_0

T_15_10_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g2_7
T_14_10_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_46
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_0/in_1

T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_5
T_14_2_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g0_5
T_13_3_wire_logic_cluster/lc_0/in_3

T_14_2_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g3_5
T_14_2_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_10
T_14_3_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g2_2
T_13_3_wire_logic_cluster/lc_2/in_0

T_14_3_wire_logic_cluster/lc_2/out
T_14_3_lc_trk_g1_2
T_14_3_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_7
T_13_3_wire_logic_cluster/lc_2/out
T_13_4_lc_trk_g0_2
T_13_4_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_0
T_15_9_wire_logic_cluster/lc_6/out
T_14_9_sp12_h_l_0
T_13_0_span12_vert_16
T_13_4_lc_trk_g2_3
T_13_4_wire_logic_cluster/lc_0/in_3

T_15_9_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_36
T_15_2_sp4_v_t_44
T_15_0_span4_vert_20
T_14_2_lc_trk_g2_1
T_14_2_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_6_cascade_
T_13_4_wire_logic_cluster/lc_0/ltout
T_13_4_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_11
T_14_3_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g3_3
T_13_3_input_2_2
T_13_3_wire_logic_cluster/lc_2/in_2

T_14_3_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g1_3
T_14_3_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_9
T_14_3_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g2_1
T_13_3_wire_logic_cluster/lc_2/in_1

T_14_3_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g3_1
T_14_3_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_6
T_14_2_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g0_6
T_13_3_wire_logic_cluster/lc_1/in_3

T_14_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g1_6
T_14_2_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_154
T_14_4_wire_logic_cluster/lc_5/out
T_13_4_lc_trk_g3_5
T_13_4_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_countdown_7_sm0_0
T_13_4_wire_logic_cluster/lc_5/out
T_13_3_sp4_v_t_42
T_13_6_lc_trk_g1_2
T_13_6_wire_logic_cluster/lc_7/in_0

T_13_4_wire_logic_cluster/lc_5/out
T_13_3_sp4_v_t_42
T_13_6_lc_trk_g1_2
T_13_6_wire_logic_cluster/lc_0/in_3

T_13_4_wire_logic_cluster/lc_5/out
T_13_3_sp4_v_t_42
T_13_6_lc_trk_g1_2
T_13_6_wire_logic_cluster/lc_2/in_3

T_13_4_wire_logic_cluster/lc_5/out
T_14_3_sp4_v_t_43
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_1/in_3

T_13_4_wire_logic_cluster/lc_5/out
T_14_3_sp4_v_t_43
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_7/in_3

T_13_4_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g1_5
T_13_3_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_160_cascade_
T_14_4_wire_logic_cluster/lc_4/ltout
T_14_4_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_22_i
T_14_4_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g1_3
T_15_4_wire_logic_cluster/lc_1/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_3/cen

End 

Net : DUT.uart_inst0.N_152
T_13_4_wire_logic_cluster/lc_4/out
T_14_4_lc_trk_g1_4
T_14_4_wire_logic_cluster/lc_3/in_0

T_13_4_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g1_4
T_13_4_wire_logic_cluster/lc_6/in_3

End 

Net : DUT_uart_inst0_rx_countdown_3_s1_1
T_15_9_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_47
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g1_1
T_16_9_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g1_1
T_15_8_wire_logic_cluster/lc_1/in_3

T_15_9_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g1_1
T_15_8_input_2_2
T_15_8_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_47
T_12_11_sp4_h_l_10
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_47
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_7/in_3

T_15_9_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g1_1
T_15_10_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_47
T_12_11_sp4_h_l_10
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_0/in_3

T_15_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_1/in_0

T_15_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_7
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g1_1
T_16_9_input_2_2
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0_s1
T_15_9_wire_logic_cluster/lc_0/cout
T_15_9_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.G_8_i_a3_1
T_16_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.recv_state_srsts_1_5
T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g2_5
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_8
T_14_3_wire_logic_cluster/lc_0/out
T_13_3_lc_trk_g3_0
T_13_3_wire_logic_cluster/lc_2/in_3

T_14_3_wire_logic_cluster/lc_0/out
T_14_3_lc_trk_g3_0
T_14_3_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_0
T_15_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_2
T_13_8_sp4_v_t_45
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_4/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_43
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_0/in_0

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_0/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_15_10_lc_trk_g0_2
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_15_11_lc_trk_g1_7
T_15_11_wire_logic_cluster/lc_5/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g0_5
T_15_8_wire_logic_cluster/lc_4/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_3/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g0_5
T_14_9_wire_logic_cluster/lc_6/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_2
T_13_8_sp4_v_t_45
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_1/in_0

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_4/in_0

T_15_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_43
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_1/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_15_11_sp4_v_t_42
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_6/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g0_5
T_14_9_wire_logic_cluster/lc_2/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_2/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_43
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_7/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_42
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_1/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_3/in_0

T_15_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_5/in_0

T_15_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_4/in_1

T_15_8_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g2_5
T_16_9_input_2_7
T_16_9_wire_logic_cluster/lc_7/in_2

T_15_8_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g0_5
T_15_7_wire_logic_cluster/lc_6/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_11
T_14_7_wire_logic_cluster/lc_7/out
T_14_7_lc_trk_g2_7
T_14_7_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g1_7
T_13_8_wire_logic_cluster/lc_3/in_1

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_11
T_14_7_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_38
T_15_8_lc_trk_g1_6
T_15_8_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.N_67
T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa
T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_15_8_wire_logic_cluster/lc_4/out
T_14_8_sp4_h_l_0
T_17_4_sp4_v_t_43
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.m6_2
T_16_8_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g2_0
T_15_8_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.G_30_1
T_15_8_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g0_1
T_15_8_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_10
T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_2/in_1

T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_12
T_14_8_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g0_5
T_14_7_input_2_5
T_14_7_wire_logic_cluster/lc_5/in_2

T_14_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g2_5
T_13_8_wire_logic_cluster/lc_4/in_1

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g1_5
T_14_8_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_18
T_13_12_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_39
T_14_10_lc_trk_g3_7
T_14_10_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_4
T_16_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_7
T_13_8_sp4_v_t_42
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_7/in_0

T_16_8_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_input_2_4
T_15_9_wire_logic_cluster/lc_4/in_2

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_16_11_sp4_v_t_42
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_5/in_0

T_16_8_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_43
T_16_9_lc_trk_g1_6
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_16_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_7
T_13_8_sp4_v_t_42
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_5/in_0

T_16_8_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g2_5
T_15_8_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_16_11_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_16_11_sp4_v_t_42
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_16_11_sp4_v_t_42
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_7/in_0

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_16_11_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_input_2_5
T_16_12_wire_logic_cluster/lc_5/in_2

T_16_8_wire_logic_cluster/lc_5/out
T_15_8_sp4_h_l_2
T_14_8_sp4_v_t_39
T_14_9_lc_trk_g2_7
T_14_9_wire_logic_cluster/lc_7/in_0

T_16_8_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_42
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g2_5
T_16_8_input_2_5
T_16_8_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_countdown_RNO_1Z0Z_3_cascade_
T_14_6_wire_logic_cluster/lc_0/ltout
T_14_6_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_18_mux_0
T_14_10_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.N_152_cascade_
T_13_4_wire_logic_cluster/lc_4/ltout
T_13_4_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_12
T_14_7_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g3_0
T_15_8_input_2_5
T_15_8_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_17
T_13_9_wire_logic_cluster/lc_1/out
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

T_13_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g0_1
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_13
T_15_7_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g0_2
T_15_8_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_3
T_15_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_1/in_0

T_15_7_wire_logic_cluster/lc_6/out
T_14_7_sp4_h_l_4
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_9_cascade_
T_15_7_wire_logic_cluster/lc_1/ltout
T_15_7_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ1Z_3
T_14_8_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g2_7
T_15_9_input_2_3
T_15_9_wire_logic_cluster/lc_3/in_2

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_13_8_sp4_v_t_38
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_7/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_13_8_sp4_v_t_38
T_14_12_sp4_h_l_9
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_5/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_17_8_sp4_v_t_45
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_1/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_13_8_sp4_v_t_38
T_14_12_sp4_h_l_9
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_7/in_0

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_13_8_sp4_v_t_38
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_5/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_13_8_sp4_v_t_38
T_14_12_sp4_h_l_9
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g0_7
T_15_8_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_13_8_sp4_v_t_38
T_14_12_sp4_h_l_9
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_7/in_3

T_14_8_wire_logic_cluster/lc_7/out
T_14_8_sp4_h_l_3
T_17_8_sp4_v_t_45
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_5/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_15_6_sp4_v_t_42
T_15_10_sp4_v_t_38
T_15_11_lc_trk_g3_6
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

T_14_8_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_7/in_1

T_14_8_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_2
T_15_7_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g1_5
T_15_7_wire_logic_cluster/lc_1/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_2
T_13_7_lc_trk_g1_2
T_13_7_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g1_5
T_15_7_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_99
T_14_4_wire_logic_cluster/lc_7/out
T_13_4_lc_trk_g3_7
T_13_4_wire_logic_cluster/lc_5/in_1

T_14_4_wire_logic_cluster/lc_7/out
T_13_5_lc_trk_g0_7
T_13_5_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_5
T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g0_1
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_16_9_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g3_7
T_15_9_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g1_7
T_16_8_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_15_12_lc_trk_g2_3
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

T_16_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_13_12_sp4_h_l_4
T_13_12_lc_trk_g0_1
T_13_12_input_2_5
T_13_12_wire_logic_cluster/lc_5/in_2

T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_0/in_1

T_16_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_4
T_15_7_wire_logic_cluster/lc_7/out
T_15_7_lc_trk_g2_7
T_15_7_input_2_1
T_15_7_wire_logic_cluster/lc_1/in_2

T_15_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_6
T_13_7_lc_trk_g1_6
T_13_7_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_7/out
T_15_7_lc_trk_g2_7
T_15_7_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_9
T_14_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g2_6
T_14_7_wire_logic_cluster/lc_5/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g0_6
T_13_8_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g2_6
T_14_7_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.N_20
T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_lc_trk_g0_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_17_5_sp4_v_t_37
T_14_9_sp4_h_l_5
T_15_9_lc_trk_g3_5
T_15_9_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_42
T_14_0_span4_vert_23
T_14_2_sp4_v_t_36
T_14_3_lc_trk_g2_4
T_14_3_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.rx_clk_dividerZ1Z_1
T_15_7_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_0
T_13_7_lc_trk_g0_0
T_13_7_wire_logic_cluster/lc_1/in_1

T_15_7_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.G_19_0_a5_4
T_16_11_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g1_0
T_16_10_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_countdown_RNO_0Z0Z_1
T_14_5_wire_logic_cluster/lc_2/out
T_14_4_sp4_v_t_36
T_14_0_span4_vert_36
T_13_3_lc_trk_g2_4
T_13_3_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.N_164_cascade_
T_14_6_wire_logic_cluster/lc_2/ltout
T_14_6_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_countdown_RNO_0Z0Z_3
T_14_6_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g3_3
T_14_6_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.N_6_0_cascade_
T_13_2_wire_logic_cluster/lc_1/ltout
T_13_2_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_15
T_14_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g1_3
T_14_7_wire_logic_cluster/lc_0/in_0

T_14_7_wire_logic_cluster/lc_3/out
T_13_8_lc_trk_g1_3
T_13_8_wire_logic_cluster/lc_7/in_1

T_14_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g1_3
T_14_7_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_7
T_14_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g3_1
T_14_8_wire_logic_cluster/lc_0/in_0

T_14_8_wire_logic_cluster/lc_1/out
T_13_7_lc_trk_g3_1
T_13_7_wire_logic_cluster/lc_7/in_1

T_14_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g0_1
T_14_8_input_2_1
T_14_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_10
T_14_8_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g0_0
T_15_8_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.N_22
T_13_2_wire_logic_cluster/lc_2/out
T_13_2_lc_trk_g0_2
T_13_2_input_2_4
T_13_2_wire_logic_cluster/lc_4/in_2

T_13_2_wire_logic_cluster/lc_2/out
T_13_2_lc_trk_g0_2
T_13_2_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_218_cascade_
T_14_5_wire_logic_cluster/lc_5/ltout
T_14_5_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_1
T_14_2_wire_logic_cluster/lc_1/out
T_14_0_span4_vert_47
T_13_4_lc_trk_g2_2
T_13_4_wire_logic_cluster/lc_0/in_0

T_14_2_wire_logic_cluster/lc_1/out
T_14_2_lc_trk_g3_1
T_14_2_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_14
T_14_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g3_2
T_14_7_wire_logic_cluster/lc_0/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_6/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g0_2
T_14_7_input_2_2
T_14_7_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_8
T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g0_4
T_14_8_input_2_0
T_14_8_wire_logic_cluster/lc_0/in_2

T_14_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g0_4
T_14_8_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_6
T_14_8_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g0_3
T_14_8_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g2_3
T_13_7_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_5
T_13_6_wire_logic_cluster/lc_7/out
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_4/in_0

T_13_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g2_7
T_13_6_wire_logic_cluster/lc_3/in_0

T_13_6_wire_logic_cluster/lc_7/out
T_13_3_sp4_v_t_38
T_13_0_span4_vert_27
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_3/in_1

T_13_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g2_7
T_13_6_wire_logic_cluster/lc_5/in_0

T_13_6_wire_logic_cluster/lc_7/out
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_6/in_0

T_13_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g1_7
T_13_6_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_a0_2_0
T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_14_4_lc_trk_g3_0
T_14_4_wire_logic_cluster/lc_5/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_13_4_lc_trk_g0_3
T_13_4_input_2_7
T_13_4_wire_logic_cluster/lc_7/in_2

T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_13_4_lc_trk_g0_3
T_13_4_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_14_4_lc_trk_g3_0
T_14_4_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_3
T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_input_2_4
T_14_6_wire_logic_cluster/lc_4/in_2

T_14_6_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g2_1
T_13_6_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g2_1
T_13_6_input_2_5
T_13_6_wire_logic_cluster/lc_5/in_2

T_14_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_39
T_13_3_lc_trk_g2_7
T_13_3_wire_logic_cluster/lc_4/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_input_2_6
T_14_6_wire_logic_cluster/lc_6/in_2

T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_1/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_3/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g2_1
T_13_6_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.N_84
T_14_6_wire_logic_cluster/lc_7/out
T_14_6_lc_trk_g2_7
T_14_6_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g3_7
T_13_6_wire_logic_cluster/lc_3/in_3

T_14_6_wire_logic_cluster/lc_7/out
T_13_5_lc_trk_g3_7
T_13_5_wire_logic_cluster/lc_3/in_3

T_14_6_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_38
T_14_0_span4_vert_35
T_13_3_lc_trk_g2_3
T_13_3_input_2_3
T_13_3_wire_logic_cluster/lc_3/in_2

T_14_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g3_7
T_13_6_wire_logic_cluster/lc_5/in_1

T_14_6_wire_logic_cluster/lc_7/out
T_14_5_lc_trk_g0_7
T_14_5_input_2_7
T_14_5_wire_logic_cluster/lc_7/in_2

T_14_6_wire_logic_cluster/lc_7/out
T_14_6_lc_trk_g2_7
T_14_6_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_0_2
T_15_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g1_6
T_16_10_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g2_6
T_15_10_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_13_9_0_
T_13_9_wire_logic_cluster/carry_in_mux/cout
T_13_9_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_1
T_15_7_wire_logic_cluster/lc_3/out
T_13_7_sp4_h_l_3
T_13_7_lc_trk_g0_6
T_13_7_input_2_0
T_13_7_wire_logic_cluster/lc_0/in_2

T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_15_THRU_CO
T_13_9_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g3_0
T_14_8_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.tx_countdown_RNO_0Z0Z_4_cascade_
T_13_6_wire_logic_cluster/lc_1/ltout
T_13_6_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_164
T_14_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g2_2
T_13_6_wire_logic_cluster/lc_1/in_3

T_14_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g2_2
T_13_6_wire_logic_cluster/lc_0/in_0

T_14_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g2_2
T_13_6_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_16
T_14_8_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g3_6
T_15_7_wire_logic_cluster/lc_2/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_4
T_14_8_lc_trk_g2_4
T_14_8_input_2_6
T_14_8_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_5
T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g3_2
T_14_8_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g2_2
T_13_7_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_13
T_14_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g2_1
T_14_7_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g1_1
T_14_7_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_4
T_13_6_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g1_2
T_14_6_wire_logic_cluster/lc_4/in_3

T_13_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g0_2
T_13_6_wire_logic_cluster/lc_3/in_1

T_13_6_wire_logic_cluster/lc_2/out
T_13_2_sp4_v_t_41
T_13_3_lc_trk_g3_1
T_13_3_wire_logic_cluster/lc_4/in_0

T_13_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g0_2
T_13_6_wire_logic_cluster/lc_5/in_3

T_13_6_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g1_2
T_14_6_wire_logic_cluster/lc_6/in_3

T_13_6_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g1_2
T_13_5_input_2_1
T_13_5_wire_logic_cluster/lc_1/in_2

T_13_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g0_2
T_13_6_wire_logic_cluster/lc_1/in_1

T_13_6_wire_logic_cluster/lc_2/out
T_13_6_lc_trk_g0_2
T_13_6_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_1
T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_0/in_0

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_3/in_1

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_13_6_lc_trk_g1_6
T_13_6_wire_logic_cluster/lc_4/in_3

T_13_3_wire_logic_cluster/lc_5/out
T_12_3_sp4_h_l_2
T_13_3_lc_trk_g3_2
T_13_3_wire_logic_cluster/lc_3/in_0

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_13_6_lc_trk_g1_6
T_13_6_wire_logic_cluster/lc_6/in_3

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_2/in_3

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_7/in_0

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_1/in_3

T_13_3_wire_logic_cluster/lc_5/out
T_12_3_sp4_h_l_2
T_13_3_lc_trk_g3_2
T_13_3_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_countdown_0_ac0_1
T_13_5_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g2_0
T_14_4_wire_logic_cluster/lc_5/in_3

T_13_5_wire_logic_cluster/lc_0/out
T_13_4_lc_trk_g0_0
T_13_4_wire_logic_cluster/lc_7/in_1

T_13_5_wire_logic_cluster/lc_0/out
T_13_4_lc_trk_g0_0
T_13_4_wire_logic_cluster/lc_2/in_0

T_13_5_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g2_0
T_14_4_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.N_13_cascade_
T_15_10_wire_logic_cluster/lc_4/ltout
T_15_10_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_7
T_15_11_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_19_mux
T_15_10_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.m6_1
T_15_10_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_2
T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

T_15_10_wire_logic_cluster/lc_5/out
T_15_3_sp12_v_t_22
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_5/out
T_15_3_sp12_v_t_22
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_3/in_1

T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_1/in_1

T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_3/in_1

T_15_10_wire_logic_cluster/lc_5/out
T_15_3_sp12_v_t_22
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.g1_i_a4_0_5_cascade_
T_14_11_wire_logic_cluster/lc_0/ltout
T_14_11_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.g1_i_a4_0_4
T_14_9_wire_logic_cluster/lc_5/out
T_14_8_sp4_v_t_42
T_14_11_lc_trk_g0_2
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.N_6_cascade_
T_14_10_wire_logic_cluster/lc_4/ltout
T_14_10_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_100
T_13_6_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_45
T_13_4_lc_trk_g3_0
T_13_4_wire_logic_cluster/lc_4/in_1

T_13_6_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_45
T_13_0_span4_vert_21
T_13_2_lc_trk_g1_0
T_13_2_wire_logic_cluster/lc_1/in_0

T_13_6_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_45
T_13_4_lc_trk_g3_0
T_13_4_wire_logic_cluster/lc_2/in_3

T_13_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g0_4
T_14_6_wire_logic_cluster/lc_5/in_3

T_13_6_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g3_4
T_14_5_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_0_3_0_cascade_
T_13_6_wire_logic_cluster/lc_3/ltout
T_13_6_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_113
T_13_5_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g3_2
T_14_6_input_2_7
T_14_6_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_countdown_30_5
T_14_6_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g3_6
T_13_5_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g3_6
T_13_6_input_2_7
T_13_6_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_countdown_0_c3
T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_6/in_1

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_3/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_13_6_lc_trk_g0_3
T_13_6_input_2_1
T_13_6_wire_logic_cluster/lc_1/in_2

End 

Net : P18_mux_cascade_
T_15_8_wire_logic_cluster/lc_3/ltout
T_15_8_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_0
T_13_6_wire_logic_cluster/lc_0/out
T_13_6_lc_trk_g1_0
T_13_6_input_2_3
T_13_6_wire_logic_cluster/lc_3/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_5_lc_trk_g1_0
T_13_5_wire_logic_cluster/lc_0/in_3

T_13_6_wire_logic_cluster/lc_0/out
T_13_5_lc_trk_g1_0
T_13_5_wire_logic_cluster/lc_3/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_2_sp4_v_t_37
T_13_3_lc_trk_g3_5
T_13_3_wire_logic_cluster/lc_3/in_3

T_13_6_wire_logic_cluster/lc_0/out
T_13_6_lc_trk_g0_0
T_13_6_wire_logic_cluster/lc_6/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g2_0
T_14_5_input_2_2
T_14_5_wire_logic_cluster/lc_2/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_5_lc_trk_g1_0
T_13_5_wire_logic_cluster/lc_1/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g2_0
T_14_5_wire_logic_cluster/lc_7/in_1

T_13_6_wire_logic_cluster/lc_0/out
T_13_6_lc_trk_g1_0
T_13_6_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_countdown_7_m1_0_a3_0_2
T_14_5_wire_logic_cluster/lc_7/out
T_15_4_sp4_v_t_47
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_66
T_14_9_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g0_6
T_14_8_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.N_5
T_13_4_wire_logic_cluster/lc_3/out
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.m13_3
T_14_11_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.P19_mux_cascade_
T_14_12_wire_logic_cluster/lc_5/ltout
T_14_12_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_20_mux_cascade_
T_16_11_wire_logic_cluster/lc_6/ltout
T_16_11_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.m10_e_2
T_16_10_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.recv_state_srsts_1_5_cascade_
T_15_11_wire_logic_cluster/lc_5/ltout
T_15_11_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_19
T_15_12_wire_logic_cluster/lc_5/out
T_15_8_sp4_v_t_47
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14
T_13_8_wire_logic_cluster/lc_6/cout
T_13_8_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.m4_e_3
T_14_9_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g3_7
T_14_9_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.m9_1_cascade_
T_14_9_wire_logic_cluster/lc_2/ltout
T_14_9_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.m4_e_0
T_13_12_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_46
T_14_9_sp4_h_l_11
T_14_9_lc_trk_g1_6
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14_THRU_CO
T_13_8_wire_logic_cluster/lc_7/out
T_14_7_lc_trk_g3_7
T_14_7_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_state_0_sqmuxa_i_i_a3_c_cascade_
T_14_4_wire_logic_cluster/lc_2/ltout
T_14_4_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.m10_e_3
T_16_10_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.tx_state_0
T_14_5_wire_logic_cluster/lc_4/out
T_14_3_sp4_v_t_37
T_14_4_lc_trk_g2_5
T_14_4_wire_logic_cluster/lc_4/in_1

T_14_5_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g3_4
T_15_6_wire_logic_cluster/lc_0/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_14_3_sp4_v_t_37
T_14_4_lc_trk_g2_5
T_14_4_input_2_7
T_14_4_wire_logic_cluster/lc_7/in_2

T_14_5_wire_logic_cluster/lc_4/out
T_14_3_sp4_v_t_37
T_14_0_span4_vert_27
T_14_1_lc_trk_g2_3
T_14_1_wire_logic_cluster/lc_6/in_1

T_14_5_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_40
T_11_4_sp4_h_l_5
T_13_4_lc_trk_g2_0
T_13_4_wire_logic_cluster/lc_4/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g3_4
T_15_6_wire_logic_cluster/lc_4/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_40
T_14_0_span4_vert_40
T_13_2_lc_trk_g0_5
T_13_2_input_2_1
T_13_2_wire_logic_cluster/lc_1/in_2

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_1/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_40
T_11_4_sp4_h_l_5
T_13_4_lc_trk_g2_0
T_13_4_wire_logic_cluster/lc_3/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g1_4
T_14_6_wire_logic_cluster/lc_2/in_1

T_14_5_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g1_4
T_14_6_wire_logic_cluster/lc_5/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_13_5_lc_trk_g3_4
T_13_5_input_2_7
T_13_5_wire_logic_cluster/lc_7/in_2

T_14_5_wire_logic_cluster/lc_4/out
T_14_3_sp4_v_t_37
T_14_4_lc_trk_g3_5
T_14_4_input_2_2
T_14_4_wire_logic_cluster/lc_2/in_2

T_14_5_wire_logic_cluster/lc_4/out
T_13_5_lc_trk_g2_4
T_13_5_wire_logic_cluster/lc_2/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_13_5_lc_trk_g2_4
T_13_5_input_2_4
T_13_5_wire_logic_cluster/lc_4/in_2

T_14_5_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g0_4
T_14_5_wire_logic_cluster/lc_4/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_0/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_2/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_4/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_6/in_0

T_14_5_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g3_4
T_15_6_wire_logic_cluster/lc_6/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_13_5_lc_trk_g3_4
T_13_5_wire_logic_cluster/lc_6/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_3/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_5/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_7/in_3

T_14_5_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g2_4
T_15_4_wire_logic_cluster/lc_3/in_3

End 

Net : top_pll_inst.m12_1_1_cascade_
T_15_8_wire_logic_cluster/lc_2/ltout
T_15_8_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.recv_stateZ0Z_1
T_14_11_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g0_1
T_14_10_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_7/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g0_1
T_14_10_wire_logic_cluster/lc_7/in_0

T_14_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_2/in_0

T_14_11_wire_logic_cluster/lc_1/out
T_14_7_sp4_v_t_39
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_4/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_1/in_0

T_14_11_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g0_1
T_14_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_159_0
T_13_2_wire_logic_cluster/lc_0/out
T_14_1_lc_trk_g3_0
T_14_1_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.N_4
T_14_1_wire_logic_cluster/lc_6/out
T_13_2_lc_trk_g1_6
T_13_2_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13_THRU_CO
T_13_8_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g3_6
T_14_7_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13
T_13_8_wire_logic_cluster/lc_5/cout
T_13_8_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.g2_3_cascade_
T_13_3_wire_logic_cluster/lc_3/ltout
T_13_3_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.g2
T_13_3_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g0_4
T_13_2_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_1_2_cascade_
T_13_12_wire_logic_cluster/lc_1/ltout
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_18_mux_1
T_16_12_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.m6_e_2
T_15_9_wire_logic_cluster/lc_0/out
T_16_7_sp4_v_t_44
T_16_11_sp4_v_t_37
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.g1_i_a4_1_5
T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_14_11_sp4_h_l_9
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.g1_i_a4_1_3
T_16_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g3_1
T_16_9_input_2_0
T_16_9_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_0_cascade_
T_15_8_wire_logic_cluster/lc_5/ltout
T_15_8_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11_THRU_CO
T_13_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g1_4
T_14_8_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11
T_13_8_wire_logic_cluster/lc_3/cout
T_13_8_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.G_19_0_a5_2
T_16_12_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_43
T_16_11_lc_trk_g3_3
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.N_21_mux_cascade_
T_15_10_wire_logic_cluster/lc_3/ltout
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_21_cascade_
T_15_10_wire_logic_cluster/lc_2/ltout
T_15_10_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_2
T_13_10_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_41
T_14_6_sp4_h_l_4
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_41
T_14_6_sp4_h_l_4
T_15_6_lc_trk_g2_4
T_15_6_wire_logic_cluster/lc_5/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_awe0
T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_16_3_sp4_v_t_39
T_16_0_span4_vert_26
T_16_3_lc_trk_g0_2
T_16_3_wire_logic_cluster/lc_4/cen

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_16_3_sp4_v_t_39
T_16_0_span4_vert_26
T_16_3_lc_trk_g0_2
T_16_3_wire_logic_cluster/lc_4/cen

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_17_7_lc_trk_g0_4
T_17_7_wire_logic_cluster/lc_1/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_16_3_sp4_v_t_39
T_16_5_lc_trk_g2_2
T_16_5_wire_logic_cluster/lc_0/cen

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_16_3_sp4_v_t_39
T_16_5_lc_trk_g2_2
T_16_5_wire_logic_cluster/lc_0/cen

T_16_11_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_40
T_14_7_sp4_h_l_11
T_17_3_sp4_v_t_46
T_17_5_lc_trk_g3_3
T_17_5_wire_logic_cluster/lc_2/cen

T_16_11_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_40
T_14_7_sp4_h_l_11
T_17_3_sp4_v_t_46
T_17_5_lc_trk_g3_3
T_17_5_wire_logic_cluster/lc_2/cen

T_16_11_wire_logic_cluster/lc_2/out
T_16_1_sp12_v_t_23
T_16_4_lc_trk_g3_3
T_16_4_wire_logic_cluster/lc_1/cen

T_16_11_wire_logic_cluster/lc_2/out
T_16_1_sp12_v_t_23
T_16_4_lc_trk_g3_3
T_16_4_wire_logic_cluster/lc_1/cen

End 

Net : DUT.fifo_tx_inst.N_104
T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp12_h_l_0
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp12_h_l_0
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_1/in_1

T_13_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_4/in_3

T_13_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe2
T_17_11_wire_logic_cluster/lc_7/out
T_17_6_sp12_v_t_22
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

End 

Net : rTxWriteZ0
T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_6/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12
T_13_8_wire_logic_cluster/lc_4/cout
T_13_8_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12_THRU_CO
T_13_8_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g3_5
T_14_7_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.N_163
T_14_6_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.N_4_0
T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g0_3
T_18_12_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.wRcvd
T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_18_12_sp4_h_l_1
T_17_12_lc_trk_g0_1
T_17_12_input_2_3
T_17_12_wire_logic_cluster/lc_3/in_2

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_1
T_18_12_sp4_h_l_1
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_40
T_15_6_sp4_v_t_40
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNIPTFQ1Z0Z_1
T_17_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g0_5
T_18_12_input_2_1
T_18_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_1
T_18_12_wire_logic_cluster/lc_1/cout
T_18_12_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0_c_RNO_0
T_17_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.recv_state_RNO_4Z0Z_2
T_15_12_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_40
T_15_7_sp4_v_t_36
T_14_9_lc_trk_g1_1
T_14_9_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.N_11_mux
T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.G_19_0_a5_0_4_cascade_
T_16_10_wire_logic_cluster/lc_1/ltout
T_16_10_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_22_cascade_
T_13_2_wire_logic_cluster/lc_2/ltout
T_13_2_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_15_mux
T_15_12_wire_logic_cluster/lc_3/out
T_15_12_sp4_h_l_11
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_6/in_3

T_15_12_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g2_3
T_16_11_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.recv_stateZ0Z_0
T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_5/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_1/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_7/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_1/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_45
T_14_7_sp4_h_l_8
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_input_2_3
T_14_8_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_input_2_5
T_14_8_wire_logic_cluster/lc_5/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_36
T_13_9_sp4_h_l_1
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_7_lc_trk_g3_4
T_14_7_input_2_1
T_14_7_wire_logic_cluster/lc_1/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_6/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_9
T_15_6_sp4_v_t_44
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_6/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_45
T_14_7_sp4_h_l_8
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_5/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_15_7_lc_trk_g3_1
T_15_7_input_2_4
T_15_7_wire_logic_cluster/lc_4/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_2_0_2_cascade_
T_15_10_wire_logic_cluster/lc_6/ltout
T_15_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.g1_0
T_16_11_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_45
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_4/out
T_15_11_sp4_h_l_0
T_14_11_lc_trk_g0_0
T_14_11_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.m3_e_1_cascade_
T_15_12_wire_logic_cluster/lc_2/ltout
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10
T_13_8_wire_logic_cluster/lc_2/cout
T_13_8_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10_THRU_CO
T_13_8_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g2_3
T_14_7_input_2_7
T_14_7_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.m13_2_cascade_
T_14_12_wire_logic_cluster/lc_4/ltout
T_14_12_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0
T_18_12_wire_logic_cluster/lc_0/cout
T_18_12_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.N_10_mux_cascade_
T_16_9_wire_logic_cluster/lc_5/ltout
T_16_9_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.g0_0_0_a3_0_4
T_13_12_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g3_6
T_14_11_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.g0_0_0_a3_0_3_cascade_
T_13_12_wire_logic_cluster/lc_5/ltout
T_13_12_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.m7_e_3_cascade_
T_14_9_wire_logic_cluster/lc_1/ltout
T_14_9_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.m7_e_1_cascade_
T_14_9_wire_logic_cluster/lc_0/ltout
T_14_9_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_out_6_iv_0_1_cascade_
T_13_5_wire_logic_cluster/lc_5/ltout
T_13_5_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_109
T_13_4_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g0_2
T_13_5_wire_logic_cluster/lc_5/in_3

T_13_4_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g0_2
T_13_5_wire_logic_cluster/lc_6/in_0

T_13_4_wire_logic_cluster/lc_2/out
T_14_5_lc_trk_g3_2
T_14_5_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.m3_0
T_13_6_wire_logic_cluster/lc_6/out
T_13_3_sp4_v_t_36
T_13_4_lc_trk_g3_4
T_13_4_input_2_3
T_13_4_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.m25_e_3_cascade_
T_13_6_wire_logic_cluster/lc_5/ltout
T_13_6_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9
T_13_8_wire_logic_cluster/lc_1/cout
T_13_8_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9_THRU_CO
T_13_8_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g2_2
T_14_7_input_2_4
T_14_7_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_0_cascade_
T_13_4_wire_logic_cluster/lc_1/ltout
T_13_4_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.tx_state_1
T_14_5_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g2_6
T_15_6_wire_logic_cluster/lc_0/in_0

T_14_5_wire_logic_cluster/lc_6/out
T_14_4_lc_trk_g0_6
T_14_4_wire_logic_cluster/lc_7/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_14_4_lc_trk_g0_6
T_14_4_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g2_6
T_15_6_wire_logic_cluster/lc_4/in_0

T_14_5_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g0_6
T_15_5_wire_logic_cluster/lc_1/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_41
T_14_0_span4_vert_31
T_13_2_lc_trk_g3_2
T_13_2_wire_logic_cluster/lc_2/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g0_6
T_14_6_input_2_2
T_14_6_wire_logic_cluster/lc_2/in_2

T_14_5_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g1_6
T_14_6_input_2_5
T_14_6_wire_logic_cluster/lc_5/in_2

T_14_5_wire_logic_cluster/lc_6/out
T_14_4_lc_trk_g0_6
T_14_4_input_2_0
T_14_4_wire_logic_cluster/lc_0/in_2

T_14_5_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_41
T_13_5_lc_trk_g1_4
T_13_5_wire_logic_cluster/lc_4/in_3

T_14_5_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g2_6
T_15_6_wire_logic_cluster/lc_6/in_0

T_14_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g1_6
T_14_5_wire_logic_cluster/lc_6/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g2_6
T_14_5_input_2_4
T_14_5_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_102
T_15_6_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_1/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_3/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.rTransmitZ0
T_15_6_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g3_6
T_15_6_wire_logic_cluster/lc_0/in_1

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_7/in_3

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_6/in_0

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_15_0_span4_vert_28
T_14_1_lc_trk_g0_4
T_14_1_wire_logic_cluster/lc_6/in_0

T_15_6_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g3_6
T_15_6_wire_logic_cluster/lc_4/in_1

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_15_7_sp4_v_t_41
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_2/in_1

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_15_7_sp4_v_t_41
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_0/in_1

T_15_6_wire_logic_cluster/lc_6/out
T_15_5_sp4_v_t_44
T_12_5_sp4_h_l_3
T_13_5_lc_trk_g2_3
T_13_5_wire_logic_cluster/lc_7/in_0

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_14_6_lc_trk_g2_4
T_14_6_wire_logic_cluster/lc_2/in_0

T_15_6_wire_logic_cluster/lc_6/out
T_16_6_lc_trk_g0_6
T_16_6_input_2_0
T_16_6_wire_logic_cluster/lc_0/in_2

T_15_6_wire_logic_cluster/lc_6/out
T_15_3_sp4_v_t_36
T_15_7_sp4_v_t_41
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g2_4
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

T_15_6_wire_logic_cluster/lc_6/out
T_15_6_sp4_h_l_1
T_14_6_sp4_v_t_42
T_13_10_lc_trk_g1_7
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

T_15_6_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g3_6
T_14_5_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_awe2
T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_19_7_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

End 

Net : DUT.fifo_rx_inst.rWritePtr16
T_17_12_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_5
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_13_12_sp4_h_l_5
T_14_12_lc_trk_g2_5
T_14_12_input_2_1
T_14_12_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_awe0
T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_17_6_sp4_v_t_47
T_17_10_lc_trk_g0_2
T_17_10_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_17_6_sp4_v_t_47
T_17_10_lc_trk_g0_2
T_17_10_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_19_10_sp4_h_l_11
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_19_10_sp4_h_l_11
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/cen

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_19_10_sp4_h_l_6
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_19_10_sp4_h_l_6
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_0/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_47
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_17_11_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_47
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_3
T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8
T_13_8_wire_logic_cluster/lc_0/cout
T_13_8_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8_THRU_CO
T_13_8_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g3_1
T_14_7_input_2_6
T_14_7_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_88_i
T_14_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_11
T_10_5_sp4_h_l_2
T_13_1_sp4_v_t_45
T_13_4_lc_trk_g1_5
T_13_4_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_11
T_10_5_sp4_h_l_2
T_13_1_sp4_v_t_45
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_11
T_10_5_sp4_h_l_2
T_13_1_sp4_v_t_45
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_5/s_r

T_14_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_11
T_10_5_sp4_h_l_2
T_13_1_sp4_v_t_45
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.g0_0_1
T_14_12_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_43
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_countdown_8_i_a2_0_2
T_16_11_wire_logic_cluster/lc_5/out
T_15_11_sp4_h_l_2
T_14_11_sp4_v_t_45
T_13_12_lc_trk_g3_5
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.m9_e_0_3
T_14_4_wire_logic_cluster/lc_0/out
T_14_4_sp4_h_l_5
T_13_4_lc_trk_g0_5
T_13_4_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.m9_e_0_0
T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g2_1
T_14_4_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.N_119
T_13_5_wire_logic_cluster/lc_7/out
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.N_78_cascade_
T_16_9_wire_logic_cluster/lc_2/ltout
T_16_9_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.m7_3_cascade_
T_16_12_wire_logic_cluster/lc_0/ltout
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_28_mux
T_16_12_wire_logic_cluster/lc_1/out
T_12_12_sp12_h_l_1
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_16
T_13_9_wire_logic_cluster/lc_0/cout
T_13_9_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.G_19_0_a5_0_2_cascade_
T_16_10_wire_logic_cluster/lc_0/ltout
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.recv_stateZ0Z_5
T_15_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g0_0
T_16_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g0_0
T_16_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_37
T_14_9_lc_trk_g0_0
T_14_9_input_2_6
T_14_9_wire_logic_cluster/lc_6/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.N_108
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_0/in_3

T_13_11_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_2/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoCount_RNISSQ21Z0Z_1
T_13_11_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_1
T_13_10_wire_logic_cluster/lc_1/cout
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.m6_3_cascade_
T_15_8_wire_logic_cluster/lc_0/ltout
T_15_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_2
T_18_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_0/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_6/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_13_12_sp12_h_l_0
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_2/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0_c_RNOZ0
T_13_11_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_1
T_13_10_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_39
T_14_6_sp4_h_l_7
T_16_6_lc_trk_g2_2
T_16_6_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_39
T_14_6_sp4_h_l_7
T_15_6_lc_trk_g2_7
T_15_6_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g2_1
T_13_10_input_2_1
T_13_10_wire_logic_cluster/lc_1/in_2

T_13_10_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_1
T_18_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_3/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.G_8_i_a3_0_0
T_15_12_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.N_72
T_14_4_wire_logic_cluster/lc_6/out
T_13_4_lc_trk_g2_6
T_13_4_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_7_THRU_CO
T_13_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_13_8_0_
T_13_8_wire_logic_cluster/carry_in_mux/cout
T_13_8_wire_logic_cluster/lc_0/in_3

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0
T_13_10_wire_logic_cluster/lc_0/cout
T_13_10_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_0
T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_1/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_40
T_13_6_sp4_v_t_45
T_14_6_sp4_h_l_8
T_16_6_lc_trk_g2_5
T_16_6_wire_logic_cluster/lc_0/in_1

T_13_11_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_40
T_13_6_sp4_v_t_45
T_14_6_sp4_h_l_8
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_5/in_1

T_13_11_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g0_4
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_4/in_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_0
T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g0_2
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.g0_0
T_15_11_wire_logic_cluster/lc_2/out
T_15_11_sp4_h_l_9
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.recv_stateZ0Z_4
T_15_11_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.rx_countdown_8_i_o2_1_1_2
T_15_12_wire_logic_cluster/lc_7/out
T_15_12_sp4_h_l_3
T_11_12_sp4_h_l_6
T_13_12_lc_trk_g2_3
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_12
T_14_3_wire_logic_cluster/lc_4/cout
T_14_3_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3
T_13_7_wire_logic_cluster/lc_3/cout
T_13_7_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3_THRU_CO
T_13_7_wire_logic_cluster/lc_4/out
T_12_7_sp4_h_l_0
T_16_7_sp4_h_l_0
T_15_7_lc_trk_g0_0
T_15_7_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rWritePtr16_cascade_
T_17_12_wire_logic_cluster/lc_0/ltout
T_17_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_i
T_14_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3
T_13_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_6/in_3

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_19_7_sp4_h_l_3
T_18_3_sp4_v_t_38
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_7/cen

T_13_11_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_42
T_15_7_sp4_h_l_0
T_17_7_lc_trk_g2_5
T_17_7_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_0
T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_lc_trk_g0_2
T_13_11_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_lc_trk_g0_2
T_13_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_sp4_h_l_7
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_sp4_h_l_7
T_15_11_lc_trk_g1_2
T_15_11_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_sp4_h_l_7
T_14_11_lc_trk_g0_7
T_14_11_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.rFifoDataror_0
T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_5/in_0

T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_7/in_0

T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_0/in_3

T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_2/in_3

T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_6/in_3

End 

Net : rTxByte_1_sqmuxa_i_0
T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_18_8_sp4_v_t_43
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_6/cen

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_0
T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_4/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_17_5_lc_trk_g2_3
T_17_5_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_16_3_sp4_v_t_46
T_16_4_lc_trk_g2_6
T_16_4_wire_logic_cluster/lc_3/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_16_3_sp4_v_t_46
T_16_4_lc_trk_g2_6
T_16_4_wire_logic_cluster/lc_0/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_16_3_sp4_v_t_46
T_16_4_lc_trk_g2_6
T_16_4_wire_logic_cluster/lc_6/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_17_5_lc_trk_g2_3
T_17_5_wire_logic_cluster/lc_0/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g0_3
T_16_5_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_5/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g0_3
T_16_5_wire_logic_cluster/lc_0/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g0_3
T_16_5_wire_logic_cluster/lc_6/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_1/in_3

T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g0_3
T_16_6_wire_logic_cluster/lc_2/in_1

T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_3/in_3

End 

Net : N_69_mux
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_44
T_18_11_sp4_h_l_2
T_14_11_sp4_h_l_5
T_13_11_lc_trk_g1_5
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.rFifoDataror_0_0
T_16_6_wire_logic_cluster/lc_4/out
T_16_6_lc_trk_g1_4
T_16_6_wire_logic_cluster/lc_6/in_3

T_16_6_wire_logic_cluster/lc_4/out
T_16_2_sp4_v_t_45
T_15_4_lc_trk_g2_0
T_15_4_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6
T_13_7_wire_logic_cluster/lc_6/cout
T_13_7_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.tx_clk_divider_cry_11
T_14_3_wire_logic_cluster/lc_3/cout
T_14_3_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6_THRU_CO
T_13_7_wire_logic_cluster/lc_7/out
T_14_8_lc_trk_g3_7
T_14_8_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.N_77_mux
T_16_11_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_3
T_13_7_wire_logic_cluster/lc_3/out
T_7_7_sp12_h_l_1
T_15_7_lc_trk_g1_2
T_15_7_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.rFifoDataro_3
T_17_7_wire_logic_cluster/lc_4/out
T_16_6_lc_trk_g3_4
T_16_6_wire_logic_cluster/lc_4/in_1

T_17_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g1_4
T_17_7_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_1
T_16_6_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g0_2
T_16_6_input_2_4
T_16_6_wire_logic_cluster/lc_4/in_2

T_16_6_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_44
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_3/in_1

T_16_6_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_input_2_3
T_17_5_wire_logic_cluster/lc_3/in_2

T_16_6_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_44
T_16_4_lc_trk_g2_4
T_16_4_input_2_0
T_16_4_wire_logic_cluster/lc_0/in_2

T_16_6_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_wire_logic_cluster/lc_0/in_1

T_16_6_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_44
T_16_4_lc_trk_g2_4
T_16_4_input_2_6
T_16_4_wire_logic_cluster/lc_6/in_2

T_16_6_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_44
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_4/in_0

T_16_6_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g0_2
T_16_6_wire_logic_cluster/lc_5/in_1

T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_wire_logic_cluster/lc_0/in_1

T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_wire_logic_cluster/lc_6/in_1

T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_input_2_3
T_16_5_wire_logic_cluster/lc_3/in_2

T_16_6_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_wire_logic_cluster/lc_1/in_0

T_16_6_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_44
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_1/in_3

T_16_6_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_44
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_7/in_3

T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_wire_logic_cluster/lc_1/in_0

T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_wire_logic_cluster/lc_7/in_0

T_16_6_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g0_2
T_16_6_wire_logic_cluster/lc_1/in_1

T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g1_2
T_16_5_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g0_2
T_16_6_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2
T_13_7_wire_logic_cluster/lc_2/cout
T_13_7_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_rx_inst.N_46
T_17_12_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g3_4
T_16_11_input_2_3
T_16_11_wire_logic_cluster/lc_3/in_2

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_14_10_sp4_h_l_6
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_14_10_sp4_h_l_6
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_3/in_3

End 

Net : rRxReadZ0
T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_7/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_input_2_2
T_18_12_wire_logic_cluster/lc_2/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_awe1
T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_2/cen

End 

Net : DUT.uart_inst0.tx_state_0_sqmuxa_i_i_a3_0_1
T_15_6_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_37
T_12_4_sp4_h_l_6
T_14_4_lc_trk_g3_3
T_14_4_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_116
T_15_5_wire_logic_cluster/lc_1/out
T_11_5_sp12_h_l_1
T_13_5_lc_trk_g1_6
T_13_5_wire_logic_cluster/lc_5/in_0

End 

Net : P1A7_c
T_13_5_wire_logic_cluster/lc_6/out
T_12_5_sp4_h_l_4
T_15_1_sp4_v_t_47
T_15_5_lc_trk_g1_2
T_15_5_input_2_1
T_15_5_wire_logic_cluster/lc_1/in_2

T_13_5_wire_logic_cluster/lc_6/out
T_13_5_lc_trk_g2_6
T_13_5_wire_logic_cluster/lc_7/in_1

T_13_5_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_40
T_13_5_lc_trk_g0_5
T_13_5_wire_logic_cluster/lc_6/in_1

T_13_5_wire_logic_cluster/lc_6/out
T_13_4_sp4_v_t_44
T_10_4_sp4_h_l_3
T_9_0_span4_vert_45
T_9_0_lc_trk_g0_5
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_10
T_14_3_wire_logic_cluster/lc_2/cout
T_14_3_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_tx_inst.rFifoDataro_2
T_17_7_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g2_3
T_16_6_wire_logic_cluster/lc_4/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g1_3
T_17_7_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4
T_13_7_wire_logic_cluster/lc_4/cout
T_13_7_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_5
T_13_7_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_3
T_16_11_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_15_11_sp4_v_t_44
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g3_7
T_16_11_input_2_6
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_9
T_14_3_wire_logic_cluster/lc_1/cout
T_14_3_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_6
T_13_7_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g2_6
T_14_8_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5
T_13_7_wire_logic_cluster/lc_5/cout
T_13_7_wire_logic_cluster/lc_6/in_3

Net : DUT.fifo_tx_inst.un1_i11_2_i
T_16_6_wire_logic_cluster/lc_1/out
T_16_6_lc_trk_g3_1
T_16_6_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rReadPtr11_cascade_
T_16_6_wire_logic_cluster/lc_0/ltout
T_16_6_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1
T_13_7_wire_logic_cluster/lc_1/cout
T_13_7_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1_THRU_CO
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_rx_inst.N_57
T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_14_7_sp4_v_t_44
T_15_7_sp4_h_l_2
T_17_7_lc_trk_g2_7
T_17_7_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_15_11_sp4_h_l_6
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.tx_out_6_iv_0_a3_0_1_cascade_
T_13_5_wire_logic_cluster/lc_4/ltout
T_13_5_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_8
T_14_3_wire_logic_cluster/lc_0/cout
T_14_3_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_1
T_14_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_18_11_sp4_h_l_11
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_7/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_2/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.N_104_cascade_
T_13_11_wire_logic_cluster/lc_6/ltout
T_13_11_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_awe1
T_13_11_wire_logic_cluster/lc_7/out
T_13_11_sp4_h_l_3
T_16_7_sp4_v_t_38
T_17_7_sp4_h_l_8
T_17_7_lc_trk_g0_5
T_17_7_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_46
T_17_2_sp4_v_t_39
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.m6_e_3_cascade_
T_16_12_wire_logic_cluster/lc_5/ltout
T_16_12_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.G_19_0_1
T_15_7_wire_logic_cluster/lc_0/out
T_16_5_sp4_v_t_44
T_16_9_sp4_v_t_40
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.N_108_cascade_
T_13_11_wire_logic_cluster/lc_1/ltout
T_13_11_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_14_3_0_
T_14_3_wire_logic_cluster/carry_in_mux/cout
T_14_3_wire_logic_cluster/lc_0/in_3

Net : DUT.rFifoDatarx_0
T_16_4_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_40
T_15_5_lc_trk_g0_5
T_15_5_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_16_4_wire_logic_cluster/lc_3/ltout
T_16_4_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.rFifoDatarx_3
T_17_5_wire_logic_cluster/lc_4/out
T_10_5_sp12_h_l_0
T_15_5_lc_trk_g1_4
T_15_5_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.rFifoDatarx_6
T_16_5_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g3_7
T_15_5_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_6
T_16_3_wire_logic_cluster/lc_1/out
T_16_0_span12_vert_22
T_16_5_lc_trk_g2_6
T_16_5_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_17_5_wire_logic_cluster/lc_3/ltout
T_17_5_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_6_cascade_
T_16_5_wire_logic_cluster/lc_6/ltout
T_16_5_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.rFifoDatarx_2
T_17_5_wire_logic_cluster/lc_1/out
T_16_5_sp4_h_l_10
T_15_5_lc_trk_g0_2
T_15_5_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_2
T_17_4_wire_logic_cluster/lc_2/out
T_17_1_sp4_v_t_44
T_17_5_lc_trk_g1_1
T_17_5_input_2_0
T_17_5_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_17_5_wire_logic_cluster/lc_0/ltout
T_17_5_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_3
T_17_4_wire_logic_cluster/lc_3/out
T_17_5_lc_trk_g1_3
T_17_5_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.N_57_cascade_
T_14_12_wire_logic_cluster/lc_2/ltout
T_14_12_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.un1_i11_i
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_dataZ0Z_0
T_15_5_wire_logic_cluster/lc_0/out
T_15_5_lc_trk_g1_0
T_15_5_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_0/out
T_15_5_sp4_h_l_5
T_11_5_sp4_h_l_5
T_13_5_lc_trk_g3_0
T_13_5_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rReadPtr11
T_16_6_wire_logic_cluster/lc_0/out
T_16_6_lc_trk_g1_0
T_16_6_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_0/out
T_16_6_lc_trk_g1_0
T_16_6_wire_logic_cluster/lc_2/in_3

End 

Net : P1A2_c
T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_19_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_4/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_2/in_0

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_4/in_0

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_6/in_0

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_7/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_1/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_3/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_7_sp4_v_t_44
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_5
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_16_8_sp4_h_l_4
T_19_8_sp4_v_t_41
T_18_9_lc_trk_g3_1
T_18_9_input_2_0
T_18_9_wire_logic_cluster/lc_0/in_2

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_19_8_sp4_v_t_36
T_16_12_sp4_h_l_6
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_7/in_3

T_20_8_wire_logic_cluster/lc_6/out
T_20_8_sp4_h_l_1
T_20_8_lc_trk_g1_4
T_20_8_wire_logic_cluster/lc_6/in_1

T_20_8_wire_logic_cluster/lc_6/out
T_20_2_sp12_v_t_23
T_9_2_sp12_h_l_0
T_8_0_span12_vert_3
T_8_0_lc_trk_g1_3
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0
T_13_7_wire_logic_cluster/lc_0/cout
T_13_7_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0_THRU_CO
T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_15_7_lc_trk_g3_2
T_15_7_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_0
T_18_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_8
T_16_1_sp4_v_t_36
T_16_4_lc_trk_g1_4
T_16_4_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_1
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_1/in_3

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_3
T_18_5_wire_logic_cluster/lc_3/out
T_18_4_sp4_v_t_38
T_17_5_lc_trk_g2_6
T_17_5_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_0
T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g2_0
T_14_12_input_2_2
T_14_12_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_1/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_8_sp4_v_t_40
T_17_11_lc_trk_g0_0
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_7_cascade_
T_17_9_wire_logic_cluster/lc_3/ltout
T_17_9_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_7
T_17_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_3
T_17_5_wire_logic_cluster/lc_5/out
T_17_5_lc_trk_g1_5
T_17_5_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_7
T_18_11_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_43
T_15_9_sp4_h_l_0
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.rFifoDatarx_7
T_16_4_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g2_1
T_15_4_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_7_cascade_
T_16_4_wire_logic_cluster/lc_0/ltout
T_16_4_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.rFifoDataror_1_cascade_
T_16_6_wire_logic_cluster/lc_5/ltout
T_16_6_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_0
T_17_7_wire_logic_cluster/lc_1/out
T_17_4_sp4_v_t_42
T_16_6_lc_trk_g0_7
T_16_6_wire_logic_cluster/lc_5/in_0

T_17_7_wire_logic_cluster/lc_1/out
T_17_7_lc_trk_g3_1
T_17_7_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDataror_0
T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_7/in_0

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_4/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDataror_1_0_cascade_
T_17_9_wire_logic_cluster/lc_6/ltout
T_17_9_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_3
T_17_7_wire_logic_cluster/lc_0/out
T_17_5_sp4_v_t_45
T_17_9_lc_trk_g1_0
T_17_9_wire_logic_cluster/lc_6/in_1

T_17_7_wire_logic_cluster/lc_0/out
T_17_7_lc_trk_g1_0
T_17_7_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_17_10_wire_logic_cluster/lc_6/ltout
T_17_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_5
T_17_10_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_2
T_18_10_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_18_10_wire_logic_cluster/lc_6/ltout
T_18_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_2
T_21_10_wire_logic_cluster/lc_0/out
T_18_10_sp12_h_l_0
T_18_10_lc_trk_g0_3
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_5
T_21_10_wire_logic_cluster/lc_1/out
T_17_10_sp12_h_l_1
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_6
T_17_9_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_6
T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_6_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.rFifoDatarx_1
T_16_4_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g0_7
T_15_5_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_1
T_18_10_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_0
T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_0/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_6/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_0/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_6/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_16_10_lc_trk_g0_6
T_16_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_11
T_16_10_lc_trk_g0_6
T_16_10_input_2_6
T_16_10_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_2
T_17_5_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g0_2
T_17_5_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_1_cascade_
T_18_10_wire_logic_cluster/lc_3/ltout
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_1_cascade_
T_16_4_wire_logic_cluster/lc_6/ltout
T_16_4_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_0
T_16_4_wire_logic_cluster/lc_5/out
T_16_4_lc_trk_g2_5
T_16_4_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.rFifoDatarx_5
T_16_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g3_4
T_15_5_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_5
T_17_4_wire_logic_cluster/lc_5/out
T_17_3_sp4_v_t_42
T_16_5_lc_trk_g1_7
T_16_5_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_16_5_wire_logic_cluster/lc_3/ltout
T_16_5_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_0
T_17_6_wire_logic_cluster/lc_0/out
T_18_4_sp4_v_t_44
T_15_4_sp4_h_l_3
T_16_4_lc_trk_g2_3
T_16_4_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_3
T_17_10_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g2_1
T_18_9_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_0
T_18_10_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g0_1
T_18_9_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_17_10_wire_logic_cluster/lc_0/ltout
T_17_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_2
T_17_11_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_44
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_1
T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g2_4
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g2_4
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_input_2_6
T_17_9_wire_logic_cluster/lc_6/in_2

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_44
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g3_6
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_1/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_sp4_h_l_1
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_0
T_17_4_wire_logic_cluster/lc_0/out
T_16_4_lc_trk_g3_0
T_16_4_input_2_3
T_16_4_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_1
T_18_10_wire_logic_cluster/lc_5/out
T_19_6_sp4_v_t_46
T_18_10_lc_trk_g2_3
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_i_cascade_
T_14_11_wire_logic_cluster/lc_6/ltout
T_14_11_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.N_30
T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_11_12_sp4_h_l_11
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.N_44
T_16_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_43
T_14_8_sp4_h_l_6
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_43
T_14_8_sp4_h_l_6
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_7
T_18_5_wire_logic_cluster/lc_7/out
T_19_4_sp4_v_t_47
T_16_4_sp4_h_l_4
T_16_4_lc_trk_g0_1
T_16_4_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_7
T_17_6_wire_logic_cluster/lc_7/out
T_18_4_sp4_v_t_42
T_15_4_sp4_h_l_7
T_16_4_lc_trk_g3_7
T_16_4_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_6
T_14_2_wire_logic_cluster/lc_6/cout
T_14_2_wire_logic_cluster/lc_7/in_3

Net : DUT.fifo_tx_inst.rFifoData_ram3_1
T_18_5_wire_logic_cluster/lc_1/out
T_17_5_sp4_h_l_10
T_16_1_sp4_v_t_38
T_16_4_lc_trk_g1_6
T_16_4_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_3
T_18_8_wire_logic_cluster/lc_3/out
T_19_8_sp4_h_l_6
T_18_8_sp4_v_t_37
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_5
T_18_5_wire_logic_cluster/lc_5/out
T_18_1_sp4_v_t_47
T_15_5_sp4_h_l_3
T_16_5_lc_trk_g3_3
T_16_5_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.rFifoDataror_1
T_16_6_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_47
T_15_4_lc_trk_g0_1
T_15_4_input_2_3
T_15_4_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_countdown_7_m1_0_o2_2_2_cascade_
T_13_5_wire_logic_cluster/lc_1/ltout
T_13_5_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.rFifoDatarx_4
T_16_5_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g3_1
T_15_5_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_4
T_18_5_wire_logic_cluster/lc_4/out
T_19_5_sp4_h_l_8
T_15_5_sp4_h_l_8
T_16_5_lc_trk_g2_0
T_16_5_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_1
T_17_6_wire_logic_cluster/lc_1/out
T_17_4_sp4_v_t_47
T_14_4_sp4_h_l_4
T_16_4_lc_trk_g3_1
T_16_4_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_1
T_17_8_wire_logic_cluster/lc_1/out
T_18_6_sp4_v_t_46
T_19_10_sp4_h_l_5
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_0
T_17_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_2
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_3
T_17_6_wire_logic_cluster/lc_3/out
T_17_5_lc_trk_g0_3
T_17_5_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_6
T_18_5_wire_logic_cluster/lc_6/out
T_17_5_sp12_h_l_0
T_16_5_lc_trk_g0_0
T_16_5_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_7
T_17_4_wire_logic_cluster/lc_7/out
T_16_4_lc_trk_g2_7
T_16_4_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_5
T_14_2_wire_logic_cluster/lc_5/cout
T_14_2_wire_logic_cluster/lc_6/in_3

Net : DUT.fifo_tx_inst.rFifoDataro_1
T_17_7_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g3_2
T_16_6_input_2_5
T_16_6_wire_logic_cluster/lc_5/in_2

T_17_7_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g3_2
T_17_7_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_2
T_17_8_wire_logic_cluster/lc_2/out
T_18_5_sp4_v_t_45
T_18_9_sp4_v_t_41
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_3
T_18_11_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_16_5_wire_logic_cluster/lc_0/ltout
T_16_5_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_4
T_16_5_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g0_2
T_16_5_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_0
T_18_11_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_3
T_17_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_1
T_17_4_wire_logic_cluster/lc_1/out
T_16_4_lc_trk_g2_1
T_16_4_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_1
T_18_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_0
T_18_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_2
T_17_6_wire_logic_cluster/lc_2/out
T_17_3_sp4_v_t_44
T_17_5_lc_trk_g3_1
T_17_5_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_17_10_wire_logic_cluster/lc_3/ltout
T_17_10_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDatarx_4
T_17_10_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g2_4
T_18_9_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.N_49
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rFifoDataro_1
T_17_11_wire_logic_cluster/lc_1/out
T_18_7_sp4_v_t_38
T_17_9_lc_trk_g0_3
T_17_9_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g0_1
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_5
T_17_8_wire_logic_cluster/lc_5/out
T_17_1_sp12_v_t_22
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_6
T_17_4_wire_logic_cluster/lc_6/out
T_16_5_lc_trk_g0_6
T_16_5_input_2_6
T_16_5_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_6
T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_5
T_18_8_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_39
T_15_10_sp4_h_l_7
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_7
T_16_4_wire_logic_cluster/lc_2/out
T_16_4_lc_trk_g3_2
T_16_4_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_4
T_17_4_wire_logic_cluster/lc_4/out
T_16_5_lc_trk_g0_4
T_16_5_input_2_0
T_16_5_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_0
T_17_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_41
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g3_0
T_17_11_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_4
T_14_2_wire_logic_cluster/lc_4/cout
T_14_2_wire_logic_cluster/lc_5/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram2_0
T_18_8_wire_logic_cluster/lc_0/out
T_18_6_sp4_v_t_45
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_3
T_17_8_wire_logic_cluster/lc_3/out
T_17_7_sp4_v_t_38
T_17_10_lc_trk_g1_6
T_17_10_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_1
T_16_3_wire_logic_cluster/lc_0/out
T_16_4_lc_trk_g1_0
T_16_4_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_5
T_16_5_wire_logic_cluster/lc_5/out
T_16_5_lc_trk_g1_5
T_16_5_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_2
T_18_5_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_5
T_18_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_2
T_18_11_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g0_2
T_18_10_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_4
T_18_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_7
T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_4
T_17_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g0_5
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_3
T_14_2_wire_logic_cluster/lc_3/cout
T_14_2_wire_logic_cluster/lc_4/in_3

Net : fifo_inst.ftdi_output_inst.N_77_0
T_20_7_wire_logic_cluster/lc_1/out
T_20_5_sp4_v_t_47
T_20_9_lc_trk_g0_2
T_20_9_wire_logic_cluster/lc_3/in_3

T_20_7_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g3_1
T_20_7_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_4
T_20_8_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g1_1
T_20_7_wire_logic_cluster/lc_1/in_3

T_20_8_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g1_1
T_20_7_wire_logic_cluster/lc_5/in_3

T_20_8_wire_logic_cluster/lc_1/out
T_20_5_sp4_v_t_42
T_20_6_lc_trk_g3_2
T_20_6_wire_logic_cluster/lc_3/in_0

T_20_8_wire_logic_cluster/lc_1/out
T_20_5_sp4_v_t_42
T_20_6_lc_trk_g3_2
T_20_6_wire_logic_cluster/lc_1/in_0

T_20_8_wire_logic_cluster/lc_1/out
T_21_5_sp4_v_t_43
T_21_6_lc_trk_g2_3
T_21_6_wire_logic_cluster/lc_1/in_0

T_20_8_wire_logic_cluster/lc_1/out
T_20_5_sp4_v_t_42
T_20_6_lc_trk_g3_2
T_20_6_wire_logic_cluster/lc_4/in_3

T_20_8_wire_logic_cluster/lc_1/out
T_21_5_sp4_v_t_43
T_21_6_lc_trk_g2_3
T_21_6_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g2_1
T_20_8_wire_logic_cluster/lc_1/in_0

T_20_8_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g1_1
T_20_7_wire_logic_cluster/lc_0/in_0

T_20_8_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g2_1
T_20_8_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_6
T_17_6_wire_logic_cluster/lc_6/out
T_17_4_sp4_v_t_41
T_16_5_lc_trk_g3_1
T_16_5_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i_cascade_
T_16_6_wire_logic_cluster/lc_1/ltout
T_16_6_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_1
T_18_8_wire_logic_cluster/lc_1/out
T_18_6_sp4_v_t_47
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_2
T_18_8_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_36
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_4
T_17_8_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_37
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst.ftdi_output_inst.rWrDelayZ0
T_20_8_wire_logic_cluster/lc_2/out
T_20_7_lc_trk_g0_2
T_20_7_wire_logic_cluster/lc_1/in_1

T_20_8_wire_logic_cluster/lc_2/out
T_20_7_lc_trk_g0_2
T_20_7_wire_logic_cluster/lc_5/in_1

T_20_8_wire_logic_cluster/lc_2/out
T_20_5_sp4_v_t_44
T_20_6_lc_trk_g3_4
T_20_6_wire_logic_cluster/lc_4/in_1

T_20_8_wire_logic_cluster/lc_2/out
T_21_5_sp4_v_t_45
T_21_6_lc_trk_g2_5
T_21_6_wire_logic_cluster/lc_2/in_1

T_20_8_wire_logic_cluster/lc_2/out
T_20_5_sp4_v_t_44
T_20_6_lc_trk_g3_4
T_20_6_input_2_3
T_20_6_wire_logic_cluster/lc_3/in_2

T_20_8_wire_logic_cluster/lc_2/out
T_20_5_sp4_v_t_44
T_20_6_lc_trk_g3_4
T_20_6_input_2_1
T_20_6_wire_logic_cluster/lc_1/in_2

T_20_8_wire_logic_cluster/lc_2/out
T_21_5_sp4_v_t_45
T_21_6_lc_trk_g2_5
T_21_6_input_2_1
T_21_6_wire_logic_cluster/lc_1/in_2

T_20_8_wire_logic_cluster/lc_2/out
T_20_8_lc_trk_g3_2
T_20_8_wire_logic_cluster/lc_2/in_1

T_20_8_wire_logic_cluster/lc_2/out
T_20_8_lc_trk_g3_2
T_20_8_input_2_1
T_20_8_wire_logic_cluster/lc_1/in_2

T_20_8_wire_logic_cluster/lc_2/out
T_20_7_lc_trk_g0_2
T_20_7_input_2_0
T_20_7_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_6
T_17_8_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_6
T_18_8_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g0_6
T_17_9_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_2
T_14_2_wire_logic_cluster/lc_2/cout
T_14_2_wire_logic_cluster/lc_3/in_3

Net : fifo_inst.ftdi_output_inst.rFifoState_0_1
T_20_9_wire_logic_cluster/lc_1/out
T_21_6_sp4_v_t_43
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_0/cen

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_0/cen

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_0/cen

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_0/cen

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_0/cen

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_7_sp4_h_l_10
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_0/cen

T_20_9_wire_logic_cluster/lc_1/out
T_21_6_sp4_v_t_43
T_18_6_sp4_h_l_6
T_18_6_lc_trk_g1_3
T_18_6_wire_logic_cluster/lc_0/cen

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_1
T_20_8_wire_logic_cluster/lc_3/out
T_20_9_lc_trk_g1_3
T_20_9_wire_logic_cluster/lc_1/in_3

T_20_8_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_5/in_0

T_20_8_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.wRxByte_5
T_16_7_wire_logic_cluster/lc_5/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_19_8_sp4_v_t_44
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_5/in_0

T_16_7_wire_logic_cluster/lc_5/out
T_8_7_sp12_h_l_1
T_18_7_sp4_h_l_10
T_21_7_sp4_v_t_38
T_21_10_lc_trk_g0_6
T_21_10_wire_logic_cluster/lc_1/in_3

T_16_7_wire_logic_cluster/lc_5/out
T_8_7_sp12_h_l_1
T_19_0_span12_vert_13
T_19_4_sp4_v_t_36
T_18_8_lc_trk_g1_1
T_18_8_wire_logic_cluster/lc_5/in_3

T_16_7_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_4/in_3

T_16_7_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g3_5
T_17_8_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_5
T_17_6_wire_logic_cluster/lc_5/out
T_16_5_lc_trk_g2_5
T_16_5_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_4
T_18_8_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_40
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.ftdi_output_inst.N_88_i_0
T_20_7_wire_logic_cluster/lc_2/out
T_20_6_lc_trk_g0_2
T_20_6_wire_logic_cluster/lc_1/cen

T_20_7_wire_logic_cluster/lc_2/out
T_20_6_lc_trk_g0_2
T_20_6_wire_logic_cluster/lc_1/cen

T_20_7_wire_logic_cluster/lc_2/out
T_20_6_lc_trk_g0_2
T_20_6_wire_logic_cluster/lc_1/cen

T_20_7_wire_logic_cluster/lc_2/out
T_21_6_lc_trk_g2_2
T_21_6_wire_logic_cluster/lc_2/cen

T_20_7_wire_logic_cluster/lc_2/out
T_21_6_lc_trk_g2_2
T_21_6_wire_logic_cluster/lc_2/cen

End 

Net : fifo_inst.ftdi_output_inst.N_77_0_cascade_
T_20_7_wire_logic_cluster/lc_1/ltout
T_20_7_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_1
T_14_2_wire_logic_cluster/lc_1/cout
T_14_2_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.recv_state_srsts_1_4
T_15_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g2_7
T_15_11_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_7
T_17_8_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_4
T_17_6_wire_logic_cluster/lc_4/out
T_16_5_lc_trk_g2_4
T_16_5_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_inst.ftdi_output_inst.oPacketRead_1_sqmuxa_1
T_20_7_wire_logic_cluster/lc_5/out
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_7
T_18_8_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g0_7
T_17_9_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_0
T_14_2_wire_logic_cluster/lc_0/cout
T_14_2_wire_logic_cluster/lc_1/in_3

Net : DUT.N_114_cascade_
T_15_6_wire_logic_cluster/lc_5/ltout
T_15_6_wire_logic_cluster/lc_6/in_2

End 

Net : rTxByteZ0Z_4
T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_5_sp4_v_t_44
T_18_1_sp4_v_t_40
T_17_4_lc_trk_g3_0
T_17_4_wire_logic_cluster/lc_4/in_3

T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_5_sp4_v_t_44
T_15_5_sp4_h_l_9
T_16_5_lc_trk_g2_1
T_16_5_wire_logic_cluster/lc_2/in_3

T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_5_sp4_v_t_44
T_17_6_lc_trk_g3_4
T_17_6_wire_logic_cluster/lc_4/in_3

T_18_9_wire_logic_cluster/lc_7/out
T_18_4_sp12_v_t_22
T_18_5_lc_trk_g3_6
T_18_5_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.wRxByte_4
T_16_7_wire_logic_cluster/lc_4/out
T_17_7_sp12_h_l_0
T_20_7_sp4_h_l_5
T_19_7_sp4_v_t_46
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_4/in_3

T_16_7_wire_logic_cluster/lc_4/out
T_17_7_sp12_h_l_0
T_20_7_sp4_h_l_5
T_19_7_sp4_v_t_46
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_4/in_3

T_16_7_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_41
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_5/in_3

T_16_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_3/in_3

T_16_7_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g3_4
T_17_8_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_3
T_20_8_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g1_0
T_20_7_wire_logic_cluster/lc_2/in_3

T_20_8_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g1_0
T_20_7_wire_logic_cluster/lc_3/in_0

T_20_8_wire_logic_cluster/lc_0/out
T_20_8_lc_trk_g2_0
T_20_8_wire_logic_cluster/lc_1/in_3

End 

Net : rTxByteZ0Z_6
T_18_9_wire_logic_cluster/lc_0/out
T_18_0_span12_vert_16
T_18_3_sp4_v_t_39
T_15_3_sp4_h_l_2
T_16_3_lc_trk_g2_2
T_16_3_wire_logic_cluster/lc_1/in_3

T_18_9_wire_logic_cluster/lc_0/out
T_18_5_sp4_v_t_37
T_18_1_sp4_v_t_37
T_17_4_lc_trk_g2_5
T_17_4_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_0/out
T_18_0_span12_vert_16
T_18_5_lc_trk_g3_0
T_18_5_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_0/out
T_18_5_sp4_v_t_37
T_17_6_lc_trk_g2_5
T_17_6_wire_logic_cluster/lc_6/in_3

End 

Net : wRxFifoData_7
T_20_10_wire_logic_cluster/lc_1/out
T_20_10_sp4_h_l_7
T_16_10_sp4_h_l_3
T_19_6_sp4_v_t_44
T_18_9_lc_trk_g3_4
T_18_9_input_2_3
T_18_9_wire_logic_cluster/lc_3/in_2

End 

Net : rTxByteZ0Z_3
T_18_9_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_44
T_18_4_sp4_v_t_40
T_15_4_sp4_h_l_11
T_17_4_lc_trk_g2_6
T_17_4_wire_logic_cluster/lc_3/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_44
T_18_4_sp4_v_t_40
T_17_5_lc_trk_g3_0
T_17_5_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_44
T_18_4_sp4_v_t_40
T_18_5_lc_trk_g2_0
T_18_5_wire_logic_cluster/lc_3/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_44
T_18_4_sp4_v_t_40
T_17_6_lc_trk_g1_5
T_17_6_wire_logic_cluster/lc_3/in_3

End 

Net : rTxByteZ0Z_0
T_18_9_wire_logic_cluster/lc_2/out
T_19_8_sp4_v_t_37
T_19_4_sp4_v_t_38
T_16_4_sp4_h_l_9
T_16_4_lc_trk_g0_4
T_16_4_wire_logic_cluster/lc_5/in_3

T_18_9_wire_logic_cluster/lc_2/out
T_18_5_sp4_v_t_41
T_18_1_sp4_v_t_42
T_17_4_lc_trk_g3_2
T_17_4_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_2/out
T_18_5_sp4_v_t_41
T_17_6_lc_trk_g3_1
T_17_6_wire_logic_cluster/lc_0/in_0

T_18_9_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_20
T_18_5_lc_trk_g3_4
T_18_5_wire_logic_cluster/lc_0/in_3

End 

Net : rTxByteZ0Z_7
T_18_9_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_15_4_sp4_h_l_6
T_16_4_lc_trk_g3_6
T_16_4_wire_logic_cluster/lc_2/in_3

T_18_9_wire_logic_cluster/lc_3/out
T_18_5_sp4_v_t_43
T_18_1_sp4_v_t_43
T_17_4_lc_trk_g3_3
T_17_4_wire_logic_cluster/lc_7/in_3

T_18_9_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_47
T_16_6_sp4_h_l_4
T_17_6_lc_trk_g2_4
T_17_6_wire_logic_cluster/lc_7/in_3

T_18_9_wire_logic_cluster/lc_3/out
T_18_0_span12_vert_22
T_18_5_lc_trk_g2_6
T_18_5_wire_logic_cluster/lc_7/in_3

End 

Net : rTxByteZ0Z_1
T_18_9_wire_logic_cluster/lc_4/out
T_18_8_sp4_v_t_40
T_18_4_sp4_v_t_36
T_15_4_sp4_h_l_1
T_17_4_lc_trk_g2_4
T_17_4_wire_logic_cluster/lc_1/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_37
T_18_3_sp4_v_t_37
T_15_3_sp4_h_l_0
T_16_3_lc_trk_g3_0
T_16_3_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_18_8_sp4_v_t_40
T_18_4_sp4_v_t_36
T_17_6_lc_trk_g1_1
T_17_6_wire_logic_cluster/lc_1/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_44
T_16_5_sp4_h_l_9
T_18_5_lc_trk_g2_4
T_18_5_wire_logic_cluster/lc_1/in_3

End 

Net : rTxByteZ0Z_2
T_18_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_42
T_18_4_sp4_v_t_47
T_15_4_sp4_h_l_4
T_17_4_lc_trk_g2_1
T_17_4_wire_logic_cluster/lc_2/in_3

T_18_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_42
T_18_4_sp4_v_t_47
T_17_5_lc_trk_g3_7
T_17_5_wire_logic_cluster/lc_2/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_42
T_18_4_sp4_v_t_47
T_17_6_lc_trk_g0_1
T_17_6_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_42
T_18_4_sp4_v_t_47
T_18_5_lc_trk_g2_7
T_18_5_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.wRxByte_3
T_16_7_wire_logic_cluster/lc_3/out
T_16_7_sp4_h_l_11
T_19_7_sp4_v_t_41
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_3/in_0

T_16_7_wire_logic_cluster/lc_3/out
T_16_7_sp4_h_l_11
T_19_7_sp4_v_t_41
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_3/in_3

T_16_7_wire_logic_cluster/lc_3/out
T_16_6_sp4_v_t_38
T_17_10_sp4_h_l_9
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_2/in_3

T_16_7_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g2_3
T_17_8_wire_logic_cluster/lc_3/in_0

T_16_7_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.N_43_cascade_
T_15_12_wire_logic_cluster/lc_0/ltout
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.wRxByte_0
T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_19_7_sp4_v_t_40
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_0/in_0

T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_19_7_sp4_v_t_40
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_2/in_3

T_16_7_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_40
T_17_8_sp4_h_l_5
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_0/in_3

T_16_7_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g3_0
T_17_8_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.wRxByte_1
T_16_7_wire_logic_cluster/lc_1/out
T_16_7_sp4_h_l_7
T_19_7_sp4_v_t_37
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_5/in_0

T_16_7_wire_logic_cluster/lc_1/out
T_16_7_sp4_h_l_7
T_19_7_sp4_v_t_37
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_1/in_0

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp4_v_t_42
T_17_8_sp4_h_l_7
T_18_8_lc_trk_g3_7
T_18_8_wire_logic_cluster/lc_1/in_3

T_16_7_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g2_1
T_16_7_wire_logic_cluster/lc_0/in_3

T_16_7_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g3_1
T_17_8_wire_logic_cluster/lc_1/in_3

End 

Net : rTxByteZ0Z_5
T_18_9_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_39
T_18_1_sp4_v_t_39
T_17_4_lc_trk_g2_7
T_17_4_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_39
T_15_5_sp4_h_l_2
T_16_5_lc_trk_g3_2
T_16_5_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_39
T_17_6_lc_trk_g2_7
T_17_6_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_1/out
T_18_0_span12_vert_18
T_18_5_lc_trk_g2_2
T_18_5_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.wRxByte_2
T_16_7_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_36
T_17_10_sp4_h_l_7
T_21_10_sp4_h_l_7
T_21_10_lc_trk_g1_2
T_21_10_wire_logic_cluster/lc_0/in_3

T_16_7_wire_logic_cluster/lc_2/out
T_16_7_sp4_h_l_9
T_19_7_sp4_v_t_39
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_2/in_3

T_16_7_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_2/in_3

T_16_7_wire_logic_cluster/lc_2/out
T_16_7_lc_trk_g0_2
T_16_7_wire_logic_cluster/lc_1/in_3

T_16_7_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.wRxByte_6
T_16_7_wire_logic_cluster/lc_6/out
T_15_7_sp4_h_l_4
T_18_7_sp4_v_t_44
T_18_11_lc_trk_g0_1
T_18_11_wire_logic_cluster/lc_6/in_1

T_16_7_wire_logic_cluster/lc_6/out
T_17_4_sp4_v_t_37
T_18_8_sp4_h_l_6
T_18_8_lc_trk_g0_3
T_18_8_wire_logic_cluster/lc_6/in_3

T_16_7_wire_logic_cluster/lc_6/out
T_17_5_sp4_v_t_40
T_17_9_lc_trk_g0_5
T_17_9_wire_logic_cluster/lc_2/in_3

T_16_7_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g2_6
T_16_7_wire_logic_cluster/lc_5/in_3

T_16_7_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_6/in_3

End 

Net : wRxFifoData_6
T_18_7_wire_logic_cluster/lc_6/out
T_18_1_sp12_v_t_23
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_0/in_1

End 

Net : wRxFifoData_4
T_18_7_wire_logic_cluster/lc_7/out
T_18_2_sp12_v_t_22
T_18_9_lc_trk_g3_2
T_18_9_input_2_7
T_18_9_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.wRxByte_7
T_16_7_wire_logic_cluster/lc_7/out
T_16_7_sp4_h_l_3
T_19_7_sp4_v_t_45
T_18_11_lc_trk_g2_0
T_18_11_wire_logic_cluster/lc_7/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_17_9_sp4_h_l_6
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_5/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_17_4_sp4_v_t_39
T_18_8_sp4_h_l_8
T_18_8_lc_trk_g1_5
T_18_8_wire_logic_cluster/lc_7/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_16_7_lc_trk_g2_7
T_16_7_wire_logic_cluster/lc_6/in_3

T_16_7_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g3_7
T_17_8_wire_logic_cluster/lc_7/in_3

End 

Net : N_69_mux_cascade_
T_17_12_wire_logic_cluster/lc_6/ltout
T_17_12_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.ftdi_output_inst.oPacketRead_1_sqmuxa_1_cascade_
T_20_7_wire_logic_cluster/lc_5/ltout
T_20_7_wire_logic_cluster/lc_6/in_2

End 

Net : wRxFifoData_0
T_18_7_wire_logic_cluster/lc_4/out
T_18_6_sp4_v_t_40
T_18_9_lc_trk_g0_0
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

End 

Net : wRxFifoData_1
T_18_7_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_47
T_18_9_lc_trk_g0_2
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

End 

Net : wRxFifoData_2
T_18_7_wire_logic_cluster/lc_3/out
T_18_6_sp4_v_t_38
T_18_9_lc_trk_g1_6
T_18_9_input_2_5
T_18_9_wire_logic_cluster/lc_5/in_2

End 

Net : wRxFifoData_3
T_18_6_wire_logic_cluster/lc_4/out
T_18_5_sp4_v_t_40
T_18_9_lc_trk_g1_5
T_18_9_input_2_6
T_18_9_wire_logic_cluster/lc_6/in_2

End 

Net : wRxFifoData_5
T_18_7_wire_logic_cluster/lc_2/out
T_19_6_sp4_v_t_37
T_18_9_lc_trk_g2_5
T_18_9_input_2_1
T_18_9_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_3
T_15_5_wire_logic_cluster/lc_4/out
T_14_5_sp4_h_l_0
T_15_5_lc_trk_g3_0
T_15_5_input_2_3
T_15_5_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_0
T_20_9_wire_logic_cluster/lc_3/out
T_20_9_lc_trk_g0_3
T_20_9_wire_logic_cluster/lc_2/in_3

T_20_9_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g1_3
T_20_8_wire_logic_cluster/lc_0/in_0

T_20_9_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g1_3
T_20_8_wire_logic_cluster/lc_3/in_3

T_20_9_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g1_3
T_20_8_wire_logic_cluster/lc_7/in_3

End 

Net : fifo_inst.ftdi_output_inst.N_87_cascade_
T_20_9_wire_logic_cluster/lc_2/ltout
T_20_9_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.wRamRdAddr_0
T_20_7_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g3_0
T_20_7_wire_logic_cluster/lc_7/in_0

T_20_7_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g3_0
T_20_7_wire_logic_cluster/lc_0/in_3

T_20_7_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g3_0
T_20_7_wire_logic_cluster/lc_6/in_3

T_20_7_wire_logic_cluster/lc_0/out
T_19_7_lc_trk_g3_0
T_19_7_input0_7
T_19_7_wire_bram/ram/RADDR_0

End 

Net : P1A3_c
T_20_8_wire_logic_cluster/lc_7/out
T_20_8_lc_trk_g2_7
T_20_8_wire_logic_cluster/lc_7/in_0

T_20_8_wire_logic_cluster/lc_7/out
T_18_8_sp12_h_l_1
T_17_0_span12_vert_14
T_17_0_lc_trk_g0_6
T_17_0_wire_io_cluster/io_0/D_OUT_0

T_20_8_wire_logic_cluster/lc_7/out
T_10_8_sp12_h_l_1
T_9_0_span12_vert_14
T_9_0_span4_vert_31
T_5_0_span4_horz_r_1
T_6_0_lc_trk_g1_5
T_6_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_2
T_20_8_wire_logic_cluster/lc_5/out
T_20_8_lc_trk_g3_5
T_20_8_wire_logic_cluster/lc_6/in_0

T_20_8_wire_logic_cluster/lc_5/out
T_20_8_lc_trk_g3_5
T_20_8_wire_logic_cluster/lc_7/in_1

T_20_8_wire_logic_cluster/lc_5/out
T_20_9_lc_trk_g1_5
T_20_9_wire_logic_cluster/lc_3/in_1

End 

Net : P1A4_c
T_20_7_wire_logic_cluster/lc_3/out
T_20_7_lc_trk_g1_3
T_20_7_wire_logic_cluster/lc_3/in_1

T_20_7_wire_logic_cluster/lc_3/out
T_20_3_sp4_v_t_43
T_17_3_sp4_h_l_6
T_18_3_lc_trk_g3_6
T_18_3_wire_logic_cluster/lc_2/in_3

T_20_7_wire_logic_cluster/lc_3/out
T_20_3_sp4_v_t_43
T_17_3_sp4_h_l_6
T_13_3_sp4_h_l_2
T_9_3_sp4_h_l_2
T_8_0_span4_vert_31
T_4_0_span4_horz_r_1
T_7_0_lc_trk_g0_5
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_20_7_wire_logic_cluster/lc_3/out
T_14_7_sp12_h_l_1
T_13_7_sp12_v_t_22
T_13_19_sp12_v_t_22
T_13_31_lc_trk_g1_1
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : fifo_inst.wRamRdAddr_1
T_20_7_wire_logic_cluster/lc_6/out
T_20_7_lc_trk_g1_6
T_20_7_wire_logic_cluster/lc_6/in_1

T_20_7_wire_logic_cluster/lc_6/out
T_20_7_lc_trk_g1_6
T_20_7_input_2_7
T_20_7_wire_logic_cluster/lc_7/in_2

T_20_7_wire_logic_cluster/lc_6/out
T_19_7_lc_trk_g2_6
T_19_7_input0_6
T_19_7_wire_bram/ram/RADDR_1

End 

Net : fifo_inst.wRamRdAddr_2
T_20_7_wire_logic_cluster/lc_7/out
T_20_7_lc_trk_g3_7
T_20_7_wire_logic_cluster/lc_7/in_1

T_20_7_wire_logic_cluster/lc_7/out
T_19_7_lc_trk_g2_7
T_19_7_input0_5
T_19_7_wire_bram/ram/RADDR_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_1
T_15_5_wire_logic_cluster/lc_2/out
T_15_5_lc_trk_g2_2
T_15_5_input_2_0
T_15_5_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_6
T_15_5_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g1_7
T_15_5_input_2_6
T_15_5_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_5
T_15_5_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g1_6
T_15_5_input_2_5
T_15_5_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_4
T_15_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g1_5
T_15_5_input_2_4
T_15_5_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_7
T_15_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g0_3
T_15_5_input_2_7
T_15_5_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_2
T_15_5_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g1_3
T_15_5_input_2_2
T_15_5_wire_logic_cluster/lc_2/in_2

End 

Net : CONSTANT_ONE_NET
T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g1_0
T_14_2_input_2_1
T_14_2_wire_logic_cluster/lc_1/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g0_0
T_14_2_input_2_2
T_14_2_wire_logic_cluster/lc_2/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g1_0
T_14_2_input_2_3
T_14_2_wire_logic_cluster/lc_3/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g0_0
T_14_2_input_2_4
T_14_2_wire_logic_cluster/lc_4/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g1_0
T_14_2_input_2_5
T_14_2_wire_logic_cluster/lc_5/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g0_0
T_14_2_input_2_6
T_14_2_wire_logic_cluster/lc_6/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_lc_trk_g1_0
T_14_2_input_2_7
T_14_2_wire_logic_cluster/lc_7/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_3_lc_trk_g3_5
T_14_3_input_2_2
T_14_3_wire_logic_cluster/lc_2/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_3_lc_trk_g2_5
T_14_3_input_2_3
T_14_3_wire_logic_cluster/lc_3/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_3_lc_trk_g3_5
T_14_3_input_2_4
T_14_3_wire_logic_cluster/lc_4/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_3_lc_trk_g3_5
T_14_3_input_2_0
T_14_3_wire_logic_cluster/lc_0/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_3_lc_trk_g2_5
T_14_3_input_2_1
T_14_3_wire_logic_cluster/lc_1/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_7_lc_trk_g3_5
T_13_7_input_2_2
T_13_7_wire_logic_cluster/lc_2/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_7_lc_trk_g3_5
T_13_7_input_2_4
T_13_7_wire_logic_cluster/lc_4/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_input_2_7
T_13_7_wire_logic_cluster/lc_7/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_input_2_3
T_13_7_wire_logic_cluster/lc_3/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_input_2_5
T_13_7_wire_logic_cluster/lc_5/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_7_lc_trk_g3_5
T_13_7_input_2_6
T_13_7_wire_logic_cluster/lc_6/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_40
T_16_5_sp4_v_t_36
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_1/in_1

T_16_2_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_40
T_16_5_sp4_v_t_45
T_13_9_sp4_h_l_8
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_2/in_1

T_16_2_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_40
T_16_5_sp4_v_t_36
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_3/in_1

T_16_2_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_40
T_16_5_sp4_v_t_45
T_13_9_sp4_h_l_8
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_4/in_1

T_16_2_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_40
T_16_5_sp4_v_t_36
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_6/in_0

T_16_2_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_40
T_17_5_sp4_h_l_5
T_20_5_sp4_v_t_40
T_19_7_lc_trk_g1_5
T_19_7_wire_bram/ram/RE

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_8_lc_trk_g0_3
T_13_8_input_2_3
T_13_8_wire_logic_cluster/lc_3/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_8_lc_trk_g0_0
T_13_8_input_2_4
T_13_8_wire_logic_cluster/lc_4/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_8_lc_trk_g0_3
T_13_8_input_2_5
T_13_8_wire_logic_cluster/lc_5/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_8_lc_trk_g0_0
T_13_8_input_2_6
T_13_8_wire_logic_cluster/lc_6/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_8_lc_trk_g0_3
T_13_8_input_2_7
T_13_8_wire_logic_cluster/lc_7/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_8_lc_trk_g0_0
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_8_lc_trk_g0_3
T_13_8_input_2_1
T_13_8_wire_logic_cluster/lc_1/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_37
T_13_8_lc_trk_g0_0
T_13_8_input_2_2
T_13_8_wire_logic_cluster/lc_2/in_2

T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_37
T_14_6_sp4_v_t_45
T_13_9_lc_trk_g3_5
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.m2_e_0
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

End 

Net : BTN_N_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_21_sp12_v_t_23
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : G_108
T_15_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g1_7
T_15_3_wire_logic_cluster/lc_5/in_3

T_15_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g2_7
T_15_3_wire_logic_cluster/lc_1/in_0

T_15_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g2_7
T_15_3_wire_logic_cluster/lc_3/in_0

T_15_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g1_7
T_15_3_wire_logic_cluster/lc_4/in_0

End 

Net : G_109
T_15_3_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g1_4
T_15_3_wire_logic_cluster/lc_0/in_3

T_15_3_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g1_4
T_15_3_wire_logic_cluster/lc_7/in_0

T_15_3_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g1_4
T_15_3_wire_logic_cluster/lc_4/in_3

T_15_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g0_4
T_15_4_wire_logic_cluster/lc_1/in_3

T_15_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g0_4
T_15_4_wire_logic_cluster/lc_2/in_0

End 

Net : G_110
T_15_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g2_5
T_15_3_wire_logic_cluster/lc_2/in_3

T_15_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g2_5
T_15_3_input_2_5
T_15_3_wire_logic_cluster/lc_5/in_2

T_15_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g2_5
T_15_3_input_2_1
T_15_3_wire_logic_cluster/lc_1/in_2

T_15_3_wire_logic_cluster/lc_5/out
T_15_4_lc_trk_g0_5
T_15_4_input_2_1
T_15_4_wire_logic_cluster/lc_1/in_2

T_15_3_wire_logic_cluster/lc_5/out
T_15_4_lc_trk_g0_5
T_15_4_wire_logic_cluster/lc_2/in_1

End 

Net : G_110_cascade_
T_15_3_wire_logic_cluster/lc_5/ltout
T_15_3_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_inst.ftdi_input_inst.un2_oPacketAvail_iZ0
T_15_4_wire_logic_cluster/lc_2/out
T_16_3_sp4_v_t_37
T_13_7_sp4_h_l_5
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_3/in_3

End 

Net : N_1260_i
T_21_1_wire_logic_cluster/lc_2/out
T_21_0_lc_trk_g0_2
T_21_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_1259_i
T_21_4_wire_logic_cluster/lc_0/out
T_22_0_span4_vert_36
T_22_0_lc_trk_g0_4
T_22_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_1258_i
T_18_1_wire_logic_cluster/lc_4/out
T_19_0_span4_vert_25
T_15_0_span4_horz_r_0
T_15_0_lc_trk_g1_0
T_15_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_1257_i
T_15_2_wire_logic_cluster/lc_0/out
T_14_2_sp4_h_l_8
T_13_0_span4_vert_12
T_13_0_lc_trk_g0_4
T_13_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : G_120
T_12_7_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_3/in_1

T_12_7_wire_logic_cluster/lc_3/out
T_13_7_sp4_h_l_6
T_17_7_sp4_h_l_6
T_20_7_sp4_v_t_43
T_20_8_lc_trk_g2_3
T_20_8_wire_logic_cluster/lc_0/in_3

T_12_7_wire_logic_cluster/lc_3/out
T_13_7_sp4_h_l_6
T_17_7_sp4_h_l_6
T_20_7_sp4_v_t_43
T_20_9_lc_trk_g2_6
T_20_9_input_2_2
T_20_9_wire_logic_cluster/lc_2/in_2

End 

Net : G_119
T_16_8_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g2_3
T_16_8_wire_logic_cluster/lc_2/in_1

End 

Net : PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_CO
T_12_31_wire_pll/LOCK
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : G_118_cascade_
T_16_8_wire_logic_cluster/lc_2/ltout
T_16_8_wire_logic_cluster/lc_3/in_2

End 

Net : G_118
T_16_8_wire_logic_cluster/lc_2/out
T_16_8_lc_trk_g3_2
T_16_8_wire_logic_cluster/lc_2/in_3

T_16_8_wire_logic_cluster/lc_2/out
T_17_8_sp4_h_l_4
T_19_8_lc_trk_g2_1
T_19_8_input0_5
T_19_8_wire_bram/ram/WADDR_2

End 

Net : G_117
T_16_8_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g0_7
T_16_8_wire_logic_cluster/lc_3/in_0

T_16_8_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g3_7
T_16_8_wire_logic_cluster/lc_7/in_1

T_16_8_wire_logic_cluster/lc_7/out
T_14_8_sp12_h_l_1
T_19_8_lc_trk_g1_5
T_19_8_input0_6
T_19_8_wire_bram/ram/WADDR_1

End 

Net : G_116_cascade_
T_16_8_wire_logic_cluster/lc_6/ltout
T_16_8_wire_logic_cluster/lc_7/in_2

End 

Net : G_116
T_16_8_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g2_6
T_16_8_wire_logic_cluster/lc_3/in_3

T_16_8_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_6/out
T_15_8_sp12_h_l_0
T_19_8_lc_trk_g0_3
T_19_8_input0_7
T_19_8_wire_bram/ram/WADDR_0

End 

Net : G_115
T_16_6_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g1_7
T_16_6_wire_logic_cluster/lc_7/in_3

T_16_6_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_43
T_17_8_sp4_h_l_0
T_19_8_lc_trk_g3_5
T_19_8_wire_bram/ram/WE

T_16_6_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_43
T_16_0_span4_vert_43
T_15_3_lc_trk_g3_3
T_15_3_wire_logic_cluster/lc_7/in_3

End 

Net : G_114
T_15_3_wire_logic_cluster/lc_6/out
T_15_0_span12_vert_16
T_15_6_lc_trk_g3_7
T_15_6_wire_logic_cluster/lc_2/in_0

T_15_3_wire_logic_cluster/lc_6/out
T_16_0_span4_vert_37
T_16_4_sp4_v_t_45
T_16_6_lc_trk_g3_0
T_16_6_input_2_7
T_16_6_wire_logic_cluster/lc_7/in_2

T_15_3_wire_logic_cluster/lc_6/out
T_16_0_span4_vert_37
T_16_4_sp4_v_t_45
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_inst_ftdi_input_inst_oTxFull_0
T_15_3_wire_logic_cluster/lc_0/out
T_15_3_lc_trk_g1_0
T_15_3_wire_logic_cluster/lc_6/in_3

End 

Net : iRxF_n_c
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_18_9_sp4_v_t_47
T_19_9_sp4_h_l_3
T_20_9_lc_trk_g2_3
T_20_9_wire_logic_cluster/lc_2/in_1

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_21_7_sp4_v_t_40
T_20_8_lc_trk_g3_0
T_20_8_input_2_7
T_20_8_wire_logic_cluster/lc_7/in_2

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_21_7_sp4_v_t_40
T_20_8_lc_trk_g3_0
T_20_8_wire_logic_cluster/lc_3/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_21_7_sp4_v_t_40
T_20_8_lc_trk_g3_0
T_20_8_wire_logic_cluster/lc_0/in_1

End 

Net : iTxE_n_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_9_sp12_v_t_23
T_19_9_sp12_h_l_0
T_20_9_lc_trk_g0_4
T_20_9_wire_logic_cluster/lc_2/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_9_sp12_v_t_23
T_19_9_sp12_h_l_0
T_18_9_sp4_h_l_1
T_21_5_sp4_v_t_36
T_20_8_lc_trk_g2_4
T_20_8_input_2_0
T_20_8_wire_logic_cluster/lc_0/in_2

End 

Net : ioFifoData_in_0
T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span12_vert_12
T_14_7_sp12_h_l_0
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_4/in_0

End 

Net : ioFifoData_in_1
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_32
T_15_3_sp4_v_t_41
T_16_7_sp4_h_l_4
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_1/in_0

End 

Net : ioFifoData_in_2
T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_12
T_11_7_sp12_h_l_0
T_18_7_lc_trk_g1_0
T_18_7_wire_logic_cluster/lc_3/in_0

End 

Net : ioFifoData_in_3
T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_12
T_21_2_sp4_v_t_44
T_18_6_sp4_h_l_2
T_18_6_lc_trk_g1_7
T_18_6_wire_logic_cluster/lc_4/in_0

End 

Net : ioFifoData_in_4
T_19_0_wire_io_cluster/io_1/D_IN_0
T_19_0_span4_vert_44
T_19_4_sp4_v_t_37
T_18_7_lc_trk_g2_5
T_18_7_wire_logic_cluster/lc_7/in_0

End 

Net : ioFifoData_in_5
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_lc_trk_g3_0
T_18_7_wire_logic_cluster/lc_2/in_3

End 

Net : ioFifoData_in_6
T_19_31_wire_io_cluster/io_0/D_IN_0
T_19_19_sp12_v_t_23
T_19_7_sp12_v_t_23
T_19_5_sp4_v_t_47
T_18_7_lc_trk_g0_1
T_18_7_wire_logic_cluster/lc_6/in_1

End 

Net : ioFifoData_in_7
T_19_31_wire_io_cluster/io_1/D_IN_0
T_19_25_sp12_v_t_23
T_19_13_sp12_v_t_23
T_20_13_sp12_h_l_0
T_21_13_sp4_h_l_3
T_20_9_sp4_v_t_45
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_1/in_3

End 

Net : oTx_n_rep0_ess
T_20_6_wire_logic_cluster/lc_4/out
T_19_6_sp4_h_l_0
T_18_2_sp4_v_t_40
T_15_2_sp4_h_l_5
T_15_2_lc_trk_g1_0
T_15_2_wire_logic_cluster/lc_0/in_3

End 

Net : oTx_n_rep1_ess
T_20_6_wire_logic_cluster/lc_3/out
T_20_6_sp4_h_l_11
T_19_2_sp4_v_t_41
T_19_0_span4_vert_13
T_18_1_lc_trk_g2_5
T_18_1_wire_logic_cluster/lc_4/in_3

End 

Net : oTx_n_rep2_ess
T_21_6_wire_logic_cluster/lc_2/out
T_21_3_sp4_v_t_44
T_21_4_lc_trk_g3_4
T_21_4_wire_logic_cluster/lc_0/in_3

End 

Net : oTx_n_rep3_ess
T_21_6_wire_logic_cluster/lc_1/out
T_21_0_span12_vert_13
T_21_1_lc_trk_g2_5
T_21_1_wire_logic_cluster/lc_2/in_3

End 

Net : oTx_n_rep4_ess
T_20_6_wire_logic_cluster/lc_1/out
T_20_2_sp4_v_t_39
T_20_3_lc_trk_g2_7
T_20_3_wire_logic_cluster/lc_6/in_3

End 

Net : G_113
T_15_6_wire_logic_cluster/lc_2/out
T_15_6_lc_trk_g3_2
T_15_6_wire_logic_cluster/lc_2/in_3

T_15_6_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g1_2
T_16_6_wire_logic_cluster/lc_7/in_0

T_15_6_wire_logic_cluster/lc_2/out
T_16_5_sp4_v_t_37
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_1/in_3

End 

Net : P1A4_c_i
T_18_3_wire_logic_cluster/lc_2/out
T_18_0_span4_vert_28
T_18_0_lc_trk_g0_4
T_18_0_wire_io_cluster/io_1/OUT_ENB

T_18_3_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_8
T_18_5_sp12_v_t_23
T_18_17_sp12_v_t_23
T_19_29_sp12_h_l_0
T_20_29_sp4_h_l_3
T_19_29_sp4_v_t_38
T_19_31_lc_trk_g0_3
T_19_31_wire_io_cluster/io_0/OUT_ENB

T_18_3_wire_logic_cluster/lc_2/out
T_18_0_span12_vert_8
T_18_5_sp12_v_t_23
T_18_17_sp12_v_t_23
T_19_29_sp12_h_l_0
T_20_29_sp4_h_l_3
T_19_29_sp4_v_t_38
T_19_31_lc_trk_g1_3
T_19_31_wire_io_cluster/io_1/OUT_ENB

End 

Net : P1A1_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_4/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_2/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_14_7_lc_trk_g0_7
T_14_7_input_2_3
T_14_7_wire_logic_cluster/lc_3/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g2_2
T_15_7_input_2_0
T_15_7_wire_logic_cluster/lc_0/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_3/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_13_7_sp4_v_t_38
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_1
T_15_7_lc_trk_g2_1
T_15_7_wire_logic_cluster/lc_4/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_1
T_15_7_lc_trk_g2_1
T_15_7_input_2_5
T_15_7_wire_logic_cluster/lc_5/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g2_2
T_15_7_input_2_6
T_15_7_wire_logic_cluster/lc_6/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_1
T_15_7_lc_trk_g2_1
T_15_7_input_2_7
T_15_7_wire_logic_cluster/lc_7/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_14_8_lc_trk_g0_0
T_14_8_input_2_2
T_14_8_wire_logic_cluster/lc_2/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_3/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_10
T_14_8_lc_trk_g1_7
T_14_8_wire_logic_cluster/lc_1/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_14_8_lc_trk_g0_0
T_14_8_input_2_4
T_14_8_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_10
T_14_8_lc_trk_g1_7
T_14_8_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_14_9_lc_trk_g1_3
T_14_9_input_2_4
T_14_9_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_32
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_10
T_14_7_sp4_h_l_10
T_16_7_lc_trk_g3_7
T_16_7_wire_logic_cluster/lc_7/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_input_2_4
T_14_10_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_16_9_lc_trk_g0_7
T_16_9_wire_logic_cluster/lc_3/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_13_9_sp4_h_l_5
T_16_9_sp4_v_t_47
T_15_11_lc_trk_g2_2
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_45
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_13_9_sp4_h_l_5
T_16_9_sp4_v_t_47
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_3/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_11_9_sp4_h_l_3
T_14_9_sp4_v_t_45
T_14_12_lc_trk_g1_5
T_14_12_input_2_4
T_14_12_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_10
T_17_8_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_10
T_17_8_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_1/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_45
T_10_8_sp4_h_l_2
T_14_8_sp4_h_l_10
T_17_8_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_5/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_13_9_sp4_h_l_5
T_16_9_sp4_v_t_47
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_3/in_0

End 

Net : N_1261_i
T_20_3_wire_logic_cluster/lc_6/out
T_20_3_sp4_h_l_1
T_19_0_span4_vert_30
T_19_0_lc_trk_g0_6
T_19_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : G_112
T_15_3_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g1_3
T_15_3_wire_logic_cluster/lc_6/in_0

T_15_3_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g1_3
T_15_3_wire_logic_cluster/lc_2/in_0

T_15_3_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g1_3
T_15_3_wire_logic_cluster/lc_3/in_1

T_15_3_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g0_3
T_15_4_wire_logic_cluster/lc_1/in_0

T_15_3_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g0_3
T_15_4_wire_logic_cluster/lc_2/in_3

End 

Net : G_111_cascade_
T_15_3_wire_logic_cluster/lc_1/ltout
T_15_3_wire_logic_cluster/lc_2/in_2

End 

Net : G_111
T_15_3_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g3_1
T_15_3_wire_logic_cluster/lc_0/in_0

T_15_3_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g3_1
T_15_3_wire_logic_cluster/lc_1/in_3

T_15_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g1_1
T_15_4_wire_logic_cluster/lc_1/in_1

T_15_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g1_1
T_15_4_input_2_2
T_15_4_wire_logic_cluster/lc_2/in_2

End 

Net : top_pll_inst.wPllLocked_iso_i
T_12_30_wire_logic_cluster/lc_3/out
T_12_31_lc_trk_g0_3
T_12_31_wire_gbuf/in

End 

Net : wPllLocked
T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_14_12_lc_trk_g2_3
T_14_12_wire_logic_cluster/lc_4/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_14_14_sp12_h_l_0
T_13_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_11_lc_trk_g2_4
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_14_6_sp4_v_t_39
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_3/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_14_14_sp12_h_l_0
T_13_14_sp4_h_l_1
T_16_10_sp4_v_t_42
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_15_10_sp4_h_l_4
T_15_10_lc_trk_g0_1
T_15_10_wire_logic_cluster/lc_7/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_46
T_15_10_sp4_h_l_4
T_15_10_lc_trk_g0_1
T_15_10_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_14_14_sp12_h_l_0
T_13_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_16_6_sp4_v_t_44
T_15_8_lc_trk_g2_1
T_15_8_wire_logic_cluster/lc_2/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_13_0_span12_vert_11
T_13_2_lc_trk_g2_0
T_13_2_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_sp4_h_l_9
T_12_2_sp4_v_t_38
T_12_0_span4_vert_14
T_12_0_lc_trk_g1_6
T_12_0_wire_gbuf/in

End 

Net : wPllLocked_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_3_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_3_glb2local_1
T_15_3_lc_trk_g0_5
T_15_3_wire_logic_cluster/lc_6/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_4_glb2local_3
T_14_4_lc_trk_g0_7
T_14_4_wire_logic_cluster/lc_1/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_7_glb2local_1
T_12_7_lc_trk_g0_5
T_12_7_wire_logic_cluster/lc_3/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_5_glb2local_2
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_1/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_5_glb2local_2
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_3/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_6_glb2local_1
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_6/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_6_glb2local_2
T_15_6_lc_trk_g0_6
T_15_6_input_2_4
T_15_6_wire_logic_cluster/lc_4/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_6_glb2local_1
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_2/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_glb2local_1
T_16_6_lc_trk_g0_5
T_16_6_wire_logic_cluster/lc_1/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_7_glb2local_3
T_15_7_lc_trk_g0_7
T_15_7_wire_logic_cluster/lc_0/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_9_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_7_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_8_glb2local_2
T_15_8_lc_trk_g0_6
T_15_8_input_2_0
T_15_8_wire_logic_cluster/lc_0/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_8_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_8_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_11_glb2local_0
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_12_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_9_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_9_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_glb2local_2
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_3/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_glb2local_2
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_7/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_glb2local_1
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_2/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_glb2local_1
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_7/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_11_glb2local_0
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_3/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_7_glb2local_3
T_20_7_lc_trk_g0_7
T_20_7_wire_logic_cluster/lc_0/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_7_glb2local_3
T_20_7_lc_trk_g0_7
T_20_7_input_2_3
T_20_7_wire_logic_cluster/lc_3/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_7_glb2local_3
T_20_7_lc_trk_g0_7
T_20_7_wire_logic_cluster/lc_5/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_12_glb2local_2
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_3/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_9_glb2local_1
T_20_9_lc_trk_g0_5
T_20_9_wire_logic_cluster/lc_3/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_30_glb2local_1
T_12_30_lc_trk_g0_5
T_12_30_wire_logic_cluster/lc_3/in_0

End 

Net : wPllLocked_iso_i_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_glb2local_0
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_4/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_8_glb2local_2
T_16_8_lc_trk_g0_6
T_16_8_wire_logic_cluster/lc_6/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_8_glb2local_2
T_16_8_lc_trk_g0_6
T_16_8_wire_logic_cluster/lc_7/in_3

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_8_glb2local_2
T_16_8_lc_trk_g0_6
T_16_8_wire_logic_cluster/lc_2/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_6_glb2local_0
T_16_6_lc_trk_g0_4
T_16_6_wire_logic_cluster/lc_7/in_1

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_9_glb2local_2
T_20_9_lc_trk_g0_6
T_20_9_wire_logic_cluster/lc_1/in_1

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_5/in_1

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_1/in_1

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_3/in_3

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_glb2local_0
T_15_3_lc_trk_g0_4
T_15_3_input_2_4
T_15_3_wire_logic_cluster/lc_4/in_2

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_7_glb2local_1
T_20_7_lc_trk_g0_5
T_20_7_wire_logic_cluster/lc_2/in_1

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_6_wire_logic_cluster/lc_5/s_r

End 

Net : wRamRdData_0
T_19_8_wire_bram/ram/RDATA_0
T_17_8_sp12_h_l_1
T_16_0_span12_vert_14
T_16_0_span4_vert_31
T_12_0_span4_horz_r_1
T_13_0_lc_trk_g0_5
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_1
T_19_8_wire_bram/ram/RDATA_2
T_19_8_sp12_h_l_1
T_18_0_span12_vert_14
T_18_0_span4_vert_31
T_14_0_span4_horz_r_1
T_15_0_lc_trk_g1_5
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : wRamRdData_2
T_19_8_wire_bram/ram/RDATA_4
T_19_8_sp4_h_l_11
T_22_4_sp4_v_t_40
T_22_0_span4_vert_40
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_3
T_19_8_wire_bram/ram/RDATA_6
T_18_8_sp4_h_l_10
T_21_4_sp4_v_t_47
T_21_0_span4_vert_43
T_21_0_lc_trk_g0_3
T_21_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_4
T_19_7_wire_bram/ram/RDATA_8
T_19_2_sp12_v_t_22
T_19_0_span12_vert_2
T_19_0_lc_trk_g1_2
T_19_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_5
T_19_7_wire_bram/ram/RDATA_10
T_19_7_sp12_h_l_1
T_18_0_span12_vert_13
T_18_0_lc_trk_g0_5
T_18_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wRamRdData_6
T_19_7_wire_bram/ram/RDATA_12
T_19_6_sp12_v_t_22
T_19_18_sp12_v_t_22
T_19_27_sp4_v_t_36
T_19_31_lc_trk_g1_1
T_19_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : wRamRdData_7
T_19_7_wire_bram/ram/RDATA_14
T_19_4_sp12_v_t_22
T_19_16_sp12_v_t_22
T_19_28_sp12_v_t_22
T_19_31_lc_trk_g1_2
T_19_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_48mhz
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_8_wire_bram/ram/WCLK

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_6_wire_logic_cluster/lc_3/clk

End 

Net : fifo_inst.ftdi_input_inst.SUMZ0Z_2_cascade_
T_15_3_wire_logic_cluster/lc_2/ltout
T_15_3_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.ftdi_input_inst.SUMZ0Z_3
T_15_4_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g0_1
T_15_3_wire_logic_cluster/lc_4/in_1

End 

Net : fifo_inst.ftdi_input_inst.un1_rWrStateZ0Z_1
T_16_8_wire_logic_cluster/lc_1/out
T_16_8_lc_trk_g0_1
T_16_8_wire_logic_cluster/lc_6/in_1

T_16_8_wire_logic_cluster/lc_1/out
T_16_8_lc_trk_g0_1
T_16_8_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.ftdi_input_inst.un1_rWrStateZ0Z_1_cascade_
T_16_8_wire_logic_cluster/lc_1/ltout
T_16_8_wire_logic_cluster/lc_2/in_2

End 

