// Seed: 3502538287
module module_0 #(
    parameter id_6 = 32'd4
) (
    output tri id_0
    , _id_6,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4
);
  logic [7:0] id_7;
  always @(posedge id_3 == "") begin : LABEL_0
    $signed(42);
    ;
  end
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    output supply1 id_12,
    output wand id_13
);
  assign id_8 = -1;
  logic id_15 = !id_10;
  wire  id_16 = id_5;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_10,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = 1'b0;
endmodule
