

================================================================
== Vitis HLS Report for 'shift_register'
================================================================
* Date:           Thu Apr  6 11:22:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_25
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.604 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%din_V = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 33 'read' 'din_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%din_V_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 34 'read' 'din_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%din_V_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 35 'read' 'din_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%din_V_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 36 'read' 'din_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%din_V_4 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 37 'read' 'din_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%din_V_5 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 38 'read' 'din_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%din_V_6 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 39 'read' 'din_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%din_V_7 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 40 'read' 'din_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%din_V_8 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 41 'read' 'din_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%din_V_9 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 42 'read' 'din_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%din_V_10 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 43 'read' 'din_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%din_V_11 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 44 'read' 'din_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%din_V_12 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 45 'read' 'din_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%din_V_13 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 46 'read' 'din_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%din_V_14 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 47 'read' 'din_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 4.60>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%shift_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %shift_flag"   --->   Operation 48 'read' 'shift_flag_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%shift_value_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %shift_value"   --->   Operation 49 'read' 'shift_value_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%din_V_15 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %data_in" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:16]   --->   Operation 50 'read' 'din_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i16 %shift_value_read" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 51 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i4 0, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 52 'sub' 'sub_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 53 [1/1] (2.06ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 53 'mux' 'tmp' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 54 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i4 1, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 54 'sub' 'sub_ln26_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 55 [1/1] (2.06ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_1" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 55 'mux' 'tmp_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 56 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i4 2, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 56 'sub' 'sub_ln26_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 57 [1/1] (2.06ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_2" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 57 'mux' 'tmp_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 58 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i4 3, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 58 'sub' 'sub_ln26_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 59 [1/1] (2.06ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_3" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 59 'mux' 'tmp_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i4 4, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 60 'sub' 'sub_ln26_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 61 [1/1] (2.06ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 61 'mux' 'tmp_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 62 [1/1] (1.73ns)   --->   "%sub_ln26_5 = sub i4 5, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 62 'sub' 'sub_ln26_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 63 [1/1] (2.06ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_5" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 63 'mux' 'tmp_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 64 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i4 6, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 64 'sub' 'sub_ln26_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 65 [1/1] (2.06ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_6" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 65 'mux' 'tmp_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 66 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i4 7, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 66 'sub' 'sub_ln26_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 67 [1/1] (2.06ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_7" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 67 'mux' 'tmp_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln26_8 = sub i4 8, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 68 'sub' 'sub_ln26_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 69 [1/1] (2.06ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_8" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 69 'mux' 'tmp_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln26_9 = sub i4 9, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 70 'sub' 'sub_ln26_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (2.06ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_9" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 71 'mux' 'tmp_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 72 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i4 10, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 72 'sub' 'sub_ln26_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (2.06ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_10" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 73 'mux' 'tmp_s' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (1.73ns)   --->   "%sub_ln26_11 = sub i4 11, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 74 'sub' 'sub_ln26_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 75 [1/1] (2.06ns)   --->   "%tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_11" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 75 'mux' 'tmp_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (1.73ns)   --->   "%sub_ln26_12 = sub i4 12, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 76 'sub' 'sub_ln26_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 77 [1/1] (2.06ns)   --->   "%tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_12" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 77 'mux' 'tmp_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i4 13, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 78 'sub' 'sub_ln26_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (2.06ns)   --->   "%tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_13" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 79 'mux' 'tmp_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i4 14, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 80 'sub' 'sub_ln26_14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (2.06ns)   --->   "%tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %sub_ln26_14" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 81 'mux' 'tmp_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 82 [1/1] (0.97ns)   --->   "%xor_ln26 = xor i4 %trunc_ln26, i4 15" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 82 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (2.06ns)   --->   "%tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %xor_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26]   --->   Operation 83 'mux' 'tmp_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (2.06ns)   --->   "%tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %trunc_ln26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 84 'mux' 'tmp_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %trunc_ln26, i4 1" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 85 'add' 'add_ln37' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (2.06ns)   --->   "%tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 86 'mux' 'tmp_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln37_1 = add i4 %trunc_ln26, i4 2" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 87 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (2.06ns)   --->   "%tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_1" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 88 'mux' 'tmp_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln37_2 = add i4 %trunc_ln26, i4 3" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 89 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (2.06ns)   --->   "%tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_2" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 90 'mux' 'tmp_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln37_3 = add i4 %trunc_ln26, i4 4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 91 'add' 'add_ln37_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (2.06ns)   --->   "%tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_3" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 92 'mux' 'tmp_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln37_4 = add i4 %trunc_ln26, i4 5" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 93 'add' 'add_ln37_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [1/1] (2.06ns)   --->   "%tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 94 'mux' 'tmp_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln37_5 = add i4 %trunc_ln26, i4 6" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 95 'add' 'add_ln37_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [1/1] (2.06ns)   --->   "%tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_5" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 96 'mux' 'tmp_21' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln37_6 = add i4 %trunc_ln26, i4 7" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 97 'add' 'add_ln37_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [1/1] (2.06ns)   --->   "%tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_6" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 98 'mux' 'tmp_22' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (0.97ns)   --->   "%xor_ln37 = xor i4 %trunc_ln26, i4 8" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 99 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/1] (2.06ns)   --->   "%tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %xor_ln37" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 100 'mux' 'tmp_23' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln37_7 = add i4 %trunc_ln26, i4 9" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 101 'add' 'add_ln37_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (2.06ns)   --->   "%tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_7" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 102 'mux' 'tmp_24' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln37_8 = add i4 %trunc_ln26, i4 10" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 103 'add' 'add_ln37_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (2.06ns)   --->   "%tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_8" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 104 'mux' 'tmp_25' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln37_9 = add i4 %trunc_ln26, i4 11" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 105 'add' 'add_ln37_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/1] (2.06ns)   --->   "%tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_9" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 106 'mux' 'tmp_26' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln37_10 = add i4 %trunc_ln26, i4 12" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 107 'add' 'add_ln37_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (2.06ns)   --->   "%tmp_27 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_10" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 108 'mux' 'tmp_27' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln37_11 = add i4 %trunc_ln26, i4 13" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 109 'add' 'add_ln37_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (2.06ns)   --->   "%tmp_28 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_11" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 110 'mux' 'tmp_28' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln37_12 = add i4 %trunc_ln26, i4 14" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 111 'add' 'add_ln37_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (2.06ns)   --->   "%tmp_29 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_12" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 112 'mux' 'tmp_29' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln37_13 = add i4 %trunc_ln26, i4 15" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 113 'add' 'add_ln37_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (2.06ns)   --->   "%tmp_30 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i4, i16 %din_V, i16 %din_V_1, i16 %din_V_2, i16 %din_V_3, i16 %din_V_4, i16 %din_V_5, i16 %din_V_6, i16 %din_V_7, i16 %din_V_8, i16 %din_V_9, i16 %din_V_10, i16 %din_V_11, i16 %din_V_12, i16 %din_V_13, i16 %din_V_14, i16 %din_V_15, i4 %add_ln37_13" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37]   --->   Operation 114 'mux' 'tmp_30' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.80ns)   --->   "%select_ln4 = select i1 %shift_flag_read, i16 %tmp_14, i16 %tmp_30" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 115 'select' 'select_ln4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.80ns)   --->   "%select_ln4_1 = select i1 %shift_flag_read, i16 %tmp_13, i16 %tmp_29" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 116 'select' 'select_ln4_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.80ns)   --->   "%select_ln4_2 = select i1 %shift_flag_read, i16 %tmp_12, i16 %tmp_28" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 117 'select' 'select_ln4_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.80ns)   --->   "%select_ln4_3 = select i1 %shift_flag_read, i16 %tmp_11, i16 %tmp_27" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 118 'select' 'select_ln4_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.80ns)   --->   "%select_ln4_4 = select i1 %shift_flag_read, i16 %tmp_10, i16 %tmp_26" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 119 'select' 'select_ln4_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.80ns)   --->   "%select_ln4_5 = select i1 %shift_flag_read, i16 %tmp_s, i16 %tmp_25" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 120 'select' 'select_ln4_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.80ns)   --->   "%select_ln4_6 = select i1 %shift_flag_read, i16 %tmp_9, i16 %tmp_24" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 121 'select' 'select_ln4_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.80ns)   --->   "%select_ln4_7 = select i1 %shift_flag_read, i16 %tmp_8, i16 %tmp_23" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 122 'select' 'select_ln4_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.80ns)   --->   "%select_ln4_8 = select i1 %shift_flag_read, i16 %tmp_7, i16 %tmp_22" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 123 'select' 'select_ln4_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.80ns)   --->   "%select_ln4_9 = select i1 %shift_flag_read, i16 %tmp_6, i16 %tmp_21" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 124 'select' 'select_ln4_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.80ns)   --->   "%select_ln4_10 = select i1 %shift_flag_read, i16 %tmp_5, i16 %tmp_20" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 125 'select' 'select_ln4_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.80ns)   --->   "%select_ln4_11 = select i1 %shift_flag_read, i16 %tmp_4, i16 %tmp_19" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 126 'select' 'select_ln4_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.80ns)   --->   "%select_ln4_12 = select i1 %shift_flag_read, i16 %tmp_3, i16 %tmp_18" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 127 'select' 'select_ln4_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.80ns)   --->   "%select_ln4_13 = select i1 %shift_flag_read, i16 %tmp_2, i16 %tmp_17" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 128 'select' 'select_ln4_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.80ns)   --->   "%select_ln4_14 = select i1 %shift_flag_read, i16 %tmp_1, i16 %tmp_16" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 129 'select' 'select_ln4_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.80ns)   --->   "%select_ln4_15 = select i1 %shift_flag_read, i16 %tmp, i16 %tmp_15" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 130 'select' 'select_ln4_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 131 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_15" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 131 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 132 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_15" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 132 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 133 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_14" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 133 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 134 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_14" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 134 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 135 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_13" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 135 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 136 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_13" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 136 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 137 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_12" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 137 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_12" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 138 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 139 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_11" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 139 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 140 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_11" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 140 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 141 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_10" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 141 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 142 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_10" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 142 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 143 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_9" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 143 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_9" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 144 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 145 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_8" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 145 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 146 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_8" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 146 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 147 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_7" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 147 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 148 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_7" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 148 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 149 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_6" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 149 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 150 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_6" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 150 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 151 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_5" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 151 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 152 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_5" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 152 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 153 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 153 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 154 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 154 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 155 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_3" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 155 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 156 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_3" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 156 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 157 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_2" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 157 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 158 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_2" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 158 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 159 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_1" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 159 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 160 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4_1" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 160 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 161 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 161 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4]   --->   Operation 162 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_in"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %shift_value"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %shift_value, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %shift_flag"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %shift_flag, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_out"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 171 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %data_out, i16 %select_ln4" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:44]   --->   Operation 171 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [../../../../OneDrive/Desktop/vitis/shift_reg.cpp:46]   --->   Operation 172 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 4.6ns
The critical path consists of the following:
	wire read operation ('shift_value_read') on port 'shift_value' [7]  (0 ns)
	'add' operation ('add_ln37_13', ../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37) [94]  (1.74 ns)
	'mux' operation ('tmp_30', ../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37) [95]  (2.06 ns)
	'select' operation ('select_ln4', ../../../../OneDrive/Desktop/vitis/shift_reg.cpp:4) [96]  (0.805 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
