
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000799                       # Number of seconds simulated
sim_ticks                                   799168000                       # Number of ticks simulated
final_tick                               2255239680000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               36802015                       # Simulator instruction rate (inst/s)
host_op_rate                                 36801913                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              300157301                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728848                       # Number of bytes of host memory used
host_seconds                                     2.66                       # Real time elapsed on the host
sim_insts                                    97984743                       # Number of instructions simulated
sim_ops                                      97984743                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       314048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             490432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       314048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        314048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                978                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    392968687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    220709538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613678225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    392968687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        392968687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78321454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78321454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78321454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    392968687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    220709538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691999680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        978                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      978                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 487168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  490496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     799123500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.423594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.117853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.508656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1379     47.57%     47.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          856     29.53%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          285      9.83%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      4.35%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           81      2.79%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      1.28%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      1.17%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.62%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           83      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.719298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.408068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.560472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      1.75%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      7.02%     10.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6     10.53%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      5.26%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      7.02%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12     21.05%     54.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10     17.54%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      7.02%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      5.26%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      1.75%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      3.51%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.75%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      3.51%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.789474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.759130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     61.40%     61.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.75%     63.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     33.33%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     96605500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               239330500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12691.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31441.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       609.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     470                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92469.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9699480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5292375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26309400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3713040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            496306125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             41310000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              634503540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.676483                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     67529500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     701975500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12194280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6653625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32775600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2488320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            505789785                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             32999250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              644773980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            811.590274                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     52006750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     715944500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                716076500     89.70%     89.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1281500      0.16%     89.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80923500     10.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            798281500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          541315500     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            256959000     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18298                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.902940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.883667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.116333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181546                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133474                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58677                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2210                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2210                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192151                       # number of overall hits
system.cpu.dcache.overall_hits::total          192151                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26110                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67562                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          401                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          401                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93672                       # number of overall misses
system.cpu.dcache.overall_misses::total         93672                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    727259250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    727259250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1063378695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1063378695                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10274750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10274750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1790637945                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1790637945                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1790637945                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1790637945                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285823                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285823                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285823                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.163613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.163613                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535191                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.153581                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.153581                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327727                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27853.667177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27853.667177                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15739.301604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15739.301604                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 25622.817955                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25622.817955                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19116.042627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19116.042627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19116.042627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19116.042627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41975                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.025078                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13127                       # number of writebacks
system.cpu.dcache.writebacks::total             13127                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17131                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58460                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75591                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75591                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8979                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9102                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18081                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    263222000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263222000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    146087550                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146087550                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    409309550                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    409309550                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    409309550                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    409309550                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085791                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085791                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063259                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063259                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29315.291235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29315.291235                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16050.049440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16050.049440                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21966.517857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21966.517857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22637.550467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22637.550467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22637.550467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22637.550467                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10424                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.927073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.569935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    24.841613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   487.085460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.048519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.951339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333930                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149377                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149377                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149377                       # number of overall hits
system.cpu.icache.overall_hits::total          149377                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12373                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12373                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12373                       # number of overall misses
system.cpu.icache.overall_misses::total         12373                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    575585478                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    575585478                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    575585478                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    575585478                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    575585478                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    575585478                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161750                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161750                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161750                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161750                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.076495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076495                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.076495                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076495                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.076495                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076495                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46519.476117                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46519.476117                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46519.476117                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46519.476117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46519.476117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46519.476117                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1896                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.176471                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1941                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1941                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1941                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1941                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1941                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1941                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10432                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10432                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    463623514                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    463623514                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    463623514                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    463623514                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    463623514                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    463623514                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064495                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44442.438075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44442.438075                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44442.438075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44442.438075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44442.438075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44442.438075                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7783                       # number of replacements
system.l2.tags.tagsinuse                 16225.520158                       # Cycle average of tags in use
system.l2.tags.total_refs                       18283                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.349094                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9818.620030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        975.797013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4061.024664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   926.682710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   443.395741                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.027063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    686445                       # Number of tag accesses
system.l2.tags.data_accesses                   686445                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5510                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7002                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12512                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13127                       # number of Writeback hits
system.l2.Writeback_hits::total                 13127                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8539                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15541                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21051                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5510                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15541                       # number of overall hits
system.l2.overall_hits::total                   21051                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4908                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2199                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7107                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 559                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4908                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2758                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7666                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4908                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2758                       # number of overall misses
system.l2.overall_misses::total                  7666                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    395187500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    184062500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       579250000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     45565999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45565999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    395187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    229628499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        624815999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    395187500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    229628499                       # number of overall miss cycles
system.l2.overall_miss_latency::total       624815999                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19619                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13127                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13127                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9098                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10418                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28717                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10418                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28717                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.471108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.238996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.362251                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061442                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.471108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.150719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266950                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.471108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.150719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266950                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80519.050530                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83702.819463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81504.150837                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81513.415027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81513.415027                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80519.050530                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83259.064177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81504.826376                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80519.050530                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83259.064177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81504.826376                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  978                       # number of writebacks
system.l2.writebacks::total                       978                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4908                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7107                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            559                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7666                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    333676500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    156587000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    490263500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     38617501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38617501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    333676500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    195204501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    528881001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    333676500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    195204501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    528881001                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.471108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.238996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.362251                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061442                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.471108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.150719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.471108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.150719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266950                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67986.246944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71208.276489                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68983.185592                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18100.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18100.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69083.186047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69083.186047                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67986.246944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70777.556563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68990.477563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67986.246944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70777.556563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68990.477563                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7107                       # Transaction distribution
system.membus.trans_dist::ReadResp               7104                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               978                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               558                       # Transaction distribution
system.membus.trans_dist::ReadExResp              558                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       552960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       552968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  552968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8650                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14677000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40983495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          242371                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202832                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11049                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       176455                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81009                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.909155                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14002                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          441                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182107                       # DTB read hits
system.switch_cpus.dtb.read_misses               3025                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60009                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136811                       # DTB write hits
system.switch_cpus.dtb.write_misses              1245                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25448                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318918                       # DTB hits
system.switch_cpus.dtb.data_misses               4270                       # DTB misses
system.switch_cpus.dtb.data_acv                    79                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85457                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58532                       # ITB hits
system.switch_cpus.itb.fetch_misses               978                       # ITB misses
system.switch_cpus.itb.fetch_acv                   22                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59510                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1598336                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       388797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1257623                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              242371                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95011                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                734023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31808                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        18451                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161751                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7075                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1157642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.086366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.431706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           923772     79.80%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14677      1.27%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27787      2.40%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17696      1.53%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45313      3.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             9999      0.86%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18127      1.57%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7893      0.68%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92378      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1157642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.151640                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.786833                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           297386                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        660798                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150886                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33987                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14584                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11210                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1342                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1068758                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4282                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14584                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           315296                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          142700                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       383179                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166206                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        135676                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1014802                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1247                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24732                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           9097                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67874                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       678111                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1301462                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1298245                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2800                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493840                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           184269                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31882                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3546                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            226188                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34084                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19782                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             927768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            873383                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1503                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       227723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       129419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18449                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1157642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.754450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.431565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       799279     69.04%     69.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       143047     12.36%     81.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        70829      6.12%     87.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59078      5.10%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43914      3.79%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        21946      1.90%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12952      1.12%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4430      0.38%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2167      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1157642                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1349      4.57%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15595     52.81%     57.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12589     42.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516693     59.16%     59.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          751      0.09%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194575     22.28%     81.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140098     16.04%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         873383                       # Type of FU issued
system.switch_cpus.iq.rate                   0.546433                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29533                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033814                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2926739                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1179157                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8704                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4484                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4111                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         897917                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4539                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7432                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51645                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          997                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18387                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16551                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14584                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           88693                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         17965                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       974695                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190009                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147189                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21834                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         16676                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          997                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10012                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13701                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        860255                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186301                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13127                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19740                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324784                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117608                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138483                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.538219                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 839967                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832536                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402112                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            537945                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.520877                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747496                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       223219                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12510                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1118799                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.663124                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.638187                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       845796     75.60%     75.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       128298     11.47%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50798      4.54%     91.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19321      1.73%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24293      2.17%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7712      0.69%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8708      0.78%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4919      0.44%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28954      2.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1118799                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741902                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741902                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267166                       # Number of memory references committed
system.switch_cpus.commit.loads                138364                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98737                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712678                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433568     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142552     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129148     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741902                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28954                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2037753                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1969496                       # The number of ROB writes
system.switch_cpus.timesIdled                    6285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  440694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727227                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.197850                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.197850                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.454990                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.454990                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1144245                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          574234                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2693                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25407                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19633                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19630                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9098                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       666624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2011208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2677832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              14                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41865    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34060000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16616235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27897505                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.137460                       # Number of seconds simulated
sim_ticks                                137460300500                       # Number of ticks simulated
final_tick                               2393427975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 713358                       # Simulator instruction rate (inst/s)
host_op_rate                                   713358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              152229298                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740112                       # Number of bytes of host memory used
host_seconds                                   902.98                       # Real time elapsed on the host
sim_insts                                   644149054                       # Number of instructions simulated
sim_ops                                     644149054                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      5215616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     29717824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34933440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      5215616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5215616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14489472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14489472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        81494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       464341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              545835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        226398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     37942708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    216192049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             254134757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     37942708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37942708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       105408412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105408412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       105408412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     37942708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    216192049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            359543169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      545835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     297758                       # Number of write requests accepted
system.mem_ctrls.readBursts                    545835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   297758                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               34562112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  371328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15679232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34933440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19056512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52761                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          171                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16205                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       351                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  137460259000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                545835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               297758                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  139638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   54779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       219190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.211333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.728661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.377532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87489     39.91%     39.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68695     31.34%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25852     11.79%     83.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10563      4.82%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5640      2.57%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2860      1.30%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2630      1.20%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2046      0.93%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13415      6.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.535923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    219.059884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11951     98.58%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           56      0.46%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           19      0.16%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      0.12%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      0.07%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           10      0.08%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           11      0.09%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.07%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           10      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            5      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.208529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.622137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     31.403922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         11723     96.70%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           179      1.48%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            51      0.42%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            24      0.20%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            18      0.15%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           14      0.12%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           10      0.08%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            2      0.02%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           19      0.16%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.07%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            7      0.06%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            9      0.07%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.01%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.01%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.02%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.01%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            6      0.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            4      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            5      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           10      0.08%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            3      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            5      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12123                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9199548492                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19325167242                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2700165000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17035.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35785.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       251.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    254.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   381554                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184266                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     162946.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                771747480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                421092375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1957932600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              806150880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           9077796000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          56165607495                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          34122816750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           103323143580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            743.413142                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  56257348718                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4590040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   76611178032                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                925079400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                504755625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2360896200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              791745840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           9077796000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          53487874890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          36471714000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           103619861955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            745.547959                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  60208886686                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4590040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   72659205564                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      398                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     180466                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    14846     38.99%     38.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.36%     39.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     140      0.37%     39.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   22951     60.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                38074                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     14829     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.46%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      140      0.47%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    14829     49.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 29935                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             131152611000     95.41%     95.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               112611000      0.08%     95.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                80164000      0.06%     95.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6115699000      4.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         137461085000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998855                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646116                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786232                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          1      0.12%      0.12% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.12%      0.25% # number of syscalls executed
system.cpu.kern.syscall::3                        624     77.23%     77.48% # number of syscalls executed
system.cpu.kern.syscall::4                          8      0.99%     78.47% # number of syscalls executed
system.cpu.kern.syscall::6                         24      2.97%     81.44% # number of syscalls executed
system.cpu.kern.syscall::17                        16      1.98%     83.42% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.12%     83.54% # number of syscalls executed
system.cpu.kern.syscall::45                        24      2.97%     86.51% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.12%     86.63% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.12%     86.76% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.12%     86.88% # number of syscalls executed
system.cpu.kern.syscall::71                        52      6.44%     93.32% # number of syscalls executed
system.cpu.kern.syscall::73                        18      2.23%     95.54% # number of syscalls executed
system.cpu.kern.syscall::74                        33      4.08%     99.63% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.12%     99.75% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.12%     99.88% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    808                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2147      3.69%      3.69% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.02%      3.71% # number of callpals executed
system.cpu.kern.callpal::swpipl                 33707     58.00%     61.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1004      1.73%     63.44% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     63.44% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     63.45% # number of callpals executed
system.cpu.kern.callpal::rti                     4090      7.04%     70.48% # number of callpals executed
system.cpu.kern.callpal::callsys                 3021      5.20%     75.68% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     75.69% # number of callpals executed
system.cpu.kern.callpal::rdunique               14126     24.31%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  58112                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3917                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  64                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3941                      
system.cpu.kern.mode_good::user                  3917                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch_good::kernel     0.638425                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.375000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.776246                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        15085523500     10.97%     10.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         108900711000     79.22%     90.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          13474850500      9.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2147                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2058068                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112352798                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2058068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.591393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         471367100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        471367100                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     95369808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95369808                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     16850460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16850460                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        70741                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        70741                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        70962                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        70962                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    112220268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112220268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    112220268                       # number of overall hits
system.cpu.dcache.overall_hits::total       112220268                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3153673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3153673                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1806260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1806260                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         5349                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5349                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4959933                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4959933                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4959933                       # number of overall misses
system.cpu.dcache.overall_misses::total       4959933                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 104992335849                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104992335849                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  82996172256                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  82996172256                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    133279216                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    133279216                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        65000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        65000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 187988508105                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 187988508105                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 187988508105                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 187988508105                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     98523481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     98523481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     18656720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18656720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        76090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        70967                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        70967                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    117180201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117180201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    117180201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117180201                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.032009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032009                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.096816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096816                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.070298                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070298                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000070                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000070                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.042327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.042327                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042327                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 33292.080647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33292.080647                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 45949.183537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45949.183537                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 24916.660310                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24916.660310                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 37901.420867                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37901.420867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 37901.420867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37901.420867                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7014873                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33438                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            175049                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1187                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.073768                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.170177                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       597855                       # number of writebacks
system.cpu.dcache.writebacks::total            597855                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1417459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1417459                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1487888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487888                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1744                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1744                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2905347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2905347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2905347                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2905347                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1736214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1736214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       318372                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318372                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3605                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3605                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2054586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2054586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2054586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2054586                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2594                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2594                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4666                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4666                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  45011287757                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  45011287757                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13777383857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13777383857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     66463034                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     66463034                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        57500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        57500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  58788671614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58788671614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  58788671614                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58788671614                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    389014000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    389014000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    452322000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    452322000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    841336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    841336000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.017065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.047378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000070                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017534                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25924.965331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25924.965331                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 43274.483488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43274.483488                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18436.347850                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18436.347850                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 28613.390539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28613.390539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 28613.390539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28613.390539                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187748.069498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 187748.069498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174372.397841                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 174372.397841                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 180312.044578                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 180312.044578                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            480499                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.332259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            60556271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            480499                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.027881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.332259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122547121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122547121                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     60521444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        60521444                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     60521444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         60521444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     60521444                       # number of overall hits
system.cpu.icache.overall_hits::total        60521444                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       511819                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        511819                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       511819                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         511819                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       511819                       # number of overall misses
system.cpu.icache.overall_misses::total        511819                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  13179863069                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13179863069                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  13179863069                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13179863069                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  13179863069                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13179863069                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     61033263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61033263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     61033263                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61033263                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     61033263                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61033263                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008386                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008386                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25751.023446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25751.023446                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25751.023446                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25751.023446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25751.023446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25751.023446                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5968                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               218                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.376147                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        31225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31225                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        31225                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31225                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        31225                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31225                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       480594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       480594                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       480594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       480594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       480594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       480594                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11517051074                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11517051074                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11517051074                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11517051074                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11517051074                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11517051074                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007874                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23964.200706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23964.200706                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23964.200706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23964.200706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23964.200706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23964.200706                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73954                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2594                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4578188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               905000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               162000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              105000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1330000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4758000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           415636303                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6738000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71823785                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                71561                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        71360                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        71360                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          201                       # number of demand (read+write) misses
system.iocache.demand_misses::total               201                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          201                       # number of overall misses
system.iocache.overall_misses::total              201                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     24222378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     24222378                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  15749211140                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  15749211140                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     24222378                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     24222378                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     24222378                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     24222378                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          201                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             201                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          201                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            201                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120509.343284                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120509.343284                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220700.828756                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220700.828756                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120509.343284                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120509.343284                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120509.343284                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120509.343284                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        145140                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                21387                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.786366                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          201                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          201                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          201                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13647378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13647378                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  12037921710                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  12037921710                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     13647378                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13647378                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     13647378                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13647378                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67897.402985                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67897.402985                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168692.849075                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168692.849075                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67897.402985                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67897.402985                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67897.402985                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67897.402985                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    555041                       # number of replacements
system.l2.tags.tagsinuse                 16018.221917                       # Cycle average of tags in use
system.l2.tags.total_refs                     1334866                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    555041                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.404986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10859.623695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         76.535577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        350.167093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1347.462719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3384.432833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.662819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.021373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.082243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.206569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51065281                       # Number of tag accesses
system.l2.tags.data_accesses                 51065281                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       398930                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1403274                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1802204                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           597855                       # number of Writeback hits
system.l2.Writeback_hits::total                597855                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   67                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       190331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190331                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        398930                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1593605                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1992535                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       398930                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1593605                       # number of overall hits
system.l2.overall_hits::total                 1992535                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        81499                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       336145                       # number of ReadReq misses
system.l2.ReadReq_misses::total                417644                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       128326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              128326                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        81499                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       464471                       # number of demand (read+write) misses
system.l2.demand_misses::total                 545970                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        81499                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       464471                       # number of overall misses
system.l2.overall_misses::total                545970                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   6842381872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  28539010766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35381392638                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  11435514571                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11435514571                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   6842381872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  39974525337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46816907209                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   6842381872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  39974525337                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46816907209                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       480429                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1739419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2219848                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       597855                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            597855                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              116                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       318657                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            318657                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       480429                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2058076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2538505                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       480429                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2058076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2538505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.169638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.193251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.188141                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.422414                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.422414                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.402709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.402709                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.169638                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.225682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215075                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.169638                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.225682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215075                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83956.635934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84900.893263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84716.631002                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1285.673469                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1285.673469                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89112.997919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89112.997919                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83956.635934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86064.631241                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85749.962835                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83956.635934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86064.631241                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85749.962835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               155038                       # number of writebacks
system.l2.writebacks::total                    155038                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  2                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        81497                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       336145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           417642                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       128326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         128326                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        81497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       464471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            545968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        81497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       464471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           545968                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         2072                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2594                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2594                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4666                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4666                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   5817715128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  24353988734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  30171703862                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       882540                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       882540                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   9848545429                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9848545429                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   5817715128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  34202534163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40020249291                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   5817715128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  34202534163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40020249291                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    360006000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    360006000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    418600000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    418600000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    778606000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    778606000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.169634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.193251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.188140                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.422414                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.422414                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.402709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.402709                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.169634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.225682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.169634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.225682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215075                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71385.635398                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72450.843338                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72242.982894                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18011.020408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18011.020408                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76746.297937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76746.297937                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71385.635398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73637.609588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73301.455930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71385.635398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73637.609588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73301.455930                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 173748.069498                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 173748.069498                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 161372.397841                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 161372.397841                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 166867.981140                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 166867.981140                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              419915                       # Transaction distribution
system.membus.trans_dist::ReadResp             419908                       # Transaction distribution
system.membus.trans_dist::WriteReq               2594                       # Transaction distribution
system.membus.trans_dist::WriteResp              2594                       # Transaction distribution
system.membus.trans_dist::Writeback            226398                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        71360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              171                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             171                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128204                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128204                       # Transaction distribution
system.membus.trans_dist::BadAddressError            8                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1247054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1256402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1470683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9134080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9134080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44855936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     44865476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53999556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              204                       # Total snoops (count)
system.membus.snoop_fanout::samples            848993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  848993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              848993                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8486498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2172836600                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                9500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72711215                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2900879169                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        58156747                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     47431746                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       624467                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     35196865                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        24548226                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     69.745490                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1085327                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        13102                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            103656152                       # DTB read hits
system.switch_cpus.dtb.read_misses             368153                       # DTB read misses
system.switch_cpus.dtb.read_acv                   799                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        101011535                       # DTB read accesses
system.switch_cpus.dtb.write_hits            19510141                       # DTB write hits
system.switch_cpus.dtb.write_misses             64025                       # DTB write misses
system.switch_cpus.dtb.write_acv                   68                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        17428665                       # DTB write accesses
system.switch_cpus.dtb.data_hits            123166293                       # DTB hits
system.switch_cpus.dtb.data_misses             432178                       # DTB misses
system.switch_cpus.dtb.data_acv                   867                       # DTB access violations
system.switch_cpus.dtb.data_accesses        118440200                       # DTB accesses
system.switch_cpus.itb.fetch_hits            58466060                       # ITB hits
system.switch_cpus.itb.fetch_misses             44416                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2107                       # ITB acv
system.switch_cpus.itb.fetch_accesses        58510476                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                248048618                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     72659919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              611717445                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            58156747                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     25633553                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             159781980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1977000                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 58                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        25245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4847944                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        71888                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          422                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          61033269                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        333115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    238375956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.566188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.435340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        140703549     59.03%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6361690      2.67%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4574222      1.92%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4796613      2.01%     65.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12156008      5.10%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3778952      1.59%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3994035      1.68%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5752626      2.41%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         56258261     23.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    238375956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.234457                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.466119                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         61558099                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      85888759                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          79526522                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10443822                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         958754                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      9141261                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         29983                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      593902552                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         89955                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         958754                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         65665326                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        29822934                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     20700221                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          85463943                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      35764778                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      588213955                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3651659                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       14601019                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       13092909                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        2984444                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    506686319                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     821564363                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    538094276                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    283464011                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     475616001                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         31070314                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2014333                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87965                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          55545499                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    104675480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     20280365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9830257                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5783339                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          578720562                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1727586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         566737122                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        69645                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35000153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     22275010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1476433                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    238375956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.377493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.302558                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     74795519     31.38%     31.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     25555425     10.72%     42.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     41322559     17.34%     59.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     30701584     12.88%     72.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15328027      6.43%     78.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     22795625      9.56%     88.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11464809      4.81%     93.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8946524      3.75%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7465884      3.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    238375956                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          217761      1.24%      1.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          50484      0.29%      1.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1298124      7.41%      8.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           111      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt       1167689      6.67%     15.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10916092     62.34%     77.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        540580      3.09%     81.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        16333      0.09%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2641026     15.08%     96.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        662797      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          145      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     248540120     43.85%     43.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6057867      1.07%     44.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     44.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     96409141     17.01%     61.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      2850982      0.50%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     35882751      6.33%     68.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     50535813      8.92%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       675591      0.12%     77.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       239329      0.04%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    104468199     18.43%     96.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     19637355      3.46%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      1439829      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      566737122                       # Type of FU issued
system.switch_cpus.iq.rate                   2.284782                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            17510997                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.030898                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    930313950                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    377754721                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    343114887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    459116892                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    237776503                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    220651272                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      346589374                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       237658600                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4474315                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5704469                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        13955                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        83783                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1545991                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       168565                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       507868                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         958754                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         8841424                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       6745396                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    583456988                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       192646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     104675480                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     20280365                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1602794                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         337806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       6232793                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        83783                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       355136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       458187                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       813323                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     565459929                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     104071663                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1277193                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               3008840                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            123652781                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49959070                       # Number of branches executed
system.switch_cpus.iew.exec_stores           19581118                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.279633                       # Inst execution rate
system.switch_cpus.iew.wb_sent              564375110                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             563766159                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         396259071                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         460595919                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.272805                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.860318                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     31356751                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       251153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       775187                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    233750553                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.344993                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.251796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    117060706     50.08%     50.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     37468627     16.03%     66.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10945613      4.68%     70.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5407215      2.31%     73.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2921211      1.25%     74.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2872851      1.23%     75.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3552698      1.52%     77.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2976460      1.27%     78.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     50545172     21.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    233750553                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    548143381                       # Number of instructions committed
system.switch_cpus.commit.committedOps      548143381                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              117705385                       # Number of memory references committed
system.switch_cpus.commit.loads              98971011                       # Number of loads committed
system.switch_cpus.commit.membars              107011                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47450342                       # Number of branches committed
system.switch_cpus.commit.fp_insts          214691929                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         394179755                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       842818                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      2695530      0.49%      0.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    239876006     43.76%     44.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      5497461      1.00%     45.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     45.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     93038353     16.97%     62.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      2833905      0.52%     62.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     35128856      6.41%     69.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     48928347      8.93%     78.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       664583      0.12%     78.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt       222000      0.04%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99078022     18.08%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     18740489      3.42%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      1439829      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    548143381                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      50545172                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            761114577                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1163633445                       # The number of ROB writes
system.switch_cpus.timesIdled                  263141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 9672662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             26873143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           545447994                       # Number of Instructions Simulated
system.switch_cpus.committedOps             545447994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.454761                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.454761                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.198956                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.198956                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        520378718                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       285787832                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         273606215                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        205142996                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       254685198                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         787093                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            2222286                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2222201                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2594                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2594                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           597855                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        71562                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             116                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           318657                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          318657                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       961024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4723704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5684728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     30747520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    169996484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200744004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           72051                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3213075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.022335                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147770                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3141312     97.77%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  71763      2.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3213075                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2169808000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           184500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         735753670                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3156881161                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.296967                       # Number of seconds simulated
sim_ticks                                296967164000                       # Number of ticks simulated
final_tick                               2690395139000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 790311                       # Simulator instruction rate (inst/s)
host_op_rate                                   790311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              154847290                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745232                       # Number of bytes of host memory used
host_seconds                                  1917.81                       # Real time elapsed on the host
sim_insts                                  1515663482                       # Number of instructions simulated
sim_ops                                    1515663482                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      6869504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     82790336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           89659840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      6869504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6869504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13872128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13872128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       107336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1293599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1400935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        216752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             216752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     23132201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    278786162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             301918363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     23132201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23132201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        46712666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46712666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        46712666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     23132201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    278786162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            348631029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1400935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     218608                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1400935                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   218608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               87923456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1736384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12540928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                89659840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13990912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  27131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22663                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           49                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             78955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             80691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             75359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           132476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           148791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13084                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  296967151000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1400935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               218608                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  854596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  361916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  122678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       524235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.642054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.467132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.159929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       196233     37.43%     37.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       190800     36.40%     73.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        73817     14.08%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28975      5.53%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11924      2.27%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5881      1.12%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3791      0.72%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2510      0.48%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10304      1.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       524235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.002044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    512.695372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11312     96.33%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           94      0.80%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           67      0.57%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           75      0.64%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           43      0.37%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           51      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           31      0.26%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           22      0.19%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           10      0.09%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           16      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            8      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.686707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.587908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.826776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         11732     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             4      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11743                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19796019500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             45554844500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6869020000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14409.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33159.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       296.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    301.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   920668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183364.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2541724920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1386853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6709700400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1443452400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          28474274400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         216946070370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          71267868000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           328769944365                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            754.141843                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  60825876500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9916400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  226227151000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3118348800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1701480000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8324979000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1424213280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          28474274400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         197209331595                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          88580796750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           328833423825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            754.287454                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  85803958750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9916400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  201248051500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       14                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     613852                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    11058     39.20%     39.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.02%     39.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     304      1.08%     40.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   16845     59.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28212                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11050     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.02%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      304      1.36%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11050     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22409                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             292573428500     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 4132500      0.00%     98.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               194682000      0.07%     98.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4194232500      1.41%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         296966475500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999277                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.655981                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.794307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32      4.95%      4.95% # number of syscalls executed
system.cpu.kern.syscall::3                        308     47.68%     52.63% # number of syscalls executed
system.cpu.kern.syscall::4                        228     35.29%     87.93% # number of syscalls executed
system.cpu.kern.syscall::6                          9      1.39%     89.32% # number of syscalls executed
system.cpu.kern.syscall::17                        12      1.86%     91.18% # number of syscalls executed
system.cpu.kern.syscall::45                         9      1.39%     92.57% # number of syscalls executed
system.cpu.kern.syscall::71                        10      1.55%     94.12% # number of syscalls executed
system.cpu.kern.syscall::73                        38      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    646                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  1542      3.56%      3.56% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      3.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24805     57.25%     60.81% # number of callpals executed
system.cpu.kern.callpal::rdps                    1117      2.58%     63.39% # number of callpals executed
system.cpu.kern.callpal::rti                     3098      7.15%     70.54% # number of callpals executed
system.cpu.kern.callpal::callsys                 2367      5.46%     76.00% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     76.00% # number of callpals executed
system.cpu.kern.callpal::rdunique               10399     24.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  43330                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              4634                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3079                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3081                      
system.cpu.kern.mode_good::user                  3079                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.664868                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.798290                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9813945000      3.30%      3.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         285678653500     96.20%     99.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1473877000      0.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1542                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           8059017                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           209557724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8059017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.002889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         906685909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        906685909                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    157805438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157805438                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     51711182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51711182                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        52348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        52348                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        50520                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50520                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    209516620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        209516620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    209516620                       # number of overall hits
system.cpu.dcache.overall_hits::total       209516620                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10626000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10626000                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      4407617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4407617                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         3606                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3606                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           12                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     15033617                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15033617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     15033617                       # number of overall misses
system.cpu.dcache.overall_misses::total      15033617                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 292716507165                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 292716507165                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 148981063615                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 148981063615                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     99736249                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     99736249                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       218503                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       218503                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 441697570780                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 441697570780                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 441697570780                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 441697570780                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    168431438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    168431438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     56118799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56118799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        55954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        55954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        50532                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50532                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    224550237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    224550237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    224550237                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    224550237                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.063088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063088                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.078541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.078541                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.064446                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.064446                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000237                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000237                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.066950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.066950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066950                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27547.196232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27547.196232                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 33800.818813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33800.818813                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27658.416251                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27658.416251                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 18208.583333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18208.583333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29380.658745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29380.658745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29380.658745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29380.658745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10545984                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3583798                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            393011                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           50888                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.833814                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.425208                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1214661                       # number of writebacks
system.cpu.dcache.writebacks::total           1214661                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3205026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3205026                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      3771894                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3771894                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1215                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1215                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6976920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6976920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6976920                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6976920                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7420974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7420974                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       635723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635723                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2391                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2391                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           12                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8056697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8056697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8056697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8056697                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           98                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          387                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          387                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          485                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          485                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 166737227546                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 166737227546                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  19493290502                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19493290502                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     45833001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     45833001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       200497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       200497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 186230518048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186230518048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 186230518048                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186230518048                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     20140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     83469000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     83469000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    103609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    103609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.042732                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042732                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000237                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.035879                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035879                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.035879                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035879                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22468.375114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22468.375114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 30663.182710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30663.182710                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19168.967378                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19168.967378                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 16708.083333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16708.083333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23114.995891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23114.995891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23114.995891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23114.995891                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 205510.204082                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205510.204082                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 215682.170543                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 215682.170543                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 213626.804124                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 213626.804124                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1083780                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.586368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           109249156                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1083780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.803813                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.586368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         222116963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        222116963                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    109370855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       109370855                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    109370855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        109370855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    109370855                       # number of overall hits
system.cpu.icache.overall_hits::total       109370855                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1145695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1145695                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1145695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1145695                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1145695                       # number of overall misses
system.cpu.icache.overall_misses::total       1145695                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  23038909403                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23038909403                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  23038909403                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23038909403                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  23038909403                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23038909403                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    110516550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    110516550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    110516550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    110516550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    110516550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    110516550                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.010367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010367                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.010367                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010367                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.010367                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010367                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20109.112288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20109.112288                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20109.112288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20109.112288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20109.112288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20109.112288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2464                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                68                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.235294                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        61831                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        61831                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        61831                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        61831                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        61831                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        61831                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1083864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1083864                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1083864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1083864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1083864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1083864                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  20203327291                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20203327291                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  20203327291                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20203327291                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  20203327291                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20203327291                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.009807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.009807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.009807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009807                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18640.094413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18640.094413                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18640.094413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18640.094413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18640.094413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18640.094413                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   118784                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  103                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 103                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2243                       # Transaction distribution
system.iobus.trans_dist::WriteResp                387                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1856                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          970                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2741                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       118824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       118824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   121565                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               625000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 6000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            10817003                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              583000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1868004                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1861                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1861                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                16749                       # Number of tag accesses
system.iocache.tags.data_accesses               16749                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1856                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1856                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       597997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       597997                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    402368002                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    402368002                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       597997                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       597997                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       597997                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       597997                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1856                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1856                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119599.400000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119599.400000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216793.104526                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216793.104526                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119599.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119599.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119599.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119599.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3886                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  602                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.455150                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1856                       # number of writebacks
system.iocache.writebacks::total                 1856                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            5                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1856                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1856                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            5                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            5                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       333997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       333997                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    305848010                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    305848010                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       333997                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       333997                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       333997                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       333997                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66799.400000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66799.400000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164788.798491                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164788.798491                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66799.400000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66799.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66799.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66799.400000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1427157                       # number of replacements
system.l2.tags.tagsinuse                 16327.092905                       # Cycle average of tags in use
system.l2.tags.total_refs                     9234085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1427157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.470266                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9362.588810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.753437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          8.362642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1713.040055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  5237.347961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.571447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.104556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.319662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996527                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 167786252                       # Number of tag accesses
system.l2.tags.data_accesses                167786252                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       976442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      6297993                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7274435                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1214661                       # number of Writeback hits
system.l2.Writeback_hits::total               1214661                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   31                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       467384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                467384                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        976442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6765377                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7741819                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       976442                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6765377                       # number of overall hits
system.l2.overall_hits::total                 7741819                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       107337                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1123467                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1230804                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 37                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       170176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170176                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       107337                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1293643                       # number of demand (read+write) misses
system.l2.demand_misses::total                1400980                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       107337                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1293643                       # number of overall misses
system.l2.overall_misses::total               1400980                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   8859334250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  93026753000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    101886087250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       155495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       155495                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  13910114742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13910114742                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   8859334250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 106936867742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     115796201992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   8859334250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 106936867742                       # number of overall miss cycles
system.l2.overall_miss_latency::total    115796201992                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1083779                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7421460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8505239                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1214661                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1214661                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       637560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            637560                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1083779                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8059020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9142799                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1083779                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8059020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9142799                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.099040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.151381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144711                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.544118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.544118                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.266918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.266918                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.099040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.160521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.153233                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.099040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.160521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.153233                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82537.561605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82803.280381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82780.107353                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  4202.567568                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4202.567568                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81739.579858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81739.579858                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82537.561605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82663.352828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82653.715251                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82537.561605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82663.352828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82653.715251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               214896                       # number of writebacks
system.l2.writebacks::total                    214896                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       107337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1123467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1230804                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            37                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       170176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170176                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       107337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1293643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1400980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       107337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1293643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1400980                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           98                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          387                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          387                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          485                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          485                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   7511300750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  79046128500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  86557429250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       664034                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       664034                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  11804946258                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11804946258                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   7511300750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  90851074758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  98362375508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   7511300750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  90851074758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  98362375508                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     18768000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     18768000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     78438000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     78438000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     97206000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     97206000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.099040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.151381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144711                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.544118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.544118                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.266918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266918                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.099040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.160521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.153233                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.099040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.160521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153233                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69978.672312                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70359.101335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70325.924558                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17946.864865                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17946.864865                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69369.042979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69369.042979                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69978.672312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70228.861253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70209.692864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69978.672312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70228.861253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70209.692864                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 191510.204082                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 191510.204082                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 202682.170543                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 202682.170543                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 200424.742268                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 200424.742268                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1230906                       # Transaction distribution
system.membus.trans_dist::ReadResp            1230903                       # Transaction distribution
system.membus.trans_dist::WriteReq                387                       # Transaction distribution
system.membus.trans_dist::WriteResp               387                       # Transaction distribution
system.membus.trans_dist::Writeback            216752                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1856                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1856                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               46                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              49                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170167                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170167                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3016896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3017872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3023445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       237568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       237568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    103413184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    103415925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               103653493                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               37                       # Total snoops (count)
system.membus.snoop_fanout::samples           1620118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1620118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1620118                       # Request fanout histogram
system.membus.reqLayer0.occupancy              993500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2854489985                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1886996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7431042955                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       117784052                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     98979957                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2415219                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     76450318                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36839114                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.186999                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3713524                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        10093                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            186134071                       # DTB read hits
system.switch_cpus.dtb.read_misses            1729393                       # DTB read misses
system.switch_cpus.dtb.read_acv                  7496                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        185828437                       # DTB read accesses
system.switch_cpus.dtb.write_hits            59565315                       # DTB write hits
system.switch_cpus.dtb.write_misses            244830                       # DTB write misses
system.switch_cpus.dtb.write_acv                   19                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        58231062                       # DTB write accesses
system.switch_cpus.dtb.data_hits            245699386                       # DTB hits
system.switch_cpus.dtb.data_misses            1974223                       # DTB misses
system.switch_cpus.dtb.data_acv                  7515                       # DTB access violations
system.switch_cpus.dtb.data_accesses        244059499                       # DTB accesses
system.switch_cpus.itb.fetch_hits           108737989                       # ITB hits
system.switch_cpus.itb.fetch_misses             29971                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3010                       # ITB acv
system.switch_cpus.itb.fetch_accesses       108767960                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                591068319                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    138705721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1163899719                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           117784052                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     40552638                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             433566890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7698240                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1134                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        28988                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2677974                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1321                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         110516551                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1160529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    578831270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.010775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.194595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        390069709     67.39%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13437894      2.32%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8712461      1.51%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8533928      1.47%     72.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         22758407      3.93%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         11192162      1.93%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11510869      1.99%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9551253      1.65%     82.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        103064587     17.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    578831270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.199273                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.969146                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         94160777                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     326143374                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         106342882                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      48386538                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3797699                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     13773598                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         51684                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1086953785                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        150958                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3797699                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        112780912                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       113405865                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     55799819                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         134442411                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     158604564                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1063087544                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      13785199                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       69430063                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       58360872                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10122209                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    882613209                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1568483103                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    941023378                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    627455134                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     738965880                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        143647328                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      7591947                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        65278                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         252681332                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    191563525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     62666565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     41267570                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22823364                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1026149052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5395498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         968712210                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       260764                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    160030119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    102811316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      5215125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    578831270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.673566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953968                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    243300503     42.03%     42.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     86308773     14.91%     56.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     80756944     13.95%     70.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     64383571     11.12%     82.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     47945666      8.28%     90.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     24764156      4.28%     94.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15467500      2.67%     97.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7902864      1.37%     98.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8001293      1.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    578831270                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          445092      1.20%      1.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         218364      0.59%      1.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        252937      0.68%      2.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1015      0.00%      2.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt        192203      0.52%      2.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     25096254     67.54%     70.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       2631946      7.08%     77.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        70043      0.19%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5801170     15.61%     93.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2448567      6.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          274      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     366444941     37.83%     37.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     23227342      2.40%     40.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    177602350     18.33%     58.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      2191114      0.23%     58.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     37346292      3.86%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    102217245     10.55%     73.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3376617      0.35%     73.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1193257      0.12%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    189290518     19.54%     93.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     59952488      6.19%     99.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      5869772      0.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      968712210                       # Type of FU issued
system.switch_cpus.iq.rate                   1.638917                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37157591                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038358                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1679215743                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    690088438                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    540511394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    874458301                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    501831643                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    416416569                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      551823868                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       454045659                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     16020311                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26064832                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        57143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       347387                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6493749                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       832170                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       989144                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3797699                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        39215384                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      22076443                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1041948198                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       654276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     191563525                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     62666565                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5309279                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1671203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      19535651                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       347387                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1474133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1652208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3126341                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     963302689                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     187967011                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5409520                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              10403648                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            247782147                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         86434041                       # Number of branches executed
system.switch_cpus.iew.exec_stores           59815136                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.629765                       # Inst execution rate
system.switch_cpus.iew.wb_sent              959613733                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             956927963                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         718685044                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         897568704                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.618980                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.800702                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    141681480                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       180373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2977650                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    558265604                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.577754                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.801675                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    350708904     62.82%     62.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     76841966     13.76%     76.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     19203018      3.44%     80.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     12722133      2.28%     82.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5970838      1.07%     83.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7066278      1.27%     84.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5439470      0.97%     85.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6964059      1.25%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73348938     13.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    558265604                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    880805880                       # Number of instructions committed
system.switch_cpus.commit.committedOps      880805880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              221671509                       # Number of memory references committed
system.switch_cpus.commit.loads             165498693                       # Number of loads committed
system.switch_cpus.commit.membars               76279                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74884650                       # Number of branches committed
system.switch_cpus.commit.fp_insts          386706173                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         601887437                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2879483                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      9291726      1.05%      1.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    328204673     37.26%     38.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     20448134      2.32%     40.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    160848576     18.26%     58.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      2089025      0.24%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     33632103      3.82%     62.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     94242211     10.70%     73.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      3320821      0.38%     74.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1107040      0.13%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    165574972     18.80%     92.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     56176827      6.38%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      5869772      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    880805880                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      73348938                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1499986895                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2065571624                       # The number of ROB writes
system.switch_cpus.timesIdled                  413880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                12237049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              2871671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           871514428                       # Number of Instructions Simulated
system.switch_cpus.committedOps             871514428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.678208                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.678208                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.474473                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.474473                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        862723081                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       443797807                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         578384172                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        366839259                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       506805615                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2526749                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8505427                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8505422                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               387                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              387                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1214661                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1856                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              68                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           637560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          637560                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2167642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17333835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19501477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     69361792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    593518389                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              662880181                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1950                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10359971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000180                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10358110     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1861      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10359971                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6393909500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1643377457                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12268068446                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001924                       # Number of seconds simulated
sim_ticks                                  1924117000                       # Number of ticks simulated
final_tick                               2692319256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              240752391                       # Simulator instruction rate (inst/s)
host_op_rate                                240752106                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              305291080                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746256                       # Number of bytes of host memory used
host_seconds                                     6.30                       # Real time elapsed on the host
sim_insts                                  1517354353                       # Number of instructions simulated
sim_ops                                    1517354353                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       468864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1082176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1551040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       468864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        468864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       495296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          495296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        16909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7739                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7739                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    243677489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    562427337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             806104826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    243677489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        243677489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       257414700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            257414700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       257414700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    243677489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    562427337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1063519526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24235                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7739                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24235                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7739                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1550080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  495552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1551040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               495296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1924186000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24235                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7739                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.801361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.556991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.549894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5345     51.97%     51.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2700     26.25%     78.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          782      7.60%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          365      3.55%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          221      2.15%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          121      1.18%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          127      1.23%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           80      0.78%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          544      5.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10285                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.763103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.992819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.746551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            72     15.09%     15.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            91     19.08%     34.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            58     12.16%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            60     12.58%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            41      8.60%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            40      8.39%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            24      5.03%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      2.94%     84.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            16      3.35%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      2.10%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      2.73%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            7      1.47%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      1.47%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.42%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.84%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      1.26%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.63%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.21%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.21%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.21%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            3      0.63%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              419     87.84%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      2.10%     89.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43      9.01%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           477                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    368129500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               822254500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  121100000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15199.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33949.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       805.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       257.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    806.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    257.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18126                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60179.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2576863800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1406026875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6799845000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1468180080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          28599888720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         218114532180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          71396823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           330362160405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            754.465788                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    204425500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      64220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1652596500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3160836000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1724662500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8423368200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1449543600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          28599888720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         198401745375                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          88688742000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           330448786395                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            754.663620                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    170579500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      64220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1687554000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5259                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1593     48.13%     48.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.24%     48.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.06%     48.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1707     51.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3310                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1591     49.84%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.25%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.06%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1591     49.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3192                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1626267000     84.54%     84.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 6317000      0.33%     84.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1211500      0.06%     84.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               289980500     15.07%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1923776000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998745                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.932045                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.964350                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.85%      3.85% # number of syscalls executed
system.cpu.kern.syscall::3                          2      7.69%     11.54% # number of syscalls executed
system.cpu.kern.syscall::4                          4     15.38%     26.92% # number of syscalls executed
system.cpu.kern.syscall::6                          3     11.54%     38.46% # number of syscalls executed
system.cpu.kern.syscall::17                         2      7.69%     46.15% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.85%     50.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.85%     53.85% # number of syscalls executed
system.cpu.kern.syscall::45                         3     11.54%     65.38% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.85%     69.23% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.85%     73.08% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.85%     76.92% # number of syscalls executed
system.cpu.kern.syscall::71                         5     19.23%     96.15% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.85%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     26                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   120      3.41%      3.41% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.14%      3.55% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3096     87.90%     91.45% # number of callpals executed
system.cpu.kern.callpal::rdps                      12      0.34%     91.79% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     91.82% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     91.85% # number of callpals executed
system.cpu.kern.callpal::rti                      204      5.79%     97.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      1.19%     98.84% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.23%     99.06% # number of callpals executed
system.cpu.kern.callpal::rdunique                  33      0.94%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3522                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               324                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 193                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 193                      
system.cpu.kern.mode_good::user                   193                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.595679                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.746615                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1118666500     58.15%     58.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            805109500     41.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      120                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             25506                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              566234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.763164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2375938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2375938                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       302395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          302395                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       158354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         158354                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9414                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9414                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9654                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9654                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       460749                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           460749                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       460749                       # number of overall hits
system.cpu.dcache.overall_hits::total          460749                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        40051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67092                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          645                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          645                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       107143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       107143                       # number of overall misses
system.cpu.dcache.overall_misses::total        107143                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2536819249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2536819249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3784397787                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3784397787                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     33604000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33604000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6321217036                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6321217036                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6321217036                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6321217036                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       342446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       342446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       225446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       225446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        10059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9657                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9657                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       567892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       567892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       567892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       567892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.116956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.116956                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.297597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.297597                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.064122                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.064122                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000311                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000311                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.188668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.188668                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188668                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 63339.723078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63339.723078                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56406.095913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56406.095913                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 52099.224806                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52099.224806                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 58997.947005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58997.947005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 58997.947005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58997.947005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       304097                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.361342                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        15727                       # number of writebacks
system.cpu.dcache.writebacks::total             15727                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        24843                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24843                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        57161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57161                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          275                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          275                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82004                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        15208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15208                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9931                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          370                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          370                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        25139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        25139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25139                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    939075001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    939075001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    606778459                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    606778459                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1545853460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1545853460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1545853460                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1545853460                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67441500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67441500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29958500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29958500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97400000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97400000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.044050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.036783                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036783                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000311                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.044267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.044267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044267                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61748.750723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61748.750723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61099.431981                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61099.431981                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 45187.837838                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45187.837838                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61492.241537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61492.241537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61492.241537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61492.241537                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224805                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224805                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223570.895522                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223570.895522                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224423.963134                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224423.963134                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             14570                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.672069                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              430769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15082                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.561796                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.672069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            659849                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           659849                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       305636                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          305636                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       305636                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           305636                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       305636                       # number of overall hits
system.cpu.icache.overall_hits::total          305636                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        16997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16997                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        16997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        16997                       # number of overall misses
system.cpu.icache.overall_misses::total         16997                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    834809237                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    834809237                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    834809237                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    834809237                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    834809237                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    834809237                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       322633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       322633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       322633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       322633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       322633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       322633                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.052682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052682                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.052682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.052682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052682                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 49115.093075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49115.093075                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 49115.093075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49115.093075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 49115.093075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49115.093075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1468                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.690909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2415                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2415                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2415                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2415                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2415                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2415                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        14582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14582                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        14582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        14582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14582                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    691581256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    691581256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    691581256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    691581256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    691581256                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    691581256                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.045197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.045197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.045197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 47427.050885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47427.050885                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 47427.050885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47427.050885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 47427.050885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47427.050885                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     24944                       # number of replacements
system.l2.tags.tagsinuse                 16277.722832                       # Cycle average of tags in use
system.l2.tags.total_refs                      202640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.939066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3252.491448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 7                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2337.665396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10680.565987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.198516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.142680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.651890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981689                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    927678                       # Number of tag accesses
system.l2.tags.data_accesses                   927678                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         7252                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         5179                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12431                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15727                       # number of Writeback hits
system.l2.Writeback_hits::total                 15727                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3418                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          7252                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8597                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15849                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         7252                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8597                       # number of overall hits
system.l2.overall_hits::total                   15849                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7325                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        10397                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17722                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         6512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6512                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        16909                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24234                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7325                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        16909                       # number of overall misses
system.l2.overall_misses::total                 24234                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    600708500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    884650000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1485358500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    559439500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     559439500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    600708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1444089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2044798000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    600708500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1444089500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2044798000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        14577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        15576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               30153                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15727                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15727                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9930                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        14577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        25506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40083                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        14577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        25506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40083                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.502504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.667501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.587736                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.655791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.655791                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.502504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.662942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604595                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.502504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.662942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604595                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82007.986348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85087.044340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83814.383252                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85909.014128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85909.014128                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82007.986348                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85403.601632                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84377.238590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82007.986348                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85403.601632                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84377.238590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7739                       # number of writebacks
system.l2.writebacks::total                      7739                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        10397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17722                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         6512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6512                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        16909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        16909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24234                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    508766500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    754438000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1263204500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    478815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    478815000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    508766500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1233253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1742019500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    508766500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1233253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1742019500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63241500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63241500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28216500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28216500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91458000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91458000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.502504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.667501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.587736                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.655791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.655791                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.502504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.662942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.502504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.662942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.604595                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69456.177474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72563.047033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71278.890644                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73528.101966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73528.101966                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69456.177474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72934.709326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71883.283816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69456.177474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72934.709326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71883.283816                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210805                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210805                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210570.895522                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210570.895522                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210732.718894                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210732.718894                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               18023                       # Transaction distribution
system.membus.trans_dist::ReadResp              18023                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback              7739                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6512                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6512                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        57077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2046336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2046896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2046896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32408                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32408    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32408                       # Request fanout histogram
system.membus.reqLayer0.occupancy              669000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            70278000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          129568000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          537244                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       448173                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        14763                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       382527                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          174329                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.572992                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           33695                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          605                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               400361                       # DTB read hits
system.switch_cpus.dtb.read_misses               3432                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           174775                       # DTB read accesses
system.switch_cpus.dtb.write_hits              248993                       # DTB write hits
system.switch_cpus.dtb.write_misses              1425                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           96939                       # DTB write accesses
system.switch_cpus.dtb.data_hits               649354                       # DTB hits
system.switch_cpus.dtb.data_misses               4857                       # DTB misses
system.switch_cpus.dtb.data_acv                    93                       # DTB access violations
system.switch_cpus.dtb.data_accesses           271714                       # DTB accesses
system.switch_cpus.itb.fetch_hits              154253                       # ITB hits
system.switch_cpus.itb.fetch_misses              4259                       # ITB misses
system.switch_cpus.itb.fetch_acv                   62                       # ITB acv
system.switch_cpus.itb.fetch_accesses          158512                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3848234                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       663781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2535722                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              537244                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       208024                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               2357180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           46456                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1628                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          628                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        77601                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            322634                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          9650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      3124201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.811639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.150843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2645438     84.68%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            41574      1.33%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            44698      1.43%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            55016      1.76%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            73366      2.35%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            26797      0.86%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            28695      0.92%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            28851      0.92%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           179766      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3124201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.139608                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.658931                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           489773                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2234149                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            327523                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         51329                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          21427                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        30733                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1834                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        2220627                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5916                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          21427                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           519507                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          515836                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1461765                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            347643                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        258023                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        2128645                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2515                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          30221                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17786                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         153255                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1449542                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2685808                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2682166                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3189                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1183386                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           266153                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        56640                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        11069                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            346274                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       395069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       262650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        71381                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        54288                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1966948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        64980                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1918842                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1808                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       341058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       182054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        37530                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      3124201                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.614186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.425468                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2415592     77.32%     77.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       262071      8.39%     85.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       126896      4.06%     89.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       108753      3.48%     93.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        86722      2.78%     96.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        53174      1.70%     97.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        38808      1.24%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        26366      0.84%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5819      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3124201                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11728     18.39%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32599     51.11%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19450     30.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          495      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1206878     62.90%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2258      0.12%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1317      0.07%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            6      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          246      0.01%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       423826     22.09%     85.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       252992     13.18%     98.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        30821      1.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1918842                       # Type of FU issued
system.switch_cpus.iq.rate                   0.498629                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               63777                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033237                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      7017562                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      2369595                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1843241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9908                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5121                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4664                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1976954                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5170                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        13884                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        70615                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1780                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        27209                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          606                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        38752                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          21427                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          260164                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        176815                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2072407                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        395069                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       262650                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        49671                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        174043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1780                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        13083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        19775                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1899925                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        405138                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18917                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 40479                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               656031                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           302002                       # Number of branches executed
system.switch_cpus.iew.exec_stores             250893                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.493713                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1856973                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1847905                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            950675                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1287450                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.480196                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.738417                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       338473                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        27450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        18221                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      3065866                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.562158                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.637205                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2511804     81.93%     81.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       241952      7.89%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        94494      3.08%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        37139      1.21%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        39063      1.27%     95.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        20758      0.68%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        14413      0.47%     96.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        15321      0.50%     97.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        90922      2.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      3065866                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1723500                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1723500                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 559895                       # Number of memory references committed
system.switch_cpus.commit.loads                324454                       # Number of loads committed
system.switch_cpus.commit.membars               13498                       # Number of memory barriers committed
system.switch_cpus.commit.branches             275622                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4419                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1655553                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        25209                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        33123      1.92%      1.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1082089     62.78%     64.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2152      0.12%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1305      0.08%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            5      0.00%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          246      0.01%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       337952     19.61%     84.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       235805     13.68%     98.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        30821      1.79%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1723500                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         90922                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              5014326                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4182677                       # The number of ROB writes
system.switch_cpus.timesIdled                    9605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  724033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             1690871                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1690871                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.275889                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.275889                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.439389                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.439389                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          2476808                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1304099                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3065                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2786                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           53004                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          35293                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30458                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30459                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            15727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9930                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        29160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        67619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 96779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       932992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2639472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3572464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            56255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56255    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           43921500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23308742                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          41466249                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
