-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ContourApproximation_ContourApproximation_Pipeline_CHECK_DIFFER_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ce0 : OUT STD_LOGIC;
    p_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ce1 : OUT STD_LOGIC;
    p_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    sext_ln75 : IN STD_LOGIC_VECTOR (16 downto 0);
    nb_pts_reduce_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    nb_pts_reduce_out_ap_vld : OUT STD_LOGIC;
    nb_pts_reduce_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    nb_pts_reduce_1_out_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_21023_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_21023_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_21023_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_21023_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_21023_p_ce : OUT STD_LOGIC;
    grp_fu_42943_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_42943_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_42943_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_42943_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_42943_p_ce : OUT STD_LOGIC );
end;


architecture behav of ContourApproximation_ContourApproximation_Pipeline_CHECK_DIFFER_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_FA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sext_ln75_cast_fu_149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln75_cast_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln158_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln158_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln158_reg_446_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_reg_460 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_reg_460_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln145_fu_202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_1_fu_211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln145_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_474 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_1_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_1_reg_479 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_2_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_2_reg_484 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_3_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_3_reg_489 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln145_2_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_3_fu_293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln145_4_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_4_reg_504 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_5_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_5_reg_509 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_6_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_6_reg_514 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_7_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_7_reg_519 : STD_LOGIC_VECTOR (0 downto 0);
    signal nb_pts_reduce_load_reg_524 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal nb_pts_reduce_1_fu_414_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal nb_pts_reduce_1_reg_529 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran4to5_state2 : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_phi_mux_UnifiedRetVal_phi_fu_129_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal UnifiedRetVal_reg_125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln158_fu_178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln160_fu_183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal nb_pts_reduce_fu_72 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln160_fu_172_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln145_fu_198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln145_4_fu_207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_216_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_5_fu_226_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_6_fu_230_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_6_fu_240_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln145_2_fu_268_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln145_3_fu_283_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_298_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_9_fu_308_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_9_fu_318_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_s_fu_328_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln145_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_1_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_2_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_3_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_2_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_1_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_3_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_4_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_fu_382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_exit_tran_regpp0 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ContourApproximation_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_129_p4;
                end if; 
            end if;
        end if;
    end process;


    UnifiedRetVal_reg_125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln158_reg_446 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                UnifiedRetVal_reg_125 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                UnifiedRetVal_reg_125 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_exit_tran_regpp0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((icmp_ln158_fu_166_p2 = ap_const_lv1_1)) then 
                    ap_exit_tran_regpp0(0) <= '1';
                elsif ((ap_predicate_tran4to5_state2 = ap_const_boolean_1)) then 
                    ap_exit_tran_regpp0(0) <= '0';
                end if;
            end if; 
        end if;
    end process;

    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_76 <= ap_const_lv32_0;
            elsif (((icmp_ln163_fu_188_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln158_fu_166_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_76 <= add_ln160_fu_172_p2;
            end if; 
        end if;
    end process;

    nb_pts_reduce_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nb_pts_reduce_fu_72 <= ap_const_lv16_0;
            elsif (((icmp_ln163_reg_460_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln158_reg_446_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                nb_pts_reduce_fu_72 <= nb_pts_reduce_1_fu_414_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln158_reg_446 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln145_1_reg_479 <= icmp_ln145_1_fu_250_p2;
                icmp_ln145_2_reg_484 <= icmp_ln145_2_fu_256_p2;
                icmp_ln145_3_reg_489 <= icmp_ln145_3_fu_262_p2;
                icmp_ln145_4_reg_504 <= icmp_ln145_4_fu_338_p2;
                icmp_ln145_5_reg_509 <= icmp_ln145_5_fu_344_p2;
                icmp_ln145_6_reg_514 <= icmp_ln145_6_fu_350_p2;
                icmp_ln145_7_reg_519 <= icmp_ln145_7_fu_356_p2;
                icmp_ln145_reg_474 <= icmp_ln145_fu_244_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln158_reg_446 <= icmp_ln158_fu_166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln158_reg_446_pp0_iter1_reg <= icmp_ln158_reg_446;
                icmp_ln163_reg_460_pp0_iter1_reg <= icmp_ln163_reg_460;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln158_fu_166_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln163_reg_460 <= icmp_ln163_fu_188_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln158_reg_446_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                nb_pts_reduce_1_reg_529 <= nb_pts_reduce_1_fu_414_p3;
                nb_pts_reduce_load_reg_524 <= nb_pts_reduce_fu_72;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                sext_ln75_cast_reg_441 <= sext_ln75_cast_fu_149_p1;
            end if;
        end if;
    end process;
    ap_exit_tran_regpp0(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_exit_tran_regpp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_exit_tran_regpp0 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_exit_tran_regpp0 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln160_fu_172_p2 <= std_logic_vector(unsigned(i_fu_76) + unsigned(ap_const_lv32_1));
    add_ln161_fu_382_p2 <= std_logic_vector(unsigned(nb_pts_reduce_fu_72) + unsigned(ap_const_lv16_1));
    and_ln145_1_fu_376_p2 <= (grp_fu_21023_p_dout0 and and_ln145_fu_370_p2);
    and_ln145_2_fu_396_p2 <= (or_ln145_3_fu_392_p2 and or_ln145_2_fu_388_p2);
    and_ln145_3_fu_402_p2 <= (grp_fu_42943_p_dout0 and and_ln145_2_fu_396_p2);
    and_ln145_4_fu_408_p2 <= (and_ln145_3_fu_402_p2 and and_ln145_1_fu_376_p2);
    and_ln145_fu_370_p2 <= (or_ln145_fu_362_p2 and or_ln145_1_fu_366_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_flush_enable_assign_proc : process(icmp_ln158_fu_166_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_predicate_tran4to5_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((icmp_ln158_fu_166_p2 = ap_const_lv1_1) or (ap_predicate_tran4to5_state2 = ap_const_boolean_1)))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_129_p4_assign_proc : process(icmp_ln158_reg_446, UnifiedRetVal_reg_125, ap_CS_fsm_state5)
    begin
        if (((icmp_ln158_reg_446 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_129_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_129_p4 <= UnifiedRetVal_reg_125;
        end if; 
    end process;


    ap_predicate_tran4to5_state2_assign_proc : process(icmp_ln158_fu_166_p2, icmp_ln163_fu_188_p2)
    begin
                ap_predicate_tran4to5_state2 <= ((icmp_ln163_fu_188_p2 = ap_const_lv1_1) and (icmp_ln158_fu_166_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_UnifiedRetVal_phi_fu_129_p4, ap_CS_fsm_state5, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_129_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    bitcast_ln145_1_fu_211_p1 <= trunc_ln145_4_fu_207_p1;
    bitcast_ln145_2_fu_278_p1 <= trunc_ln145_2_fu_268_p4;
    bitcast_ln145_3_fu_293_p1 <= trunc_ln145_3_fu_283_p4;
    bitcast_ln145_fu_202_p1 <= trunc_ln145_fu_198_p1;
    grp_fu_21023_p_ce <= ap_const_logic_1;
    grp_fu_21023_p_din0 <= bitcast_ln145_fu_202_p1;
    grp_fu_21023_p_din1 <= bitcast_ln145_1_fu_211_p1;
    grp_fu_21023_p_opcode <= ap_const_lv5_1;
    grp_fu_42943_p_ce <= ap_const_logic_1;
    grp_fu_42943_p_din0 <= bitcast_ln145_2_fu_278_p1;
    grp_fu_42943_p_din1 <= bitcast_ln145_3_fu_293_p1;
    grp_fu_42943_p_opcode <= ap_const_lv5_1;
    icmp_ln145_1_fu_250_p2 <= "1" when (trunc_ln145_5_fu_226_p1 = ap_const_lv23_0) else "0";
    icmp_ln145_2_fu_256_p2 <= "0" when (tmp_6_fu_230_p4 = ap_const_lv8_FF) else "1";
    icmp_ln145_3_fu_262_p2 <= "1" when (trunc_ln145_6_fu_240_p1 = ap_const_lv23_0) else "0";
    icmp_ln145_4_fu_338_p2 <= "0" when (tmp_8_fu_298_p4 = ap_const_lv8_FF) else "1";
    icmp_ln145_5_fu_344_p2 <= "1" when (trunc_ln145_9_fu_308_p4 = ap_const_lv23_0) else "0";
    icmp_ln145_6_fu_350_p2 <= "0" when (tmp_9_fu_318_p4 = ap_const_lv8_FF) else "1";
    icmp_ln145_7_fu_356_p2 <= "1" when (trunc_ln145_s_fu_328_p4 = ap_const_lv23_0) else "0";
    icmp_ln145_fu_244_p2 <= "0" when (tmp_s_fu_216_p4 = ap_const_lv8_FF) else "1";
    icmp_ln158_fu_166_p2 <= "1" when (i_fu_76 = ap_const_lv32_FA) else "0";
    icmp_ln163_fu_188_p2 <= "1" when (add_ln160_fu_172_p2 = sext_ln75_cast_reg_441) else "0";
    nb_pts_reduce_1_fu_414_p3 <= 
        nb_pts_reduce_fu_72 when (and_ln145_4_fu_408_p2(0) = '1') else 
        add_ln161_fu_382_p2;
    nb_pts_reduce_1_out <= nb_pts_reduce_1_reg_529;

    nb_pts_reduce_1_out_ap_vld_assign_proc : process(icmp_ln158_reg_446, ap_CS_fsm_state5)
    begin
        if (((icmp_ln158_reg_446 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            nb_pts_reduce_1_out_ap_vld <= ap_const_logic_1;
        else 
            nb_pts_reduce_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    nb_pts_reduce_out_assign_proc : process(icmp_ln158_reg_446, nb_pts_reduce_load_reg_524, ap_CS_fsm_state6, ap_CS_fsm_state5, nb_pts_reduce_fu_72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            nb_pts_reduce_out <= nb_pts_reduce_fu_72;
        elsif (((icmp_ln158_reg_446 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            nb_pts_reduce_out <= nb_pts_reduce_load_reg_524;
        else 
            nb_pts_reduce_out <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    nb_pts_reduce_out_ap_vld_assign_proc : process(icmp_ln158_reg_446, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln158_reg_446 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            nb_pts_reduce_out_ap_vld <= ap_const_logic_1;
        else 
            nb_pts_reduce_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln145_1_fu_366_p2 <= (icmp_ln145_3_reg_489 or icmp_ln145_2_reg_484);
    or_ln145_2_fu_388_p2 <= (icmp_ln145_5_reg_509 or icmp_ln145_4_reg_504);
    or_ln145_3_fu_392_p2 <= (icmp_ln145_7_reg_519 or icmp_ln145_6_reg_514);
    or_ln145_fu_362_p2 <= (icmp_ln145_reg_474 or icmp_ln145_1_reg_479);
    p_address0 <= zext_ln160_fu_183_p1(8 - 1 downto 0);
    p_address1 <= zext_ln158_fu_178_p1(8 - 1 downto 0);

    p_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ce0 <= ap_const_logic_1;
        else 
            p_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ce1 <= ap_const_logic_1;
        else 
            p_ce1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln75_cast_fu_149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln75),32));

    tmp_6_fu_230_p4 <= p_q0(30 downto 23);
    tmp_8_fu_298_p4 <= p_q1(62 downto 55);
    tmp_9_fu_318_p4 <= p_q0(62 downto 55);
    tmp_s_fu_216_p4 <= p_q1(30 downto 23);
    trunc_ln145_2_fu_268_p4 <= p_q1(63 downto 32);
    trunc_ln145_3_fu_283_p4 <= p_q0(63 downto 32);
    trunc_ln145_4_fu_207_p1 <= p_q0(32 - 1 downto 0);
    trunc_ln145_5_fu_226_p1 <= p_q1(23 - 1 downto 0);
    trunc_ln145_6_fu_240_p1 <= p_q0(23 - 1 downto 0);
    trunc_ln145_9_fu_308_p4 <= p_q1(54 downto 32);
    trunc_ln145_fu_198_p1 <= p_q1(32 - 1 downto 0);
    trunc_ln145_s_fu_328_p4 <= p_q0(54 downto 32);
    zext_ln158_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_76),64));
    zext_ln160_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln160_fu_172_p2),64));
end behav;
