#ifndef __SYNTHESIS__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__SYNTHESIS__
// compute file: bxy_noinit_ln_16_opt_compute_units.h
#include "bxy_noinit_ln_16_opt_compute_units.h"

struct blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd0_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd1_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd10_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd11_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd12_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd13_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd14_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd15_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd16_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd17_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd18_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd19_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd2_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd20_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd21_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd22_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd23_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd24_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd25_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd26_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd27_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd28_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd29_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd3_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd30_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd31_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd32_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd33_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd34_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd35_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd36_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd37_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd38_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd39_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd4_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd40_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd41_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd42_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd43_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd44_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd45_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd46_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd47_cache {
	// RAM Box: {[17, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd5_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd6_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd7_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd8_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd9_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct blurx_cache {
  // Reader addrs...
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[17 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
    // { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // # of banks: 48
  blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd0_cache blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd0;
  blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd1_cache blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd1;
  blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd10_cache blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd10;
  blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd11_cache blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd11;
  blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd12_cache blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd12;
  blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd13_cache blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd13;
  blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd14_cache blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd14;
  blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd15_cache blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd15;
  blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd16_cache blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd16;
  blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd17_cache blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd17;
  blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd18_cache blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd18;
  blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd19_cache blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd19;
  blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd2_cache blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd2;
  blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd20_cache blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd20;
  blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd21_cache blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd21;
  blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd22_cache blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd22;
  blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd23_cache blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd23;
  blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd24_cache blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd24;
  blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd25_cache blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd25;
  blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd26_cache blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd26;
  blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd27_cache blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd27;
  blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd28_cache blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd28;
  blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd29_cache blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd29;
  blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd3_cache blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd3;
  blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd30_cache blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd30;
  blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd31_cache blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd31;
  blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd32_cache blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd32;
  blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd33_cache blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd33;
  blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd34_cache blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd34;
  blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd35_cache blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd35;
  blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd36_cache blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd36;
  blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd37_cache blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd37;
  blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd38_cache blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd38;
  blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd39_cache blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd39;
  blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd4_cache blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd4;
  blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd40_cache blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd40;
  blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd41_cache blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd41;
  blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd42_cache blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd42;
  blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd43_cache blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd43;
  blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd44_cache blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd44;
  blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd45_cache blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd45;
  blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd46_cache blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd46;
  blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd47_cache blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd47;
  blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd5_cache blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd5;
  blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd6_cache blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd6;
  blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd7_cache blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd7;
  blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd8_cache blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd8;
  blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd9_cache blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd9;
};



inline void blurx_blurx_update_0_write0_write(hw_uint<16>& blurx_blurx_update_0_write0, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd0.push(blurx_blurx_update_0_write0);
  blurx.blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd44.push(blurx_blurx_update_0_write0);
  blurx.blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd46.push(blurx_blurx_update_0_write0);
}

inline void blurx_blurx_update_0_write1_write(hw_uint<16>& blurx_blurx_update_0_write1, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd1.push(blurx_blurx_update_0_write1);
  blurx.blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd3.push(blurx_blurx_update_0_write1);
  blurx.blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd47.push(blurx_blurx_update_0_write1);
}

inline void blurx_blurx_update_0_write10_write(hw_uint<16>& blurx_blurx_update_0_write10, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd26.push(blurx_blurx_update_0_write10);
  blurx.blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd28.push(blurx_blurx_update_0_write10);
  blurx.blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd30.push(blurx_blurx_update_0_write10);
}

inline void blurx_blurx_update_0_write11_write(hw_uint<16>& blurx_blurx_update_0_write11, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd29.push(blurx_blurx_update_0_write11);
  blurx.blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd31.push(blurx_blurx_update_0_write11);
  blurx.blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd33.push(blurx_blurx_update_0_write11);
}

inline void blurx_blurx_update_0_write12_write(hw_uint<16>& blurx_blurx_update_0_write12, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd32.push(blurx_blurx_update_0_write12);
  blurx.blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd34.push(blurx_blurx_update_0_write12);
  blurx.blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd36.push(blurx_blurx_update_0_write12);
}

inline void blurx_blurx_update_0_write13_write(hw_uint<16>& blurx_blurx_update_0_write13, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd35.push(blurx_blurx_update_0_write13);
  blurx.blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd37.push(blurx_blurx_update_0_write13);
  blurx.blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd39.push(blurx_blurx_update_0_write13);
}

inline void blurx_blurx_update_0_write14_write(hw_uint<16>& blurx_blurx_update_0_write14, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd38.push(blurx_blurx_update_0_write14);
  blurx.blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd40.push(blurx_blurx_update_0_write14);
  blurx.blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd42.push(blurx_blurx_update_0_write14);
}

inline void blurx_blurx_update_0_write15_write(hw_uint<16>& blurx_blurx_update_0_write15, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd41.push(blurx_blurx_update_0_write15);
  blurx.blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd43.push(blurx_blurx_update_0_write15);
  blurx.blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd45.push(blurx_blurx_update_0_write15);
}

inline void blurx_blurx_update_0_write2_write(hw_uint<16>& blurx_blurx_update_0_write2, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd2.push(blurx_blurx_update_0_write2);
  blurx.blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd4.push(blurx_blurx_update_0_write2);
  blurx.blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd6.push(blurx_blurx_update_0_write2);
}

inline void blurx_blurx_update_0_write3_write(hw_uint<16>& blurx_blurx_update_0_write3, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd5.push(blurx_blurx_update_0_write3);
  blurx.blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd7.push(blurx_blurx_update_0_write3);
  blurx.blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd9.push(blurx_blurx_update_0_write3);
}

inline void blurx_blurx_update_0_write4_write(hw_uint<16>& blurx_blurx_update_0_write4, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd10.push(blurx_blurx_update_0_write4);
  blurx.blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd12.push(blurx_blurx_update_0_write4);
  blurx.blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd8.push(blurx_blurx_update_0_write4);
}

inline void blurx_blurx_update_0_write5_write(hw_uint<16>& blurx_blurx_update_0_write5, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd11.push(blurx_blurx_update_0_write5);
  blurx.blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd13.push(blurx_blurx_update_0_write5);
  blurx.blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd15.push(blurx_blurx_update_0_write5);
}

inline void blurx_blurx_update_0_write6_write(hw_uint<16>& blurx_blurx_update_0_write6, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd14.push(blurx_blurx_update_0_write6);
  blurx.blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd16.push(blurx_blurx_update_0_write6);
  blurx.blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd18.push(blurx_blurx_update_0_write6);
}

inline void blurx_blurx_update_0_write7_write(hw_uint<16>& blurx_blurx_update_0_write7, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd17.push(blurx_blurx_update_0_write7);
  blurx.blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd19.push(blurx_blurx_update_0_write7);
  blurx.blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd21.push(blurx_blurx_update_0_write7);
}

inline void blurx_blurx_update_0_write8_write(hw_uint<16>& blurx_blurx_update_0_write8, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd20.push(blurx_blurx_update_0_write8);
  blurx.blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd22.push(blurx_blurx_update_0_write8);
  blurx.blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd24.push(blurx_blurx_update_0_write8);
}

inline void blurx_blurx_update_0_write9_write(hw_uint<16>& blurx_blurx_update_0_write9, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd23.push(blurx_blurx_update_0_write9);
  blurx.blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd25.push(blurx_blurx_update_0_write9);
  blurx.blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd27.push(blurx_blurx_update_0_write9);
}

inline hw_uint<16> bxy_noinit_ln_16_rd0_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd0 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write0 = blurx.blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd0.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write0;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd1_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd1 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write1 = blurx.blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd1.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write1;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd10_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd10 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write4 = blurx.blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd10.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write4;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd11_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd11 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write5 = blurx.blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd11.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write5;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd12_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd12 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write4 = blurx.blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd12.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write4;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd13_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd13 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write5 = blurx.blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd13.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write5;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd14_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd14 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write6 = blurx.blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd14.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write6;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd15_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd15 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write5 = blurx.blurx_blurx_update_0_write5_to_bxy_noinit_ln_16_rd15.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write5;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd16_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd16 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write6 = blurx.blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd16.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write6;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd17_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd17 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write7 = blurx.blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd17.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write7;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd18_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd18 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write6 = blurx.blurx_blurx_update_0_write6_to_bxy_noinit_ln_16_rd18.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write6;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd19_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd19 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write7 = blurx.blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd19.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write7;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd2_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd2 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write2 = blurx.blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd2.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write2;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd20_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd20 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write8 = blurx.blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd20.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write8;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd21_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd21 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write7 = blurx.blurx_blurx_update_0_write7_to_bxy_noinit_ln_16_rd21.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write7;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd22_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd22 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write8 = blurx.blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd22.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write8;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd23_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd23 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write9 = blurx.blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd23.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write9;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd24_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd24 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write8 = blurx.blurx_blurx_update_0_write8_to_bxy_noinit_ln_16_rd24.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write8;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd25_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd25 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write9 = blurx.blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd25.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write9;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd26_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd26 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write10 = blurx.blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd26.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write10;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd27_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd27 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write9 = blurx.blurx_blurx_update_0_write9_to_bxy_noinit_ln_16_rd27.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write9;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd28_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd28 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write10 = blurx.blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd28.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write10;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd29_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd29 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write11 = blurx.blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd29.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write11;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd3_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd3 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write1 = blurx.blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd3.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write1;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd30_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd30 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write10 = blurx.blurx_blurx_update_0_write10_to_bxy_noinit_ln_16_rd30.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write10;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd31_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd31 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write11 = blurx.blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd31.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write11;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd32_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd32 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write12 = blurx.blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd32.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write12;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd33_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd33 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write11 = blurx.blurx_blurx_update_0_write11_to_bxy_noinit_ln_16_rd33.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write11;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd34_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd34 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write12 = blurx.blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd34.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write12;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd35_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd35 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write13 = blurx.blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd35.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write13;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd36_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd36 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write12 = blurx.blurx_blurx_update_0_write12_to_bxy_noinit_ln_16_rd36.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write12;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd37_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd37 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write13 = blurx.blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd37.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write13;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd38_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd38 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write14 = blurx.blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd38.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write14;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd39_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd39 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write13 = blurx.blurx_blurx_update_0_write13_to_bxy_noinit_ln_16_rd39.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write13;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd4_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd4 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write2 = blurx.blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd4.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write2;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd40_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd40 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write14 = blurx.blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd40.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write14;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd41_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd41 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write15 = blurx.blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd41.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write15;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd42_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd42 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write14 = blurx.blurx_blurx_update_0_write14_to_bxy_noinit_ln_16_rd42.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write14;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd43_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd43 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write15 = blurx.blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd43.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write15;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd44_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd44 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write0 = blurx.blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd44.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_update_0_write0;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd45_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd45 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write15 = blurx.blurx_blurx_update_0_write15_to_bxy_noinit_ln_16_rd45.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write15;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd46_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd46 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write0 = blurx.blurx_blurx_update_0_write0_to_bxy_noinit_ln_16_rd46.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_update_0_write0;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd47_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd47 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[17 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write1 = blurx.blurx_blurx_update_0_write1_to_bxy_noinit_ln_16_rd47.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_update_0_write1;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd5_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd5 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write3 = blurx.blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd5.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write3;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd6_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd6 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write2 = blurx.blurx_blurx_update_0_write2_to_bxy_noinit_ln_16_rd6.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write2;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd7_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd7 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write3 = blurx.blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd7.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write3;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd8_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd8 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write4 = blurx.blurx_blurx_update_0_write4_to_bxy_noinit_ln_16_rd8.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write4;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_16_rd9_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // bxy_noinit_ln_16_rd9 read pattern: { bxy_noinit_ln_16_update_0[d0, d1] -> blurx[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write3 = blurx.blurx_blurx_update_0_write3_to_bxy_noinit_ln_16_rd9.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_update_0_write3;
  return 0;
}

// # of bundles = 2
// blurx_update_0_write
//	blurx_blurx_update_0_write0
//	blurx_blurx_update_0_write1
//	blurx_blurx_update_0_write2
//	blurx_blurx_update_0_write3
//	blurx_blurx_update_0_write4
//	blurx_blurx_update_0_write5
//	blurx_blurx_update_0_write6
//	blurx_blurx_update_0_write7
//	blurx_blurx_update_0_write8
//	blurx_blurx_update_0_write9
//	blurx_blurx_update_0_write10
//	blurx_blurx_update_0_write11
//	blurx_blurx_update_0_write12
//	blurx_blurx_update_0_write13
//	blurx_blurx_update_0_write14
//	blurx_blurx_update_0_write15
inline void blurx_blurx_update_0_write_bundle_write(hw_uint<256>& blurx_update_0_write, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
	hw_uint<16> blurx_blurx_update_0_write0_res = blurx_update_0_write.extract<0, 15>();
	blurx_blurx_update_0_write0_write(blurx_blurx_update_0_write0_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write1_res = blurx_update_0_write.extract<16, 31>();
	blurx_blurx_update_0_write1_write(blurx_blurx_update_0_write1_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write2_res = blurx_update_0_write.extract<32, 47>();
	blurx_blurx_update_0_write2_write(blurx_blurx_update_0_write2_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write3_res = blurx_update_0_write.extract<48, 63>();
	blurx_blurx_update_0_write3_write(blurx_blurx_update_0_write3_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write4_res = blurx_update_0_write.extract<64, 79>();
	blurx_blurx_update_0_write4_write(blurx_blurx_update_0_write4_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write5_res = blurx_update_0_write.extract<80, 95>();
	blurx_blurx_update_0_write5_write(blurx_blurx_update_0_write5_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write6_res = blurx_update_0_write.extract<96, 111>();
	blurx_blurx_update_0_write6_write(blurx_blurx_update_0_write6_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write7_res = blurx_update_0_write.extract<112, 127>();
	blurx_blurx_update_0_write7_write(blurx_blurx_update_0_write7_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write8_res = blurx_update_0_write.extract<128, 143>();
	blurx_blurx_update_0_write8_write(blurx_blurx_update_0_write8_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write9_res = blurx_update_0_write.extract<144, 159>();
	blurx_blurx_update_0_write9_write(blurx_blurx_update_0_write9_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write10_res = blurx_update_0_write.extract<160, 175>();
	blurx_blurx_update_0_write10_write(blurx_blurx_update_0_write10_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write11_res = blurx_update_0_write.extract<176, 191>();
	blurx_blurx_update_0_write11_write(blurx_blurx_update_0_write11_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write12_res = blurx_update_0_write.extract<192, 207>();
	blurx_blurx_update_0_write12_write(blurx_blurx_update_0_write12_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write13_res = blurx_update_0_write.extract<208, 223>();
	blurx_blurx_update_0_write13_write(blurx_blurx_update_0_write13_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write14_res = blurx_update_0_write.extract<224, 239>();
	blurx_blurx_update_0_write14_write(blurx_blurx_update_0_write14_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write15_res = blurx_update_0_write.extract<240, 255>();
	blurx_blurx_update_0_write15_write(blurx_blurx_update_0_write15_res, blurx, d0, d1, dynamic_address);
}

// bxy_noinit_ln_16_update_0_read
//	bxy_noinit_ln_16_rd0
//	bxy_noinit_ln_16_rd1
//	bxy_noinit_ln_16_rd2
//	bxy_noinit_ln_16_rd3
//	bxy_noinit_ln_16_rd4
//	bxy_noinit_ln_16_rd5
//	bxy_noinit_ln_16_rd6
//	bxy_noinit_ln_16_rd7
//	bxy_noinit_ln_16_rd8
//	bxy_noinit_ln_16_rd9
//	bxy_noinit_ln_16_rd10
//	bxy_noinit_ln_16_rd11
//	bxy_noinit_ln_16_rd12
//	bxy_noinit_ln_16_rd13
//	bxy_noinit_ln_16_rd14
//	bxy_noinit_ln_16_rd15
//	bxy_noinit_ln_16_rd16
//	bxy_noinit_ln_16_rd17
//	bxy_noinit_ln_16_rd18
//	bxy_noinit_ln_16_rd19
//	bxy_noinit_ln_16_rd20
//	bxy_noinit_ln_16_rd21
//	bxy_noinit_ln_16_rd22
//	bxy_noinit_ln_16_rd23
//	bxy_noinit_ln_16_rd24
//	bxy_noinit_ln_16_rd25
//	bxy_noinit_ln_16_rd26
//	bxy_noinit_ln_16_rd27
//	bxy_noinit_ln_16_rd28
//	bxy_noinit_ln_16_rd29
//	bxy_noinit_ln_16_rd30
//	bxy_noinit_ln_16_rd31
//	bxy_noinit_ln_16_rd32
//	bxy_noinit_ln_16_rd33
//	bxy_noinit_ln_16_rd34
//	bxy_noinit_ln_16_rd35
//	bxy_noinit_ln_16_rd36
//	bxy_noinit_ln_16_rd37
//	bxy_noinit_ln_16_rd38
//	bxy_noinit_ln_16_rd39
//	bxy_noinit_ln_16_rd40
//	bxy_noinit_ln_16_rd41
//	bxy_noinit_ln_16_rd42
//	bxy_noinit_ln_16_rd43
//	bxy_noinit_ln_16_rd44
//	bxy_noinit_ln_16_rd45
//	bxy_noinit_ln_16_rd46
//	bxy_noinit_ln_16_rd47
inline hw_uint<768> blurx_bxy_noinit_ln_16_update_0_read_bundle_read(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 48
    // bxy_noinit_ln_16_rd0
    // bxy_noinit_ln_16_rd1
    // bxy_noinit_ln_16_rd2
    // bxy_noinit_ln_16_rd3
    // bxy_noinit_ln_16_rd4
    // bxy_noinit_ln_16_rd5
    // bxy_noinit_ln_16_rd6
    // bxy_noinit_ln_16_rd7
    // bxy_noinit_ln_16_rd8
    // bxy_noinit_ln_16_rd9
    // bxy_noinit_ln_16_rd10
    // bxy_noinit_ln_16_rd11
    // bxy_noinit_ln_16_rd12
    // bxy_noinit_ln_16_rd13
    // bxy_noinit_ln_16_rd14
    // bxy_noinit_ln_16_rd15
    // bxy_noinit_ln_16_rd16
    // bxy_noinit_ln_16_rd17
    // bxy_noinit_ln_16_rd18
    // bxy_noinit_ln_16_rd19
    // bxy_noinit_ln_16_rd20
    // bxy_noinit_ln_16_rd21
    // bxy_noinit_ln_16_rd22
    // bxy_noinit_ln_16_rd23
    // bxy_noinit_ln_16_rd24
    // bxy_noinit_ln_16_rd25
    // bxy_noinit_ln_16_rd26
    // bxy_noinit_ln_16_rd27
    // bxy_noinit_ln_16_rd28
    // bxy_noinit_ln_16_rd29
    // bxy_noinit_ln_16_rd30
    // bxy_noinit_ln_16_rd31
    // bxy_noinit_ln_16_rd32
    // bxy_noinit_ln_16_rd33
    // bxy_noinit_ln_16_rd34
    // bxy_noinit_ln_16_rd35
    // bxy_noinit_ln_16_rd36
    // bxy_noinit_ln_16_rd37
    // bxy_noinit_ln_16_rd38
    // bxy_noinit_ln_16_rd39
    // bxy_noinit_ln_16_rd40
    // bxy_noinit_ln_16_rd41
    // bxy_noinit_ln_16_rd42
    // bxy_noinit_ln_16_rd43
    // bxy_noinit_ln_16_rd44
    // bxy_noinit_ln_16_rd45
    // bxy_noinit_ln_16_rd46
    // bxy_noinit_ln_16_rd47

	hw_uint<768> result;
	hw_uint<16> bxy_noinit_ln_16_rd0_res = bxy_noinit_ln_16_rd0_select(blurx, d0, d1, dynamic_address);
	set_at<0, 768>(result, bxy_noinit_ln_16_rd0_res);
	hw_uint<16> bxy_noinit_ln_16_rd1_res = bxy_noinit_ln_16_rd1_select(blurx, d0, d1, dynamic_address);
	set_at<16, 768>(result, bxy_noinit_ln_16_rd1_res);
	hw_uint<16> bxy_noinit_ln_16_rd2_res = bxy_noinit_ln_16_rd2_select(blurx, d0, d1, dynamic_address);
	set_at<32, 768>(result, bxy_noinit_ln_16_rd2_res);
	hw_uint<16> bxy_noinit_ln_16_rd3_res = bxy_noinit_ln_16_rd3_select(blurx, d0, d1, dynamic_address);
	set_at<48, 768>(result, bxy_noinit_ln_16_rd3_res);
	hw_uint<16> bxy_noinit_ln_16_rd4_res = bxy_noinit_ln_16_rd4_select(blurx, d0, d1, dynamic_address);
	set_at<64, 768>(result, bxy_noinit_ln_16_rd4_res);
	hw_uint<16> bxy_noinit_ln_16_rd5_res = bxy_noinit_ln_16_rd5_select(blurx, d0, d1, dynamic_address);
	set_at<80, 768>(result, bxy_noinit_ln_16_rd5_res);
	hw_uint<16> bxy_noinit_ln_16_rd6_res = bxy_noinit_ln_16_rd6_select(blurx, d0, d1, dynamic_address);
	set_at<96, 768>(result, bxy_noinit_ln_16_rd6_res);
	hw_uint<16> bxy_noinit_ln_16_rd7_res = bxy_noinit_ln_16_rd7_select(blurx, d0, d1, dynamic_address);
	set_at<112, 768>(result, bxy_noinit_ln_16_rd7_res);
	hw_uint<16> bxy_noinit_ln_16_rd8_res = bxy_noinit_ln_16_rd8_select(blurx, d0, d1, dynamic_address);
	set_at<128, 768>(result, bxy_noinit_ln_16_rd8_res);
	hw_uint<16> bxy_noinit_ln_16_rd9_res = bxy_noinit_ln_16_rd9_select(blurx, d0, d1, dynamic_address);
	set_at<144, 768>(result, bxy_noinit_ln_16_rd9_res);
	hw_uint<16> bxy_noinit_ln_16_rd10_res = bxy_noinit_ln_16_rd10_select(blurx, d0, d1, dynamic_address);
	set_at<160, 768>(result, bxy_noinit_ln_16_rd10_res);
	hw_uint<16> bxy_noinit_ln_16_rd11_res = bxy_noinit_ln_16_rd11_select(blurx, d0, d1, dynamic_address);
	set_at<176, 768>(result, bxy_noinit_ln_16_rd11_res);
	hw_uint<16> bxy_noinit_ln_16_rd12_res = bxy_noinit_ln_16_rd12_select(blurx, d0, d1, dynamic_address);
	set_at<192, 768>(result, bxy_noinit_ln_16_rd12_res);
	hw_uint<16> bxy_noinit_ln_16_rd13_res = bxy_noinit_ln_16_rd13_select(blurx, d0, d1, dynamic_address);
	set_at<208, 768>(result, bxy_noinit_ln_16_rd13_res);
	hw_uint<16> bxy_noinit_ln_16_rd14_res = bxy_noinit_ln_16_rd14_select(blurx, d0, d1, dynamic_address);
	set_at<224, 768>(result, bxy_noinit_ln_16_rd14_res);
	hw_uint<16> bxy_noinit_ln_16_rd15_res = bxy_noinit_ln_16_rd15_select(blurx, d0, d1, dynamic_address);
	set_at<240, 768>(result, bxy_noinit_ln_16_rd15_res);
	hw_uint<16> bxy_noinit_ln_16_rd16_res = bxy_noinit_ln_16_rd16_select(blurx, d0, d1, dynamic_address);
	set_at<256, 768>(result, bxy_noinit_ln_16_rd16_res);
	hw_uint<16> bxy_noinit_ln_16_rd17_res = bxy_noinit_ln_16_rd17_select(blurx, d0, d1, dynamic_address);
	set_at<272, 768>(result, bxy_noinit_ln_16_rd17_res);
	hw_uint<16> bxy_noinit_ln_16_rd18_res = bxy_noinit_ln_16_rd18_select(blurx, d0, d1, dynamic_address);
	set_at<288, 768>(result, bxy_noinit_ln_16_rd18_res);
	hw_uint<16> bxy_noinit_ln_16_rd19_res = bxy_noinit_ln_16_rd19_select(blurx, d0, d1, dynamic_address);
	set_at<304, 768>(result, bxy_noinit_ln_16_rd19_res);
	hw_uint<16> bxy_noinit_ln_16_rd20_res = bxy_noinit_ln_16_rd20_select(blurx, d0, d1, dynamic_address);
	set_at<320, 768>(result, bxy_noinit_ln_16_rd20_res);
	hw_uint<16> bxy_noinit_ln_16_rd21_res = bxy_noinit_ln_16_rd21_select(blurx, d0, d1, dynamic_address);
	set_at<336, 768>(result, bxy_noinit_ln_16_rd21_res);
	hw_uint<16> bxy_noinit_ln_16_rd22_res = bxy_noinit_ln_16_rd22_select(blurx, d0, d1, dynamic_address);
	set_at<352, 768>(result, bxy_noinit_ln_16_rd22_res);
	hw_uint<16> bxy_noinit_ln_16_rd23_res = bxy_noinit_ln_16_rd23_select(blurx, d0, d1, dynamic_address);
	set_at<368, 768>(result, bxy_noinit_ln_16_rd23_res);
	hw_uint<16> bxy_noinit_ln_16_rd24_res = bxy_noinit_ln_16_rd24_select(blurx, d0, d1, dynamic_address);
	set_at<384, 768>(result, bxy_noinit_ln_16_rd24_res);
	hw_uint<16> bxy_noinit_ln_16_rd25_res = bxy_noinit_ln_16_rd25_select(blurx, d0, d1, dynamic_address);
	set_at<400, 768>(result, bxy_noinit_ln_16_rd25_res);
	hw_uint<16> bxy_noinit_ln_16_rd26_res = bxy_noinit_ln_16_rd26_select(blurx, d0, d1, dynamic_address);
	set_at<416, 768>(result, bxy_noinit_ln_16_rd26_res);
	hw_uint<16> bxy_noinit_ln_16_rd27_res = bxy_noinit_ln_16_rd27_select(blurx, d0, d1, dynamic_address);
	set_at<432, 768>(result, bxy_noinit_ln_16_rd27_res);
	hw_uint<16> bxy_noinit_ln_16_rd28_res = bxy_noinit_ln_16_rd28_select(blurx, d0, d1, dynamic_address);
	set_at<448, 768>(result, bxy_noinit_ln_16_rd28_res);
	hw_uint<16> bxy_noinit_ln_16_rd29_res = bxy_noinit_ln_16_rd29_select(blurx, d0, d1, dynamic_address);
	set_at<464, 768>(result, bxy_noinit_ln_16_rd29_res);
	hw_uint<16> bxy_noinit_ln_16_rd30_res = bxy_noinit_ln_16_rd30_select(blurx, d0, d1, dynamic_address);
	set_at<480, 768>(result, bxy_noinit_ln_16_rd30_res);
	hw_uint<16> bxy_noinit_ln_16_rd31_res = bxy_noinit_ln_16_rd31_select(blurx, d0, d1, dynamic_address);
	set_at<496, 768>(result, bxy_noinit_ln_16_rd31_res);
	hw_uint<16> bxy_noinit_ln_16_rd32_res = bxy_noinit_ln_16_rd32_select(blurx, d0, d1, dynamic_address);
	set_at<512, 768>(result, bxy_noinit_ln_16_rd32_res);
	hw_uint<16> bxy_noinit_ln_16_rd33_res = bxy_noinit_ln_16_rd33_select(blurx, d0, d1, dynamic_address);
	set_at<528, 768>(result, bxy_noinit_ln_16_rd33_res);
	hw_uint<16> bxy_noinit_ln_16_rd34_res = bxy_noinit_ln_16_rd34_select(blurx, d0, d1, dynamic_address);
	set_at<544, 768>(result, bxy_noinit_ln_16_rd34_res);
	hw_uint<16> bxy_noinit_ln_16_rd35_res = bxy_noinit_ln_16_rd35_select(blurx, d0, d1, dynamic_address);
	set_at<560, 768>(result, bxy_noinit_ln_16_rd35_res);
	hw_uint<16> bxy_noinit_ln_16_rd36_res = bxy_noinit_ln_16_rd36_select(blurx, d0, d1, dynamic_address);
	set_at<576, 768>(result, bxy_noinit_ln_16_rd36_res);
	hw_uint<16> bxy_noinit_ln_16_rd37_res = bxy_noinit_ln_16_rd37_select(blurx, d0, d1, dynamic_address);
	set_at<592, 768>(result, bxy_noinit_ln_16_rd37_res);
	hw_uint<16> bxy_noinit_ln_16_rd38_res = bxy_noinit_ln_16_rd38_select(blurx, d0, d1, dynamic_address);
	set_at<608, 768>(result, bxy_noinit_ln_16_rd38_res);
	hw_uint<16> bxy_noinit_ln_16_rd39_res = bxy_noinit_ln_16_rd39_select(blurx, d0, d1, dynamic_address);
	set_at<624, 768>(result, bxy_noinit_ln_16_rd39_res);
	hw_uint<16> bxy_noinit_ln_16_rd40_res = bxy_noinit_ln_16_rd40_select(blurx, d0, d1, dynamic_address);
	set_at<640, 768>(result, bxy_noinit_ln_16_rd40_res);
	hw_uint<16> bxy_noinit_ln_16_rd41_res = bxy_noinit_ln_16_rd41_select(blurx, d0, d1, dynamic_address);
	set_at<656, 768>(result, bxy_noinit_ln_16_rd41_res);
	hw_uint<16> bxy_noinit_ln_16_rd42_res = bxy_noinit_ln_16_rd42_select(blurx, d0, d1, dynamic_address);
	set_at<672, 768>(result, bxy_noinit_ln_16_rd42_res);
	hw_uint<16> bxy_noinit_ln_16_rd43_res = bxy_noinit_ln_16_rd43_select(blurx, d0, d1, dynamic_address);
	set_at<688, 768>(result, bxy_noinit_ln_16_rd43_res);
	hw_uint<16> bxy_noinit_ln_16_rd44_res = bxy_noinit_ln_16_rd44_select(blurx, d0, d1, dynamic_address);
	set_at<704, 768>(result, bxy_noinit_ln_16_rd44_res);
	hw_uint<16> bxy_noinit_ln_16_rd45_res = bxy_noinit_ln_16_rd45_select(blurx, d0, d1, dynamic_address);
	set_at<720, 768>(result, bxy_noinit_ln_16_rd45_res);
	hw_uint<16> bxy_noinit_ln_16_rd46_res = bxy_noinit_ln_16_rd46_select(blurx, d0, d1, dynamic_address);
	set_at<736, 768>(result, bxy_noinit_ln_16_rd46_res);
	hw_uint<16> bxy_noinit_ln_16_rd47_res = bxy_noinit_ln_16_rd47_select(blurx, d0, d1, dynamic_address);
	set_at<752, 768>(result, bxy_noinit_ln_16_rd47_res);
	return result;
}

struct input_input_update_0_write0_merged_banks_3_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write1_merged_banks_3_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write10_merged_banks_3_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write11_merged_banks_3_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write12_merged_banks_3_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write13_merged_banks_3_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write14_merged_banks_3_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write15_merged_banks_3_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write2_merged_banks_3_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write3_merged_banks_3_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write4_merged_banks_3_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write5_merged_banks_3_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write6_merged_banks_3_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write7_merged_banks_3_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write8_merged_banks_3_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write9_merged_banks_3_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_cache {
  // Reader addrs...
    // { blurx_update_0[d0, d1] -> input[16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[3 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[3 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[4 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[4 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[4 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[5 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[5 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[5 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[6 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[6 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[6 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[7 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[7 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[7 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[8 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[8 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[8 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[9 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[9 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[9 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[1 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[10 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[10 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[10 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[11 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[11 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[11 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[12 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[12 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[12 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[13 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[1 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[13 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[13 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[14 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[14 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[14 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[15 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[15 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[15 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[1 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[2 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[2 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[2 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
    // { blurx_update_0[d0, d1] -> input[3 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // # of banks: 16
  input_input_update_0_write0_merged_banks_3_cache input_input_update_0_write0_merged_banks_3;
  input_input_update_0_write1_merged_banks_3_cache input_input_update_0_write1_merged_banks_3;
  input_input_update_0_write10_merged_banks_3_cache input_input_update_0_write10_merged_banks_3;
  input_input_update_0_write11_merged_banks_3_cache input_input_update_0_write11_merged_banks_3;
  input_input_update_0_write12_merged_banks_3_cache input_input_update_0_write12_merged_banks_3;
  input_input_update_0_write13_merged_banks_3_cache input_input_update_0_write13_merged_banks_3;
  input_input_update_0_write14_merged_banks_3_cache input_input_update_0_write14_merged_banks_3;
  input_input_update_0_write15_merged_banks_3_cache input_input_update_0_write15_merged_banks_3;
  input_input_update_0_write2_merged_banks_3_cache input_input_update_0_write2_merged_banks_3;
  input_input_update_0_write3_merged_banks_3_cache input_input_update_0_write3_merged_banks_3;
  input_input_update_0_write4_merged_banks_3_cache input_input_update_0_write4_merged_banks_3;
  input_input_update_0_write5_merged_banks_3_cache input_input_update_0_write5_merged_banks_3;
  input_input_update_0_write6_merged_banks_3_cache input_input_update_0_write6_merged_banks_3;
  input_input_update_0_write7_merged_banks_3_cache input_input_update_0_write7_merged_banks_3;
  input_input_update_0_write8_merged_banks_3_cache input_input_update_0_write8_merged_banks_3;
  input_input_update_0_write9_merged_banks_3_cache input_input_update_0_write9_merged_banks_3;
};



inline void input_input_update_0_write0_write(hw_uint<16>& input_input_update_0_write0, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write0_merged_banks_3.push(input_input_update_0_write0);
}

inline void input_input_update_0_write1_write(hw_uint<16>& input_input_update_0_write1, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write1_merged_banks_3.push(input_input_update_0_write1);
}

inline void input_input_update_0_write10_write(hw_uint<16>& input_input_update_0_write10, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write10_merged_banks_3.push(input_input_update_0_write10);
}

inline void input_input_update_0_write11_write(hw_uint<16>& input_input_update_0_write11, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write11_merged_banks_3.push(input_input_update_0_write11);
}

inline void input_input_update_0_write12_write(hw_uint<16>& input_input_update_0_write12, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write12_merged_banks_3.push(input_input_update_0_write12);
}

inline void input_input_update_0_write13_write(hw_uint<16>& input_input_update_0_write13, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write13_merged_banks_3.push(input_input_update_0_write13);
}

inline void input_input_update_0_write14_write(hw_uint<16>& input_input_update_0_write14, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write14_merged_banks_3.push(input_input_update_0_write14);
}

inline void input_input_update_0_write15_write(hw_uint<16>& input_input_update_0_write15, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write15_merged_banks_3.push(input_input_update_0_write15);
}

inline void input_input_update_0_write2_write(hw_uint<16>& input_input_update_0_write2, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write2_merged_banks_3.push(input_input_update_0_write2);
}

inline void input_input_update_0_write3_write(hw_uint<16>& input_input_update_0_write3, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write3_merged_banks_3.push(input_input_update_0_write3);
}

inline void input_input_update_0_write4_write(hw_uint<16>& input_input_update_0_write4, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write4_merged_banks_3.push(input_input_update_0_write4);
}

inline void input_input_update_0_write5_write(hw_uint<16>& input_input_update_0_write5, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write5_merged_banks_3.push(input_input_update_0_write5);
}

inline void input_input_update_0_write6_write(hw_uint<16>& input_input_update_0_write6, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write6_merged_banks_3.push(input_input_update_0_write6);
}

inline void input_input_update_0_write7_write(hw_uint<16>& input_input_update_0_write7, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write7_merged_banks_3.push(input_input_update_0_write7);
}

inline void input_input_update_0_write8_write(hw_uint<16>& input_input_update_0_write8, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write8_merged_banks_3.push(input_input_update_0_write8);
}

inline void input_input_update_0_write9_write(hw_uint<16>& input_input_update_0_write9, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write9_merged_banks_3.push(input_input_update_0_write9);
}

inline hw_uint<16> blurx_rd0_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd0 read pattern: { blurx_update_0[d0, d1] -> input[16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_3.peek_242();
  return value_input_input_update_0_write0;
  return 0;
}

inline hw_uint<16> blurx_rd1_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd1 read pattern: { blurx_update_0[d0, d1] -> input[16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_3.peek_121();
  return value_input_input_update_0_write0;
  return 0;
}

inline hw_uint<16> blurx_rd10_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd10 read pattern: { blurx_update_0[d0, d1] -> input[3 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_3.peek_121();
  return value_input_input_update_0_write3;
  return 0;
}

inline hw_uint<16> blurx_rd11_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd11 read pattern: { blurx_update_0[d0, d1] -> input[3 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_3.peek_0();
  return value_input_input_update_0_write3;
  return 0;
}

inline hw_uint<16> blurx_rd12_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd12 read pattern: { blurx_update_0[d0, d1] -> input[4 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_3.peek_242();
  return value_input_input_update_0_write4;
  return 0;
}

inline hw_uint<16> blurx_rd13_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd13 read pattern: { blurx_update_0[d0, d1] -> input[4 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_3.peek_121();
  return value_input_input_update_0_write4;
  return 0;
}

inline hw_uint<16> blurx_rd14_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd14 read pattern: { blurx_update_0[d0, d1] -> input[4 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_3.peek_0();
  return value_input_input_update_0_write4;
  return 0;
}

inline hw_uint<16> blurx_rd15_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd15 read pattern: { blurx_update_0[d0, d1] -> input[5 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_3.peek_242();
  return value_input_input_update_0_write5;
  return 0;
}

inline hw_uint<16> blurx_rd16_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd16 read pattern: { blurx_update_0[d0, d1] -> input[5 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_3.peek_121();
  return value_input_input_update_0_write5;
  return 0;
}

inline hw_uint<16> blurx_rd17_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd17 read pattern: { blurx_update_0[d0, d1] -> input[5 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_3.peek_0();
  return value_input_input_update_0_write5;
  return 0;
}

inline hw_uint<16> blurx_rd18_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd18 read pattern: { blurx_update_0[d0, d1] -> input[6 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_3.peek_242();
  return value_input_input_update_0_write6;
  return 0;
}

inline hw_uint<16> blurx_rd19_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd19 read pattern: { blurx_update_0[d0, d1] -> input[6 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_3.peek_121();
  return value_input_input_update_0_write6;
  return 0;
}

inline hw_uint<16> blurx_rd2_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd2 read pattern: { blurx_update_0[d0, d1] -> input[16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_3.peek_0();
  return value_input_input_update_0_write0;
  return 0;
}

inline hw_uint<16> blurx_rd20_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd20 read pattern: { blurx_update_0[d0, d1] -> input[6 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_3.peek_0();
  return value_input_input_update_0_write6;
  return 0;
}

inline hw_uint<16> blurx_rd21_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd21 read pattern: { blurx_update_0[d0, d1] -> input[7 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_3.peek_242();
  return value_input_input_update_0_write7;
  return 0;
}

inline hw_uint<16> blurx_rd22_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd22 read pattern: { blurx_update_0[d0, d1] -> input[7 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_3.peek_121();
  return value_input_input_update_0_write7;
  return 0;
}

inline hw_uint<16> blurx_rd23_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd23 read pattern: { blurx_update_0[d0, d1] -> input[7 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_3.peek_0();
  return value_input_input_update_0_write7;
  return 0;
}

inline hw_uint<16> blurx_rd24_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd24 read pattern: { blurx_update_0[d0, d1] -> input[8 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_3.peek_242();
  return value_input_input_update_0_write8;
  return 0;
}

inline hw_uint<16> blurx_rd25_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd25 read pattern: { blurx_update_0[d0, d1] -> input[8 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_3.peek_121();
  return value_input_input_update_0_write8;
  return 0;
}

inline hw_uint<16> blurx_rd26_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd26 read pattern: { blurx_update_0[d0, d1] -> input[8 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_3.peek_0();
  return value_input_input_update_0_write8;
  return 0;
}

inline hw_uint<16> blurx_rd27_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd27 read pattern: { blurx_update_0[d0, d1] -> input[9 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_3.peek_242();
  return value_input_input_update_0_write9;
  return 0;
}

inline hw_uint<16> blurx_rd28_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd28 read pattern: { blurx_update_0[d0, d1] -> input[9 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_3.peek_121();
  return value_input_input_update_0_write9;
  return 0;
}

inline hw_uint<16> blurx_rd29_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd29 read pattern: { blurx_update_0[d0, d1] -> input[9 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_3.peek_0();
  return value_input_input_update_0_write9;
  return 0;
}

inline hw_uint<16> blurx_rd3_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd3 read pattern: { blurx_update_0[d0, d1] -> input[1 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_3.peek_242();
  return value_input_input_update_0_write1;
  return 0;
}

inline hw_uint<16> blurx_rd30_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd30 read pattern: { blurx_update_0[d0, d1] -> input[10 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_3.peek_242();
  return value_input_input_update_0_write10;
  return 0;
}

inline hw_uint<16> blurx_rd31_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd31 read pattern: { blurx_update_0[d0, d1] -> input[10 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_3.peek_121();
  return value_input_input_update_0_write10;
  return 0;
}

inline hw_uint<16> blurx_rd32_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd32 read pattern: { blurx_update_0[d0, d1] -> input[10 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_3.peek_0();
  return value_input_input_update_0_write10;
  return 0;
}

inline hw_uint<16> blurx_rd33_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd33 read pattern: { blurx_update_0[d0, d1] -> input[11 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_3.peek_242();
  return value_input_input_update_0_write11;
  return 0;
}

inline hw_uint<16> blurx_rd34_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd34 read pattern: { blurx_update_0[d0, d1] -> input[11 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_3.peek_121();
  return value_input_input_update_0_write11;
  return 0;
}

inline hw_uint<16> blurx_rd35_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd35 read pattern: { blurx_update_0[d0, d1] -> input[11 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_3.peek_0();
  return value_input_input_update_0_write11;
  return 0;
}

inline hw_uint<16> blurx_rd36_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd36 read pattern: { blurx_update_0[d0, d1] -> input[12 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_3.peek_242();
  return value_input_input_update_0_write12;
  return 0;
}

inline hw_uint<16> blurx_rd37_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd37 read pattern: { blurx_update_0[d0, d1] -> input[12 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_3.peek_121();
  return value_input_input_update_0_write12;
  return 0;
}

inline hw_uint<16> blurx_rd38_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd38 read pattern: { blurx_update_0[d0, d1] -> input[12 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_3.peek_0();
  return value_input_input_update_0_write12;
  return 0;
}

inline hw_uint<16> blurx_rd39_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd39 read pattern: { blurx_update_0[d0, d1] -> input[13 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_3.peek_242();
  return value_input_input_update_0_write13;
  return 0;
}

inline hw_uint<16> blurx_rd4_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd4 read pattern: { blurx_update_0[d0, d1] -> input[1 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_3.peek_121();
  return value_input_input_update_0_write1;
  return 0;
}

inline hw_uint<16> blurx_rd40_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd40 read pattern: { blurx_update_0[d0, d1] -> input[13 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_3.peek_121();
  return value_input_input_update_0_write13;
  return 0;
}

inline hw_uint<16> blurx_rd41_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd41 read pattern: { blurx_update_0[d0, d1] -> input[13 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_3.peek_0();
  return value_input_input_update_0_write13;
  return 0;
}

inline hw_uint<16> blurx_rd42_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd42 read pattern: { blurx_update_0[d0, d1] -> input[14 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_3.peek_242();
  return value_input_input_update_0_write14;
  return 0;
}

inline hw_uint<16> blurx_rd43_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd43 read pattern: { blurx_update_0[d0, d1] -> input[14 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_3.peek_121();
  return value_input_input_update_0_write14;
  return 0;
}

inline hw_uint<16> blurx_rd44_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd44 read pattern: { blurx_update_0[d0, d1] -> input[14 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_3.peek_0();
  return value_input_input_update_0_write14;
  return 0;
}

inline hw_uint<16> blurx_rd45_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd45 read pattern: { blurx_update_0[d0, d1] -> input[15 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_3.peek_242();
  return value_input_input_update_0_write15;
  return 0;
}

inline hw_uint<16> blurx_rd46_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd46 read pattern: { blurx_update_0[d0, d1] -> input[15 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_3.peek_121();
  return value_input_input_update_0_write15;
  return 0;
}

inline hw_uint<16> blurx_rd47_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd47 read pattern: { blurx_update_0[d0, d1] -> input[15 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_3.peek_0();
  return value_input_input_update_0_write15;
  return 0;
}

inline hw_uint<16> blurx_rd5_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd5 read pattern: { blurx_update_0[d0, d1] -> input[1 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_3.peek_0();
  return value_input_input_update_0_write1;
  return 0;
}

inline hw_uint<16> blurx_rd6_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd6 read pattern: { blurx_update_0[d0, d1] -> input[2 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_3.peek_242();
  return value_input_input_update_0_write2;
  return 0;
}

inline hw_uint<16> blurx_rd7_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd7 read pattern: { blurx_update_0[d0, d1] -> input[2 + 16d0, 1 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_3.peek_121();
  return value_input_input_update_0_write2;
  return 0;
}

inline hw_uint<16> blurx_rd8_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd8 read pattern: { blurx_update_0[d0, d1] -> input[2 + 16d0, 2 + d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_3.peek_0();
  return value_input_input_update_0_write2;
  return 0;
}

inline hw_uint<16> blurx_rd9_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // blurx_rd9 read pattern: { blurx_update_0[d0, d1] -> input[3 + 16d0, d1] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_3.peek_242();
  return value_input_input_update_0_write3;
  return 0;
}

// # of bundles = 2
// blurx_update_0_read
//	blurx_rd0
//	blurx_rd1
//	blurx_rd2
//	blurx_rd3
//	blurx_rd4
//	blurx_rd5
//	blurx_rd6
//	blurx_rd7
//	blurx_rd8
//	blurx_rd9
//	blurx_rd10
//	blurx_rd11
//	blurx_rd12
//	blurx_rd13
//	blurx_rd14
//	blurx_rd15
//	blurx_rd16
//	blurx_rd17
//	blurx_rd18
//	blurx_rd19
//	blurx_rd20
//	blurx_rd21
//	blurx_rd22
//	blurx_rd23
//	blurx_rd24
//	blurx_rd25
//	blurx_rd26
//	blurx_rd27
//	blurx_rd28
//	blurx_rd29
//	blurx_rd30
//	blurx_rd31
//	blurx_rd32
//	blurx_rd33
//	blurx_rd34
//	blurx_rd35
//	blurx_rd36
//	blurx_rd37
//	blurx_rd38
//	blurx_rd39
//	blurx_rd40
//	blurx_rd41
//	blurx_rd42
//	blurx_rd43
//	blurx_rd44
//	blurx_rd45
//	blurx_rd46
//	blurx_rd47
inline hw_uint<768> input_blurx_update_0_read_bundle_read(input_cache& input, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 48
    // blurx_rd0
    // blurx_rd1
    // blurx_rd2
    // blurx_rd3
    // blurx_rd4
    // blurx_rd5
    // blurx_rd6
    // blurx_rd7
    // blurx_rd8
    // blurx_rd9
    // blurx_rd10
    // blurx_rd11
    // blurx_rd12
    // blurx_rd13
    // blurx_rd14
    // blurx_rd15
    // blurx_rd16
    // blurx_rd17
    // blurx_rd18
    // blurx_rd19
    // blurx_rd20
    // blurx_rd21
    // blurx_rd22
    // blurx_rd23
    // blurx_rd24
    // blurx_rd25
    // blurx_rd26
    // blurx_rd27
    // blurx_rd28
    // blurx_rd29
    // blurx_rd30
    // blurx_rd31
    // blurx_rd32
    // blurx_rd33
    // blurx_rd34
    // blurx_rd35
    // blurx_rd36
    // blurx_rd37
    // blurx_rd38
    // blurx_rd39
    // blurx_rd40
    // blurx_rd41
    // blurx_rd42
    // blurx_rd43
    // blurx_rd44
    // blurx_rd45
    // blurx_rd46
    // blurx_rd47

	hw_uint<768> result;
	hw_uint<16> blurx_rd0_res = blurx_rd0_select(input, d0, d1, dynamic_address);
	set_at<0, 768>(result, blurx_rd0_res);
	hw_uint<16> blurx_rd1_res = blurx_rd1_select(input, d0, d1, dynamic_address);
	set_at<16, 768>(result, blurx_rd1_res);
	hw_uint<16> blurx_rd2_res = blurx_rd2_select(input, d0, d1, dynamic_address);
	set_at<32, 768>(result, blurx_rd2_res);
	hw_uint<16> blurx_rd3_res = blurx_rd3_select(input, d0, d1, dynamic_address);
	set_at<48, 768>(result, blurx_rd3_res);
	hw_uint<16> blurx_rd4_res = blurx_rd4_select(input, d0, d1, dynamic_address);
	set_at<64, 768>(result, blurx_rd4_res);
	hw_uint<16> blurx_rd5_res = blurx_rd5_select(input, d0, d1, dynamic_address);
	set_at<80, 768>(result, blurx_rd5_res);
	hw_uint<16> blurx_rd6_res = blurx_rd6_select(input, d0, d1, dynamic_address);
	set_at<96, 768>(result, blurx_rd6_res);
	hw_uint<16> blurx_rd7_res = blurx_rd7_select(input, d0, d1, dynamic_address);
	set_at<112, 768>(result, blurx_rd7_res);
	hw_uint<16> blurx_rd8_res = blurx_rd8_select(input, d0, d1, dynamic_address);
	set_at<128, 768>(result, blurx_rd8_res);
	hw_uint<16> blurx_rd9_res = blurx_rd9_select(input, d0, d1, dynamic_address);
	set_at<144, 768>(result, blurx_rd9_res);
	hw_uint<16> blurx_rd10_res = blurx_rd10_select(input, d0, d1, dynamic_address);
	set_at<160, 768>(result, blurx_rd10_res);
	hw_uint<16> blurx_rd11_res = blurx_rd11_select(input, d0, d1, dynamic_address);
	set_at<176, 768>(result, blurx_rd11_res);
	hw_uint<16> blurx_rd12_res = blurx_rd12_select(input, d0, d1, dynamic_address);
	set_at<192, 768>(result, blurx_rd12_res);
	hw_uint<16> blurx_rd13_res = blurx_rd13_select(input, d0, d1, dynamic_address);
	set_at<208, 768>(result, blurx_rd13_res);
	hw_uint<16> blurx_rd14_res = blurx_rd14_select(input, d0, d1, dynamic_address);
	set_at<224, 768>(result, blurx_rd14_res);
	hw_uint<16> blurx_rd15_res = blurx_rd15_select(input, d0, d1, dynamic_address);
	set_at<240, 768>(result, blurx_rd15_res);
	hw_uint<16> blurx_rd16_res = blurx_rd16_select(input, d0, d1, dynamic_address);
	set_at<256, 768>(result, blurx_rd16_res);
	hw_uint<16> blurx_rd17_res = blurx_rd17_select(input, d0, d1, dynamic_address);
	set_at<272, 768>(result, blurx_rd17_res);
	hw_uint<16> blurx_rd18_res = blurx_rd18_select(input, d0, d1, dynamic_address);
	set_at<288, 768>(result, blurx_rd18_res);
	hw_uint<16> blurx_rd19_res = blurx_rd19_select(input, d0, d1, dynamic_address);
	set_at<304, 768>(result, blurx_rd19_res);
	hw_uint<16> blurx_rd20_res = blurx_rd20_select(input, d0, d1, dynamic_address);
	set_at<320, 768>(result, blurx_rd20_res);
	hw_uint<16> blurx_rd21_res = blurx_rd21_select(input, d0, d1, dynamic_address);
	set_at<336, 768>(result, blurx_rd21_res);
	hw_uint<16> blurx_rd22_res = blurx_rd22_select(input, d0, d1, dynamic_address);
	set_at<352, 768>(result, blurx_rd22_res);
	hw_uint<16> blurx_rd23_res = blurx_rd23_select(input, d0, d1, dynamic_address);
	set_at<368, 768>(result, blurx_rd23_res);
	hw_uint<16> blurx_rd24_res = blurx_rd24_select(input, d0, d1, dynamic_address);
	set_at<384, 768>(result, blurx_rd24_res);
	hw_uint<16> blurx_rd25_res = blurx_rd25_select(input, d0, d1, dynamic_address);
	set_at<400, 768>(result, blurx_rd25_res);
	hw_uint<16> blurx_rd26_res = blurx_rd26_select(input, d0, d1, dynamic_address);
	set_at<416, 768>(result, blurx_rd26_res);
	hw_uint<16> blurx_rd27_res = blurx_rd27_select(input, d0, d1, dynamic_address);
	set_at<432, 768>(result, blurx_rd27_res);
	hw_uint<16> blurx_rd28_res = blurx_rd28_select(input, d0, d1, dynamic_address);
	set_at<448, 768>(result, blurx_rd28_res);
	hw_uint<16> blurx_rd29_res = blurx_rd29_select(input, d0, d1, dynamic_address);
	set_at<464, 768>(result, blurx_rd29_res);
	hw_uint<16> blurx_rd30_res = blurx_rd30_select(input, d0, d1, dynamic_address);
	set_at<480, 768>(result, blurx_rd30_res);
	hw_uint<16> blurx_rd31_res = blurx_rd31_select(input, d0, d1, dynamic_address);
	set_at<496, 768>(result, blurx_rd31_res);
	hw_uint<16> blurx_rd32_res = blurx_rd32_select(input, d0, d1, dynamic_address);
	set_at<512, 768>(result, blurx_rd32_res);
	hw_uint<16> blurx_rd33_res = blurx_rd33_select(input, d0, d1, dynamic_address);
	set_at<528, 768>(result, blurx_rd33_res);
	hw_uint<16> blurx_rd34_res = blurx_rd34_select(input, d0, d1, dynamic_address);
	set_at<544, 768>(result, blurx_rd34_res);
	hw_uint<16> blurx_rd35_res = blurx_rd35_select(input, d0, d1, dynamic_address);
	set_at<560, 768>(result, blurx_rd35_res);
	hw_uint<16> blurx_rd36_res = blurx_rd36_select(input, d0, d1, dynamic_address);
	set_at<576, 768>(result, blurx_rd36_res);
	hw_uint<16> blurx_rd37_res = blurx_rd37_select(input, d0, d1, dynamic_address);
	set_at<592, 768>(result, blurx_rd37_res);
	hw_uint<16> blurx_rd38_res = blurx_rd38_select(input, d0, d1, dynamic_address);
	set_at<608, 768>(result, blurx_rd38_res);
	hw_uint<16> blurx_rd39_res = blurx_rd39_select(input, d0, d1, dynamic_address);
	set_at<624, 768>(result, blurx_rd39_res);
	hw_uint<16> blurx_rd40_res = blurx_rd40_select(input, d0, d1, dynamic_address);
	set_at<640, 768>(result, blurx_rd40_res);
	hw_uint<16> blurx_rd41_res = blurx_rd41_select(input, d0, d1, dynamic_address);
	set_at<656, 768>(result, blurx_rd41_res);
	hw_uint<16> blurx_rd42_res = blurx_rd42_select(input, d0, d1, dynamic_address);
	set_at<672, 768>(result, blurx_rd42_res);
	hw_uint<16> blurx_rd43_res = blurx_rd43_select(input, d0, d1, dynamic_address);
	set_at<688, 768>(result, blurx_rd43_res);
	hw_uint<16> blurx_rd44_res = blurx_rd44_select(input, d0, d1, dynamic_address);
	set_at<704, 768>(result, blurx_rd44_res);
	hw_uint<16> blurx_rd45_res = blurx_rd45_select(input, d0, d1, dynamic_address);
	set_at<720, 768>(result, blurx_rd45_res);
	hw_uint<16> blurx_rd46_res = blurx_rd46_select(input, d0, d1, dynamic_address);
	set_at<736, 768>(result, blurx_rd46_res);
	hw_uint<16> blurx_rd47_res = blurx_rd47_select(input, d0, d1, dynamic_address);
	set_at<752, 768>(result, blurx_rd47_res);
	return result;
}

// input_update_0_write
//	input_input_update_0_write0
//	input_input_update_0_write1
//	input_input_update_0_write2
//	input_input_update_0_write3
//	input_input_update_0_write4
//	input_input_update_0_write5
//	input_input_update_0_write6
//	input_input_update_0_write7
//	input_input_update_0_write8
//	input_input_update_0_write9
//	input_input_update_0_write10
//	input_input_update_0_write11
//	input_input_update_0_write12
//	input_input_update_0_write13
//	input_input_update_0_write14
//	input_input_update_0_write15
inline void input_input_update_0_write_bundle_write(hw_uint<256>& input_update_0_write, input_cache& input, int d0, int d1, int dynamic_address) {
	hw_uint<16> input_input_update_0_write0_res = input_update_0_write.extract<0, 15>();
	input_input_update_0_write0_write(input_input_update_0_write0_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write1_res = input_update_0_write.extract<16, 31>();
	input_input_update_0_write1_write(input_input_update_0_write1_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write2_res = input_update_0_write.extract<32, 47>();
	input_input_update_0_write2_write(input_input_update_0_write2_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write3_res = input_update_0_write.extract<48, 63>();
	input_input_update_0_write3_write(input_input_update_0_write3_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write4_res = input_update_0_write.extract<64, 79>();
	input_input_update_0_write4_write(input_input_update_0_write4_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write5_res = input_update_0_write.extract<80, 95>();
	input_input_update_0_write5_write(input_input_update_0_write5_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write6_res = input_update_0_write.extract<96, 111>();
	input_input_update_0_write6_write(input_input_update_0_write6_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write7_res = input_update_0_write.extract<112, 127>();
	input_input_update_0_write7_write(input_input_update_0_write7_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write8_res = input_update_0_write.extract<128, 143>();
	input_input_update_0_write8_write(input_input_update_0_write8_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write9_res = input_update_0_write.extract<144, 159>();
	input_input_update_0_write9_write(input_input_update_0_write9_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write10_res = input_update_0_write.extract<160, 175>();
	input_input_update_0_write10_write(input_input_update_0_write10_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write11_res = input_update_0_write.extract<176, 191>();
	input_input_update_0_write11_write(input_input_update_0_write11_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write12_res = input_update_0_write.extract<192, 207>();
	input_input_update_0_write12_write(input_input_update_0_write12_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write13_res = input_update_0_write.extract<208, 223>();
	input_input_update_0_write13_write(input_input_update_0_write13_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write14_res = input_update_0_write.extract<224, 239>();
	input_input_update_0_write14_write(input_input_update_0_write14_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write15_res = input_update_0_write.extract<240, 255>();
	input_input_update_0_write15_write(input_input_update_0_write15_res, input, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 62672 bits


// Operation logic
inline void input_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int d0, int d1) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m_input_1__p__0_c__1_m_input_0__p__0_value = input_arg.read();
	auto compute_result = input_generated_compute_unrolled_16(input_arg_1_m_input_1__p__0_c__1_m_input_0__p__0_value);
	// Produce: input
	input_input_update_0_write_bundle_write(/* arg names */compute_result, input, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void blurx_update_0(input_cache& input, blurx_cache& blurx, int d0, int d1) {
  // Dynamic address computation

	// Consume: input
	auto input_1_m_blurx_1__p__0_c__1_m_blurx_0__p__0_value = input_blurx_update_0_read_bundle_read(input/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = blurx_generated_compute_unrolled_16(input_1_m_blurx_1__p__0_c__1_m_blurx_0__p__0_value);
	// Produce: blurx
	blurx_blurx_update_0_write_bundle_write(/* arg names */compute_result, blurx, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void bxy_noinit_ln_16_update_0(blurx_cache& blurx, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */bxy_noinit_ln_16, int d0, int d1) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx_1_m_bxy_noinit_ln_16_1__p__0_c__1_m_bxy_noinit_ln_16_0__p__0_value = blurx_bxy_noinit_ln_16_update_0_read_bundle_read(blurx/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = bxy_noinit_ln_16_generated_compute_unrolled_16(blurx_1_m_bxy_noinit_ln_16_1__p__0_c__1_m_bxy_noinit_ln_16_0__p__0_value);
	// Produce: bxy_noinit_ln_16
	bxy_noinit_ln_16.write(compute_result);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

// Driver function
void bxy_noinit_ln_16_opt(HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */bxy_noinit_ln_16) {

#ifndef __SYNTHESIS__
  ofstream debug_file("bxy_noinit_ln_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__SYNTHESIS__
  blurx_cache blurx;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  input_cache input;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
#ifdef __SYNTHESIS__
#pragma HLS inline recursive
#endif // __SYNTHESIS__

// schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081; bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079; blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
//   { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 120 and 0 <= d1 <= 1081 }
// Condition for input_update_0(((((-1 + 1*i2)) == 0) && (((1*i1)) >= 0) && (((120 + -1*i1)) >= 0) && (((1*i0)) >= 0) && (((1081 + -1*i0)) >= 0)))
//   { bxy_noinit_ln_16_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
// Condition for bxy_noinit_ln_16_update_0(((((-3 + 1*i2)) == 0) && (((-1 + 1*i1)) >= 0) && (((120 + -1*i1)) >= 0) && (((-2 + 1*i0)) >= 0) && (((1081 + -1*i0)) >= 0)))
//   { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 120 and 0 <= d1 <= 1079 }
// Condition for blurx_update_0(((((-2 + 1*i2)) == 0) && (((1*i1)) >= 0) && (((120 + -1*i1)) >= 0) && (((-2 + 1*i0)) >= 0) && (((1081 + -1*i0)) >= 0)))

	  // Schedules...
	    // blurx_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*0,1*2]
	    // bxy_noinit_ln_16_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*1,1*3]
	    // input_arg_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // input_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = 0; c0 <= 1081; c0++) {
	  for (int c1 = 0; c1 <= 120; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 120) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1081) && ((c0 - 0) % 1 == 0)) {
	      input_update_0(input_arg /* buf name */, input, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 120) && ((c1 - 0) % 1 == 0) && (2 <= c0 && c0 <= 1081) && ((c0 - 2) % 1 == 0)) {
	      blurx_update_0(input /* buf name */, blurx, (c1 - 0) / 1, (c0 - 2) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 120) && ((c1 - 1) % 1 == 0) && (2 <= c0 && c0 <= 1081) && ((c0 - 2) % 1 == 0)) {
	      bxy_noinit_ln_16_update_0(blurx /* buf name */, bxy_noinit_ln_16, (c1 - 1) / 1, (c0 - 2) / 1);
	    }
	
	  }
	}
	
#ifndef __SYNTHESIS__
  debug_file.close();
#endif //__SYNTHESIS__
}

void bxy_noinit_ln_16_opt_wrapper(HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */bxy_noinit_ln_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    bxy_noinit_ln_16_opt(input_arg, bxy_noinit_ln_16);
  }
}
#ifdef __SYNTHESIS__
  // { bxy_noinit_ln_16_update_0[root = 0, bxy_noinit_ln_16_0, bxy_noinit_ln_16_1] -> bxy_noinit_ln_16[bxy_noinit_ln_16_1, bxy_noinit_ln_16_0] : 0 <= bxy_noinit_ln_16_0 <= 1079 and 0 <= bxy_noinit_ln_16_1 <= 119 }
const int bxy_noinit_ln_16_update_0_write_pipe0_num_transfers = 129600;
  // { input_update_0[root = 0, input_0, input_1] -> input_arg[input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120 }
const int input_update_0_read_pipe0_num_transfers = 130922;


extern "C" {

void bxy_noinit_ln_16_opt_accel(hw_uint<256>* input_update_0_read_pipe0, hw_uint<256>* bxy_noinit_ln_16_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = bxy_noinit_ln_16_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = bxy_noinit_ln_16_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > input_update_0_read_pipe0_channel;
  static HWStream<hw_uint<256> > bxy_noinit_ln_16_update_0_write_pipe0_channel;

  burst_read<256>(input_update_0_read_pipe0, input_update_0_read_pipe0_channel, input_update_0_read_pipe0_num_transfers*size);

  bxy_noinit_ln_16_opt_wrapper(input_update_0_read_pipe0_channel, bxy_noinit_ln_16_update_0_write_pipe0_channel, size);

  burst_write<256>(bxy_noinit_ln_16_update_0_write_pipe0, bxy_noinit_ln_16_update_0_write_pipe0_channel, bxy_noinit_ln_16_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void bxy_noinit_ln_16_opt_rdai(HWStream<hw_uint<256> >& input_update_0_read_pipe0, HWStream<hw_uint<256> >&  bxy_noinit_ln_16_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = bxy_noinit_ln_16_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  bxy_noinit_ln_16_opt(input_update_0_read_pipe0, bxy_noinit_ln_16_update_0_write_pipe0);

}

}
#endif //__SYNTHESIS__

