/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [41:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[49] & celloutsig_0_2z);
  assign celloutsig_0_12z = ~(in_data[90] & celloutsig_0_5z);
  assign celloutsig_1_1z = ~(in_data[178] & celloutsig_1_0z[5]);
  assign celloutsig_0_5z = !(in_data[55] ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_22z = !(celloutsig_0_5z ? celloutsig_0_17z[3] : celloutsig_0_16z[17]);
  assign celloutsig_1_5z = !(in_data[143] ? celloutsig_1_3z : celloutsig_1_4z);
  assign celloutsig_0_6z = in_data[24] | ~(celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[77] | in_data[33];
  assign celloutsig_1_10z = { in_data[155:141], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z } & { in_data[146:112], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } == { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_0z[5:1] == celloutsig_1_0z[4:0];
  assign celloutsig_1_18z = { celloutsig_1_10z[23:15], celloutsig_1_9z } >= in_data[150:141];
  assign celloutsig_0_1z = { in_data[54:50], celloutsig_0_0z } >= in_data[77:72];
  assign celloutsig_1_7z = { in_data[142:117], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } > { in_data[128:104], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[140:135], celloutsig_1_3z } && { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_7z && { celloutsig_0_11z[3:2], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_10z[21:14], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z } < { in_data[163:159], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_2z = in_data[42] & ~(in_data[73]);
  assign celloutsig_1_6z = in_data[115:113] % { 1'h1, in_data[126:125] };
  assign celloutsig_1_2z = - { in_data[166:158], celloutsig_1_1z };
  assign celloutsig_0_20z = & { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, in_data[42] };
  assign celloutsig_1_3z = & celloutsig_1_2z[9:1];
  assign celloutsig_1_17z = ^ celloutsig_1_10z[10:8];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } >> celloutsig_1_0z[2:0];
  assign celloutsig_1_0z = in_data[157:152] >> in_data[133:128];
  assign celloutsig_0_11z = { celloutsig_0_4z[9:6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z } >>> { celloutsig_0_8z[2:1], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_24z = in_data[44:37] - celloutsig_0_16z[13:6];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z } ^ { celloutsig_0_4z[12:9], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_16z[20:8] ^ in_data[34:22];
  assign celloutsig_0_23z = { celloutsig_0_16z[6:4], celloutsig_0_22z, celloutsig_0_20z } ^ { celloutsig_0_8z[4:2], celloutsig_0_2z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[45:37], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 18'h00000;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_10z[21:14], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_17z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_7z = in_data[74:70];
  always_latch
    if (clkin_data[64]) celloutsig_0_9z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_9z = celloutsig_0_8z[4:2];
  assign { celloutsig_0_16z[13:6], celloutsig_0_16z[15], celloutsig_0_16z[5:3], celloutsig_0_16z[22:16], celloutsig_0_16z[14] } = ~ { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z[8:2], celloutsig_0_3z };
  assign celloutsig_0_17z[8:2] = ~ celloutsig_0_16z[9:3];
  assign celloutsig_0_16z[2:0] = celloutsig_0_16z[5:3];
  assign celloutsig_0_17z[1:0] = celloutsig_0_17z[4:3];
  assign { out_data[128], out_data[113:96], out_data[36:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
