<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\impl\gwsynthesis\a2n20v2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\hdl\a2n20v2.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\hdl\a2n20v2.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 25 18:54:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23046</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11004</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>89.002(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>45.007(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.655</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.794</td>
</tr>
<tr>
<td>2</td>
<td>3.775</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.673</td>
</tr>
<tr>
<td>3</td>
<td>3.888</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.561</td>
</tr>
<tr>
<td>4</td>
<td>3.931</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.517</td>
</tr>
<tr>
<td>5</td>
<td>4.032</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.416</td>
</tr>
<tr>
<td>6</td>
<td>4.116</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.332</td>
</tr>
<tr>
<td>7</td>
<td>6.791</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.657</td>
</tr>
<tr>
<td>8</td>
<td>7.072</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.376</td>
</tr>
<tr>
<td>9</td>
<td>7.249</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.200</td>
</tr>
<tr>
<td>10</td>
<td>7.283</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_4_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.201</td>
</tr>
<tr>
<td>11</td>
<td>7.633</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.850</td>
</tr>
<tr>
<td>12</td>
<td>7.755</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cl1_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.693</td>
</tr>
<tr>
<td>13</td>
<td>7.755</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cl1_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.693</td>
</tr>
<tr>
<td>14</td>
<td>7.768</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.716</td>
</tr>
<tr>
<td>15</td>
<td>7.907</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cl1_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.541</td>
</tr>
<tr>
<td>16</td>
<td>7.943</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.541</td>
</tr>
<tr>
<td>17</td>
<td>8.022</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_7_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.461</td>
</tr>
<tr>
<td>18</td>
<td>8.081</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.367</td>
</tr>
<tr>
<td>19</td>
<td>8.117</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.332</td>
</tr>
<tr>
<td>20</td>
<td>8.152</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.297</td>
</tr>
<tr>
<td>21</td>
<td>8.187</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.262</td>
</tr>
<tr>
<td>22</td>
<td>8.449</td>
<td>supersprite/ssp_psg/B_1_s0/Q</td>
<td>audio_out/cr1_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.000</td>
</tr>
<tr>
<td>23</td>
<td>8.484</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>9.999</td>
</tr>
<tr>
<td>24</td>
<td>8.536</td>
<td>apple_bus/addr_r_6_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>9.948</td>
</tr>
<tr>
<td>25</td>
<td>8.573</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>9.911</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.239</td>
<td>apple_bus/data_r_0_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.488</td>
</tr>
<tr>
<td>2</td>
<td>0.319</td>
<td>mockingboard/m6522_right/acr_1_s0/Q</td>
<td>mockingboard/m6522_right/irb_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>3</td>
<td>0.323</td>
<td>mockingboard/m6522_left/acr_0_s0/Q</td>
<td>mockingboard/m6522_left/ira_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>4</td>
<td>0.323</td>
<td>mockingboard/m6522_left/acr_0_s0/Q</td>
<td>mockingboard/m6522_left/ira_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>5</td>
<td>0.326</td>
<td>audio_out/cnt_31_s0/Q</td>
<td>audio_out/flt_ce_s1/SET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>6</td>
<td>0.410</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>audio_out/dly2_2_s0/Q</td>
<td>audio_out/dly2_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>audio_out/dly2_6_s0/Q</td>
<td>audio_out/dly2_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>audio_out/dly2_8_s0/Q</td>
<td>audio_out/dly2_8_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>audio_out/dly2_12_s0/Q</td>
<td>audio_out/dly2_12_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_3_s0/Q</td>
<td>apple_video/flash_cnt_r_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_7_s0/Q</td>
<td>apple_video/flash_cnt_r_7_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_9_s0/Q</td>
<td>apple_video/flash_cnt_r_9_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_13_s0/Q</td>
<td>apple_video/flash_cnt_r_13_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_15_s0/Q</td>
<td>apple_video/flash_cnt_r_15_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_19_s0/Q</td>
<td>apple_video/flash_cnt_r_19_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_21_s0/Q</td>
<td>apple_video/flash_cnt_r_21_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>audio_out/cnt_7_s2/Q</td>
<td>audio_out/cnt_7_s2/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>audio_out/dly2_0_s1/Q</td>
<td>audio_out/dly2_0_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>audio_out/dly1_1_s1/Q</td>
<td>audio_out/dly1_1_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>audio_out/cnt_28_s0/Q</td>
<td>audio_out/cnt_28_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/data_in_strobe_r_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/a2_bridge_d_oe_o_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg30sprtmax_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.295</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>26.929</td>
<td>6.079</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_0_s/AD[2]</td>
</tr>
<tr>
<td>27.446</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_0_s/DO[3]</td>
</tr>
<tr>
<td>28.506</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s30/I1</td>
</tr>
<tr>
<td>29.061</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s30/F</td>
</tr>
<tr>
<td>29.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s14/I1</td>
</tr>
<tr>
<td>29.164</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s14/O</td>
</tr>
<tr>
<td>29.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s6/I1</td>
</tr>
<tr>
<td>29.267</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s6/O</td>
</tr>
<tr>
<td>29.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s2/I1</td>
</tr>
<tr>
<td>29.370</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s2/O</td>
</tr>
<tr>
<td>29.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s0/I1</td>
</tr>
<tr>
<td>29.473</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_93_G[0]_s0/O</td>
</tr>
<tr>
<td>30.086</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s3/I0</td>
</tr>
<tr>
<td>30.603</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s3/F</td>
</tr>
<tr>
<td>31.829</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s2/I1</td>
</tr>
<tr>
<td>32.346</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s2/F</td>
</tr>
<tr>
<td>32.986</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s0/I1</td>
</tr>
<tr>
<td>33.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>33.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.643, 24.625%; route: 10.919, 73.807%; tC2Q: 0.232, 1.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.295</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>27.045</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/AD[2]</td>
</tr>
<tr>
<td>27.562</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DO[3]</td>
</tr>
<tr>
<td>28.351</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>28.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>28.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>28.825</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>28.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>28.928</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>28.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>29.031</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>29.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>29.134</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.376</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>31.463</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C16[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.972</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s2/I2</td>
</tr>
<tr>
<td>32.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s2/F</td>
</tr>
<tr>
<td>32.886</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/I1</td>
</tr>
<tr>
<td>33.435</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>33.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C20[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.836, 26.143%; route: 10.605, 72.276%; tC2Q: 0.232, 1.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.295</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>27.045</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/AD[2]</td>
</tr>
<tr>
<td>27.562</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DO[3]</td>
</tr>
<tr>
<td>28.351</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>28.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>28.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>28.825</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>28.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>28.928</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>28.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>29.031</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>29.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>29.134</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.376</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>31.463</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C16[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.890</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s2/I2</td>
</tr>
<tr>
<td>32.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C17[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s2/F</td>
</tr>
<tr>
<td>32.861</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/I1</td>
</tr>
<tr>
<td>33.323</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C18[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>33.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C18[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 25.308%; route: 10.644, 73.099%; tC2Q: 0.232, 1.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.295</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>27.045</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/AD[2]</td>
</tr>
<tr>
<td>27.562</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DO[3]</td>
</tr>
<tr>
<td>28.351</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>28.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>28.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>28.825</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>28.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>28.928</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>28.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>29.031</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>29.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>29.134</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.376</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>31.463</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C16[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.887</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s2/I2</td>
</tr>
<tr>
<td>32.404</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s2/F</td>
</tr>
<tr>
<td>32.817</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/I1</td>
</tr>
<tr>
<td>33.279</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>33.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.749, 25.824%; route: 10.536, 72.578%; tC2Q: 0.232, 1.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.295</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>27.045</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/AD[2]</td>
</tr>
<tr>
<td>27.562</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DO[3]</td>
</tr>
<tr>
<td>28.351</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>28.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>28.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>28.825</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>28.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>28.928</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>28.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>29.031</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>29.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>29.134</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.376</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>31.463</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C16[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.995</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s2/I2</td>
</tr>
<tr>
<td>32.544</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s2/F</td>
</tr>
<tr>
<td>32.716</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/I1</td>
</tr>
<tr>
<td>33.178</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>33.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.781, 26.227%; route: 10.403, 72.163%; tC2Q: 0.232, 1.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.295</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/I2</td>
</tr>
<tr>
<td>20.850</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_6_s1/F</td>
</tr>
<tr>
<td>27.045</td>
<td>6.195</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/AD[2]</td>
</tr>
<tr>
<td>27.562</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_31_1_s/DO[3]</td>
</tr>
<tr>
<td>28.351</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/I1</td>
</tr>
<tr>
<td>28.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s30/F</td>
</tr>
<tr>
<td>28.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>28.825</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s14/O</td>
</tr>
<tr>
<td>28.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>28.928</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>28.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>29.031</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>29.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>29.134</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.376</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>30.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C16[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>31.463</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C16[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.890</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_5_s2/I2</td>
</tr>
<tr>
<td>32.460</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_5_s2/F</td>
</tr>
<tr>
<td>32.632</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_5_s0/I1</td>
</tr>
<tr>
<td>33.094</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>33.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.802, 26.527%; route: 10.298, 71.854%; tC2Q: 0.232, 1.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>20.739</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/I3</td>
</tr>
<tr>
<td>21.288</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/F</td>
</tr>
<tr>
<td>21.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/I3</td>
</tr>
<tr>
<td>21.742</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/F</td>
</tr>
<tr>
<td>22.652</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][B]</td>
<td>supersprite/ssp_audio_w_10_s/I1</td>
</tr>
<tr>
<td>23.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s/COUT</td>
</tr>
<tr>
<td>23.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[1][A]</td>
<td>supersprite/ssp_audio_w_11_s/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s/SUM</td>
</tr>
<tr>
<td>23.664</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C4[0][B]</td>
<td>supersprite/ssp_audio_w_11_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s0/COUT</td>
</tr>
<tr>
<td>24.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td>supersprite/ssp_audio_w_12_s0/CIN</td>
</tr>
<tr>
<td>24.704</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_12_s0/SUM</td>
</tr>
<tr>
<td>25.121</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C4[0][B]</td>
<td>n634_s/I0</td>
</tr>
<tr>
<td>25.691</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C4[0][B]</td>
<td style=" background: #97FFFF;">n634_s/COUT</td>
</tr>
<tr>
<td>25.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C4[1][A]</td>
<td>n633_s/CIN</td>
</tr>
<tr>
<td>26.161</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C4[1][A]</td>
<td style=" background: #97FFFF;">n633_s/SUM</td>
</tr>
<tr>
<td>28.548</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>n633_s1/I0</td>
</tr>
<tr>
<td>29.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">n633_s1/COUT</td>
</tr>
<tr>
<td>29.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>n632_s1/CIN</td>
</tr>
<tr>
<td>29.153</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">n632_s1/COUT</td>
</tr>
<tr>
<td>29.870</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>n643_s2/I3</td>
</tr>
<tr>
<td>30.419</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">n643_s2/F</td>
</tr>
<tr>
<td>30.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">audio_out/cr1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>audio_out/cr1_15_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_15_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>audio_out/cr1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.196, 53.154%; route: 5.229, 44.856%; tC2Q: 0.232, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>20.739</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/I3</td>
</tr>
<tr>
<td>21.288</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/F</td>
</tr>
<tr>
<td>21.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/I3</td>
</tr>
<tr>
<td>21.742</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/F</td>
</tr>
<tr>
<td>22.652</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][B]</td>
<td>supersprite/ssp_audio_w_10_s/I1</td>
</tr>
<tr>
<td>23.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s/COUT</td>
</tr>
<tr>
<td>23.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[1][A]</td>
<td>supersprite/ssp_audio_w_11_s/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s/SUM</td>
</tr>
<tr>
<td>23.664</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C4[0][B]</td>
<td>supersprite/ssp_audio_w_11_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s0/COUT</td>
</tr>
<tr>
<td>24.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td>supersprite/ssp_audio_w_12_s0/CIN</td>
</tr>
<tr>
<td>24.704</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_12_s0/SUM</td>
</tr>
<tr>
<td>25.121</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C4[0][B]</td>
<td>n634_s/I0</td>
</tr>
<tr>
<td>25.691</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C4[0][B]</td>
<td style=" background: #97FFFF;">n634_s/COUT</td>
</tr>
<tr>
<td>25.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C4[1][A]</td>
<td>n633_s/CIN</td>
</tr>
<tr>
<td>26.161</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C4[1][A]</td>
<td style=" background: #97FFFF;">n633_s/SUM</td>
</tr>
<tr>
<td>28.548</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>n633_s1/I0</td>
</tr>
<tr>
<td>29.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">n633_s1/COUT</td>
</tr>
<tr>
<td>29.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>n632_s1/CIN</td>
</tr>
<tr>
<td>29.588</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">n632_s1/SUM</td>
</tr>
<tr>
<td>29.767</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>n644_s3/I2</td>
</tr>
<tr>
<td>30.138</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">n644_s3/F</td>
</tr>
<tr>
<td>30.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">audio_out/cr1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>audio_out/cr1_14_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_14_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>audio_out/cr1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.453, 56.724%; route: 4.691, 41.237%; tC2Q: 0.232, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>21.604</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I1</td>
</tr>
<tr>
<td>21.975</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>22.445</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.842</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C3[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>23.412</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>23.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.882</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>24.449</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][B]</td>
<td>n640_s/I0</td>
</tr>
<tr>
<td>25.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C3[0][B]</td>
<td style=" background: #97FFFF;">n640_s/COUT</td>
</tr>
<tr>
<td>25.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C3[1][A]</td>
<td>n639_s/CIN</td>
</tr>
<tr>
<td>25.054</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C3[1][A]</td>
<td style=" background: #97FFFF;">n639_s/COUT</td>
</tr>
<tr>
<td>25.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[1][B]</td>
<td>n638_s/CIN</td>
</tr>
<tr>
<td>25.524</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C3[1][B]</td>
<td style=" background: #97FFFF;">n638_s/SUM</td>
</tr>
<tr>
<td>27.983</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n638_s1/I0</td>
</tr>
<tr>
<td>28.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n638_s1/COUT</td>
</tr>
<tr>
<td>28.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>n637_s1/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n637_s1/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>n636_s1/CIN</td>
</tr>
<tr>
<td>28.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n636_s1/COUT</td>
</tr>
<tr>
<td>28.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>n635_s1/CIN</td>
</tr>
<tr>
<td>28.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">n635_s1/COUT</td>
</tr>
<tr>
<td>28.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>n634_s1/CIN</td>
</tr>
<tr>
<td>28.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">n634_s1/COUT</td>
</tr>
<tr>
<td>28.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>n633_s1/CIN</td>
</tr>
<tr>
<td>29.164</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">n633_s1/SUM</td>
</tr>
<tr>
<td>29.591</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>n645_s3/I1</td>
</tr>
<tr>
<td>29.962</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">n645_s3/F</td>
</tr>
<tr>
<td>29.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" font-weight:bold;">audio_out/cr1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>audio_out/cr1_13_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_13_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>audio_out/cr1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.612, 50.108%; route: 5.356, 47.821%; tC2Q: 0.232, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.566</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C13[1][A]</td>
<td>apple_bus/n507_s22/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C13[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s22/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][A]</td>
<td>apple_bus/n503_s16/I3</td>
</tr>
<tr>
<td>8.466</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][A]</td>
<td style=" background: #97FFFF;">apple_bus/n503_s16/F</td>
</tr>
<tr>
<td>8.955</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C23[0][A]</td>
<td>apple_bus/n503_s23/I1</td>
</tr>
<tr>
<td>9.510</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C23[0][A]</td>
<td style=" background: #97FFFF;">apple_bus/n503_s23/F</td>
</tr>
<tr>
<td>11.444</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[A]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[A]</td>
<td>apple_bus/a2_bridge_d_o_4_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR38[A]</td>
<td>apple_bus/a2_bridge_d_o_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.021, 26.971%; route: 7.948, 70.957%; tC2Q: 0.232, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.566</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C13[1][A]</td>
<td>apple_bus/n507_s22/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C13[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s22/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][A]</td>
<td>apple_bus/n502_s16/I3</td>
</tr>
<tr>
<td>8.299</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C19[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/n502_s16/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[2][B]</td>
<td>apple_bus/n502_s29/I1</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C20[2][B]</td>
<td style=" background: #97FFFF;">apple_bus/n502_s29/F</td>
</tr>
<tr>
<td>11.093</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR36[A]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[A]</td>
<td>apple_bus/a2_bridge_d_o_5_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[A]</td>
<td>apple_bus/a2_bridge_d_o_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.928, 26.986%; route: 7.690, 70.876%; tC2Q: 0.232, 2.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cl1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>20.739</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/I3</td>
</tr>
<tr>
<td>21.288</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/F</td>
</tr>
<tr>
<td>21.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/I3</td>
</tr>
<tr>
<td>21.742</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/F</td>
</tr>
<tr>
<td>22.652</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][B]</td>
<td>supersprite/ssp_audio_w_10_s/I1</td>
</tr>
<tr>
<td>23.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s/COUT</td>
</tr>
<tr>
<td>23.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[1][A]</td>
<td>supersprite/ssp_audio_w_11_s/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s/SUM</td>
</tr>
<tr>
<td>23.664</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C4[0][B]</td>
<td>supersprite/ssp_audio_w_11_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s0/COUT</td>
</tr>
<tr>
<td>24.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td>supersprite/ssp_audio_w_12_s0/CIN</td>
</tr>
<tr>
<td>24.704</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_12_s0/SUM</td>
</tr>
<tr>
<td>24.879</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C4[0][B]</td>
<td>n618_s/I0</td>
</tr>
<tr>
<td>25.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C4[0][B]</td>
<td style=" background: #97FFFF;">n618_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C4[1][A]</td>
<td>n617_s/CIN</td>
</tr>
<tr>
<td>25.919</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C4[1][A]</td>
<td style=" background: #97FFFF;">n617_s/SUM</td>
</tr>
<tr>
<td>27.686</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C35[1][B]</td>
<td>n617_s1/I0</td>
</tr>
<tr>
<td>28.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">n617_s1/COUT</td>
</tr>
<tr>
<td>28.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C35[2][A]</td>
<td>n616_s1/CIN</td>
</tr>
<tr>
<td>28.726</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C35[2][A]</td>
<td style=" background: #97FFFF;">n616_s1/SUM</td>
</tr>
<tr>
<td>28.906</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>n628_s3/I2</td>
</tr>
<tr>
<td>29.455</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">n628_s3/F</td>
</tr>
<tr>
<td>29.455</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td style=" font-weight:bold;">audio_out/cl1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>audio_out/cl1_14_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cl1_14_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>audio_out/cl1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.631, 62.013%; route: 3.830, 35.818%; tC2Q: 0.232, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cl1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>20.739</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/I3</td>
</tr>
<tr>
<td>21.288</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/F</td>
</tr>
<tr>
<td>21.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/I3</td>
</tr>
<tr>
<td>21.742</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/F</td>
</tr>
<tr>
<td>22.652</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][B]</td>
<td>supersprite/ssp_audio_w_10_s/I1</td>
</tr>
<tr>
<td>23.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s/COUT</td>
</tr>
<tr>
<td>23.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[1][A]</td>
<td>supersprite/ssp_audio_w_11_s/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s/SUM</td>
</tr>
<tr>
<td>23.664</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C4[0][B]</td>
<td>supersprite/ssp_audio_w_11_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s0/COUT</td>
</tr>
<tr>
<td>24.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td>supersprite/ssp_audio_w_12_s0/CIN</td>
</tr>
<tr>
<td>24.704</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C4[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_12_s0/SUM</td>
</tr>
<tr>
<td>24.879</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C4[0][B]</td>
<td>n618_s/I0</td>
</tr>
<tr>
<td>25.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C4[0][B]</td>
<td style=" background: #97FFFF;">n618_s/COUT</td>
</tr>
<tr>
<td>25.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C4[1][A]</td>
<td>n617_s/CIN</td>
</tr>
<tr>
<td>25.919</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C4[1][A]</td>
<td style=" background: #97FFFF;">n617_s/SUM</td>
</tr>
<tr>
<td>27.686</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C35[1][B]</td>
<td>n617_s1/I0</td>
</tr>
<tr>
<td>28.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">n617_s1/COUT</td>
</tr>
<tr>
<td>28.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C35[2][A]</td>
<td>n616_s1/CIN</td>
</tr>
<tr>
<td>28.726</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C35[2][A]</td>
<td style=" background: #97FFFF;">n616_s1/SUM</td>
</tr>
<tr>
<td>28.906</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>n627_s2/I2</td>
</tr>
<tr>
<td>29.455</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td style=" background: #97FFFF;">n627_s2/F</td>
</tr>
<tr>
<td>29.455</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td style=" font-weight:bold;">audio_out/cl1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>audio_out/cl1_15_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cl1_15_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C36[0][B]</td>
<td>audio_out/cl1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.631, 62.013%; route: 3.830, 35.818%; tC2Q: 0.232, 2.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s0/I0</td>
</tr>
<tr>
<td>7.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C20[0][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s0/F</td>
</tr>
<tr>
<td>7.728</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>apple_bus/n507_s16/I2</td>
</tr>
<tr>
<td>8.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s16/F</td>
</tr>
<tr>
<td>8.279</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>apple_bus/n507_s14/I2</td>
</tr>
<tr>
<td>8.650</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s14/F</td>
</tr>
<tr>
<td>10.959</td>
<td>2.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[B]</td>
<td>apple_bus/a2_bridge_d_o_0_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[B]</td>
<td>apple_bus/a2_bridge_d_o_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.977, 27.781%; route: 7.507, 70.054%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cl1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>20.739</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/I3</td>
</tr>
<tr>
<td>21.288</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s986/F</td>
</tr>
<tr>
<td>21.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/I3</td>
</tr>
<tr>
<td>21.742</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C8[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s973/F</td>
</tr>
<tr>
<td>22.652</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][B]</td>
<td>supersprite/ssp_audio_w_10_s/I1</td>
</tr>
<tr>
<td>23.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s/SUM</td>
</tr>
<tr>
<td>23.271</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C4[0][A]</td>
<td>supersprite/ssp_audio_w_10_s0/I0</td>
</tr>
<tr>
<td>23.841</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s0/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C4[0][B]</td>
<td>supersprite/ssp_audio_w_11_s0/CIN</td>
</tr>
<tr>
<td>24.311</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C4[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_11_s0/SUM</td>
</tr>
<tr>
<td>24.562</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C4[0][A]</td>
<td>n619_s/I0</td>
</tr>
<tr>
<td>25.132</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td style=" background: #97FFFF;">n619_s/COUT</td>
</tr>
<tr>
<td>25.132</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C4[0][B]</td>
<td>n618_s/CIN</td>
</tr>
<tr>
<td>25.602</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C4[0][B]</td>
<td style=" background: #97FFFF;">n618_s/SUM</td>
</tr>
<tr>
<td>27.370</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C35[1][A]</td>
<td>n618_s1/I0</td>
</tr>
<tr>
<td>27.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">n618_s1/COUT</td>
</tr>
<tr>
<td>27.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C35[1][B]</td>
<td>n617_s1/CIN</td>
</tr>
<tr>
<td>28.410</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">n617_s1/SUM</td>
</tr>
<tr>
<td>28.932</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>n629_s3/I0</td>
</tr>
<tr>
<td>29.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" background: #97FFFF;">n629_s3/F</td>
</tr>
<tr>
<td>29.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" font-weight:bold;">audio_out/cl1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>audio_out/cl1_13_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cl1_13_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>audio_out/cl1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.983, 56.758%; route: 4.326, 41.041%; tC2Q: 0.232, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s0/I0</td>
</tr>
<tr>
<td>7.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C20[0][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s0/F</td>
</tr>
<tr>
<td>7.728</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>apple_bus/n505_s15/I2</td>
</tr>
<tr>
<td>8.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">apple_bus/n505_s15/F</td>
</tr>
<tr>
<td>8.279</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>apple_bus/n505_s14/I3</td>
</tr>
<tr>
<td>8.741</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">apple_bus/n505_s14/F</td>
</tr>
<tr>
<td>8.742</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>apple_bus/n505_s13/I2</td>
</tr>
<tr>
<td>9.259</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/n505_s13/F</td>
</tr>
<tr>
<td>10.784</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>apple_bus/a2_bridge_d_o_2_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[B]</td>
<td>apple_bus/a2_bridge_d_o_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.585, 34.011%; route: 6.724, 63.788%; tC2Q: 0.232, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.566</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C13[1][A]</td>
<td>apple_bus/n507_s22/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C13[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s22/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[2][A]</td>
<td>apple_bus/n500_s18/I3</td>
</tr>
<tr>
<td>8.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C19[2][A]</td>
<td style=" background: #97FFFF;">apple_bus/n500_s18/F</td>
</tr>
<tr>
<td>8.653</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[0][B]</td>
<td>apple_bus/n500_s30/I1</td>
</tr>
<tr>
<td>9.208</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C20[0][B]</td>
<td style=" background: #97FFFF;">apple_bus/n500_s30/F</td>
</tr>
<tr>
<td>10.705</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>apple_bus/a2_bridge_d_o_7_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB42[B]</td>
<td>apple_bus/a2_bridge_d_o_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.036, 29.021%; route: 7.193, 68.761%; tC2Q: 0.232, 2.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>21.604</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I1</td>
</tr>
<tr>
<td>21.975</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>22.445</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.842</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C3[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>23.412</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>23.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.882</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>24.449</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][B]</td>
<td>n640_s/I0</td>
</tr>
<tr>
<td>25.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C3[0][B]</td>
<td style=" background: #97FFFF;">n640_s/COUT</td>
</tr>
<tr>
<td>25.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C3[1][A]</td>
<td>n639_s/CIN</td>
</tr>
<tr>
<td>25.054</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C3[1][A]</td>
<td style=" background: #97FFFF;">n639_s/COUT</td>
</tr>
<tr>
<td>25.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[1][B]</td>
<td>n638_s/CIN</td>
</tr>
<tr>
<td>25.524</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C3[1][B]</td>
<td style=" background: #97FFFF;">n638_s/SUM</td>
</tr>
<tr>
<td>27.983</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n638_s1/I0</td>
</tr>
<tr>
<td>28.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n638_s1/COUT</td>
</tr>
<tr>
<td>28.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>n637_s1/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n637_s1/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>n636_s1/CIN</td>
</tr>
<tr>
<td>28.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n636_s1/COUT</td>
</tr>
<tr>
<td>28.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>n635_s1/CIN</td>
</tr>
<tr>
<td>28.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">n635_s1/COUT</td>
</tr>
<tr>
<td>28.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>n634_s1/CIN</td>
</tr>
<tr>
<td>29.129</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">n634_s1/SUM</td>
</tr>
<tr>
<td>29.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">audio_out/cr1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>audio_out/cr1_12_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_12_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>audio_out/cr1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.206, 50.215%; route: 4.929, 47.548%; tC2Q: 0.232, 2.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>21.604</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I1</td>
</tr>
<tr>
<td>21.975</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>22.445</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.842</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C3[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>23.412</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>23.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.882</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>24.449</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][B]</td>
<td>n640_s/I0</td>
</tr>
<tr>
<td>25.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C3[0][B]</td>
<td style=" background: #97FFFF;">n640_s/COUT</td>
</tr>
<tr>
<td>25.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C3[1][A]</td>
<td>n639_s/CIN</td>
</tr>
<tr>
<td>25.054</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C3[1][A]</td>
<td style=" background: #97FFFF;">n639_s/COUT</td>
</tr>
<tr>
<td>25.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[1][B]</td>
<td>n638_s/CIN</td>
</tr>
<tr>
<td>25.524</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C3[1][B]</td>
<td style=" background: #97FFFF;">n638_s/SUM</td>
</tr>
<tr>
<td>27.983</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n638_s1/I0</td>
</tr>
<tr>
<td>28.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n638_s1/COUT</td>
</tr>
<tr>
<td>28.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>n637_s1/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n637_s1/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>n636_s1/CIN</td>
</tr>
<tr>
<td>28.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n636_s1/COUT</td>
</tr>
<tr>
<td>28.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>n635_s1/CIN</td>
</tr>
<tr>
<td>29.094</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">n635_s1/SUM</td>
</tr>
<tr>
<td>29.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">audio_out/cr1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>audio_out/cr1_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>audio_out/cr1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.171, 50.045%; route: 4.929, 47.710%; tC2Q: 0.232, 2.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>21.604</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I1</td>
</tr>
<tr>
<td>21.975</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>22.445</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.842</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C3[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>23.412</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>23.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.882</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>24.449</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][B]</td>
<td>n640_s/I0</td>
</tr>
<tr>
<td>25.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C3[0][B]</td>
<td style=" background: #97FFFF;">n640_s/COUT</td>
</tr>
<tr>
<td>25.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C3[1][A]</td>
<td>n639_s/CIN</td>
</tr>
<tr>
<td>25.054</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C3[1][A]</td>
<td style=" background: #97FFFF;">n639_s/COUT</td>
</tr>
<tr>
<td>25.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[1][B]</td>
<td>n638_s/CIN</td>
</tr>
<tr>
<td>25.524</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C3[1][B]</td>
<td style=" background: #97FFFF;">n638_s/SUM</td>
</tr>
<tr>
<td>27.983</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n638_s1/I0</td>
</tr>
<tr>
<td>28.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n638_s1/COUT</td>
</tr>
<tr>
<td>28.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>n637_s1/CIN</td>
</tr>
<tr>
<td>28.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n637_s1/COUT</td>
</tr>
<tr>
<td>28.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>n636_s1/CIN</td>
</tr>
<tr>
<td>29.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n636_s1/SUM</td>
</tr>
<tr>
<td>29.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">audio_out/cr1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>audio_out/cr1_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>audio_out/cr1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.135, 49.874%; route: 4.929, 47.873%; tC2Q: 0.232, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>21.604</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I1</td>
</tr>
<tr>
<td>21.975</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>22.445</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.842</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C3[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>23.412</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>23.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.882</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>24.449</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][B]</td>
<td>n640_s/I0</td>
</tr>
<tr>
<td>25.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C3[0][B]</td>
<td style=" background: #97FFFF;">n640_s/COUT</td>
</tr>
<tr>
<td>25.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C3[1][A]</td>
<td>n639_s/CIN</td>
</tr>
<tr>
<td>25.054</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C3[1][A]</td>
<td style=" background: #97FFFF;">n639_s/COUT</td>
</tr>
<tr>
<td>25.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[1][B]</td>
<td>n638_s/CIN</td>
</tr>
<tr>
<td>25.524</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C3[1][B]</td>
<td style=" background: #97FFFF;">n638_s/SUM</td>
</tr>
<tr>
<td>27.983</td>
<td>2.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n638_s1/I0</td>
</tr>
<tr>
<td>28.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n638_s1/COUT</td>
</tr>
<tr>
<td>28.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][B]</td>
<td>n637_s1/CIN</td>
</tr>
<tr>
<td>29.023</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" background: #97FFFF;">n637_s1/SUM</td>
</tr>
<tr>
<td>29.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" font-weight:bold;">audio_out/cr1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>audio_out/cr1_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>audio_out/cr1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.100, 49.702%; route: 4.929, 48.037%; tC2Q: 0.232, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/B_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cr1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[0][A]</td>
<td>supersprite/ssp_psg/B_1_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R49C9[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/B_1_s0/Q</td>
</tr>
<tr>
<td>19.444</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/I3</td>
</tr>
<tr>
<td>19.993</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C8[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s975/F</td>
</tr>
<tr>
<td>20.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/I0</td>
</tr>
<tr>
<td>20.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C8[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_b_o_0_s967/F</td>
</tr>
<tr>
<td>21.604</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I1</td>
</tr>
<tr>
<td>21.975</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>22.445</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.842</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C3[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>23.412</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C3[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>23.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.882</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C3[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>24.449</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][B]</td>
<td>n640_s/I0</td>
</tr>
<tr>
<td>25.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C3[0][B]</td>
<td style=" background: #97FFFF;">n640_s/COUT</td>
</tr>
<tr>
<td>25.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C3[1][A]</td>
<td>n639_s/CIN</td>
</tr>
<tr>
<td>25.489</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C3[1][A]</td>
<td style=" background: #97FFFF;">n639_s/SUM</td>
</tr>
<tr>
<td>27.722</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>n639_s1/I0</td>
</tr>
<tr>
<td>28.292</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">n639_s1/COUT</td>
</tr>
<tr>
<td>28.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n638_s1/CIN</td>
</tr>
<tr>
<td>28.762</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n638_s1/SUM</td>
</tr>
<tr>
<td>28.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">audio_out/cr1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>audio_out/cr1_8_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_out/cr1_8_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>audio_out/cr1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.065, 50.651%; route: 4.703, 47.029%; tC2Q: 0.232, 2.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.566</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C13[1][A]</td>
<td>apple_bus/n507_s22/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C13[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s22/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td>apple_bus/n501_s16/I3</td>
</tr>
<tr>
<td>8.299</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C19[3][B]</td>
<td style=" background: #97FFFF;">apple_bus/n501_s16/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>apple_bus/n501_s25/I1</td>
</tr>
<tr>
<td>8.989</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/n501_s25/F</td>
</tr>
<tr>
<td>10.243</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>apple_bus/a2_bridge_d_o_6_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>apple_bus/a2_bridge_d_o_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.890, 28.902%; route: 6.877, 68.778%; tC2Q: 0.232, 2.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>apple_bus/addr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_6_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[0][A]</td>
<td>apple_memory/n47_s7/I1</td>
</tr>
<tr>
<td>3.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C21[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n47_s7/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>supersprite/n57_s3/I3</td>
</tr>
<tr>
<td>3.790</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s3/F</td>
</tr>
<tr>
<td>5.396</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>supersprite/n57_s5/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C21[2][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s5/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s0/I0</td>
</tr>
<tr>
<td>7.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C20[0][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s0/F</td>
</tr>
<tr>
<td>7.836</td>
<td>0.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[2][A]</td>
<td>apple_bus/n506_s15/I2</td>
</tr>
<tr>
<td>8.406</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C24[2][A]</td>
<td style=" background: #97FFFF;">apple_bus/n506_s15/F</td>
</tr>
<tr>
<td>8.407</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[0][B]</td>
<td>apple_bus/n506_s14/I2</td>
</tr>
<tr>
<td>8.860</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C24[0][B]</td>
<td style=" background: #97FFFF;">apple_bus/n506_s14/F</td>
</tr>
<tr>
<td>10.191</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>apple_bus/a2_bridge_d_o_1_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>apple_bus/a2_bridge_d_o_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.080, 30.962%; route: 6.636, 66.705%; tC2Q: 0.232, 2.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R44C21[0][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>2.340</td>
<td>1.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s4/I0</td>
</tr>
<tr>
<td>2.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C23[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>4.851</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[1][A]</td>
<td>mockingboard/m6522_left/ser.bit_cnt_2_s8/I1</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R49C24[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/ser.bit_cnt_2_s8/F</td>
</tr>
<tr>
<td>6.486</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C42[3][B]</td>
<td>mockingboard/m6522_right/n759_s3/I2</td>
</tr>
<tr>
<td>7.041</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C42[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s3/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[3][A]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>7.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R49C43[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>mockingboard/m6522_right/n767_s3/I0</td>
</tr>
<tr>
<td>9.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R51C50[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>9.692</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>mockingboard/m6522_right/n773_s0/I3</td>
</tr>
<tr>
<td>10.154</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n773_s0/F</td>
</tr>
<tr>
<td>10.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 29.392%; route: 6.766, 68.267%; tC2Q: 0.232, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>apple_bus/data_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R45C24[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_0_s0/Q</td>
</tr>
<tr>
<td>0.673</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 58.639%; tC2Q: 0.202, 41.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/acr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>mockingboard/m6522_right/acr_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C45[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_1_s0/Q</td>
</tr>
<tr>
<td>0.515</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irb_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[1][A]</td>
<td>mockingboard/m6522_right/irb_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[1][A]</td>
<td>mockingboard/m6522_right/irb_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/acr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/ira_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[1][A]</td>
<td>mockingboard/m6522_left/acr_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R48C27[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_0_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ira_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td>mockingboard/m6522_left/ira_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C27[0][A]</td>
<td>mockingboard/m6522_left/ira_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.536%; tC2Q: 0.202, 60.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/acr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/ira_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[1][A]</td>
<td>mockingboard/m6522_left/acr_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R48C27[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/acr_0_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ira_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][B]</td>
<td>mockingboard/m6522_left/ira_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C27[0][B]</td>
<td>mockingboard/m6522_left/ira_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.536%; tC2Q: 0.202, 60.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/flt_ce_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>audio_out/cnt_31_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C33[0][B]</td>
<td style=" font-weight:bold;">audio_out/cnt_31_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">audio_out/flt_ce_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>audio_out/flt_ce_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>audio_out/flt_ce_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 39.989%; tC2Q: 0.202, 60.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
</tr>
<tr>
<td>0.640</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2363</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>audio_out/dly2_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_2_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>audio_out/n361_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n361_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>audio_out/dly2_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>audio_out/dly2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>audio_out/dly2_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_6_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C37[0][A]</td>
<td>audio_out/n357_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n357_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>audio_out/dly2_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>audio_out/dly2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>audio_out/dly2_8_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_8_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C37[1][A]</td>
<td>audio_out/n355_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n355_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>audio_out/dly2_8_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>audio_out/dly2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>audio_out/dly2_12_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_12_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td>audio_out/n351_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n351_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>audio_out/dly2_12_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>audio_out/dly2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_3_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>apple_video/n182_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n182_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_7_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>apple_video/n178_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n178_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_9_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>apple_video/n176_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n176_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>apple_video/flash_cnt_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_13_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>apple_video/n172_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n172_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>apple_video/flash_cnt_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>apple_video/flash_cnt_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>apple_video/flash_cnt_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_15_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>apple_video/n170_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n170_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>apple_video/flash_cnt_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>apple_video/flash_cnt_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>apple_video/flash_cnt_r_19_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_19_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>apple_video/n166_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n166_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>apple_video/flash_cnt_r_19_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>apple_video/flash_cnt_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>apple_video/flash_cnt_r_21_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_21_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>apple_video/n164_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n164_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>apple_video/flash_cnt_r_21_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>apple_video/flash_cnt_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/I0</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n13_s/I1</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n13_s/SUM</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>audio_out/cnt_7_s2/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_7_s2/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>audio_out/n107_s5/I0</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n107_s5/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>audio_out/cnt_7_s2/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>audio_out/cnt_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>audio_out/dly2_0_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_0_s1/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>audio_out/n363_s3/I0</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n363_s3/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>audio_out/dly2_0_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>audio_out/dly2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly1_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>audio_out/dly1_1_s1/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly1_1_s1/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>audio_out/n339_s5/I0</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n339_s5/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>audio_out/dly1_1_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>audio_out/dly1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>audio_out/cnt_28_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_28_s0/Q</td>
</tr>
<tr>
<td>0.389</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>audio_out/n112_s3/I2</td>
</tr>
<tr>
<td>0.621</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n112_s3/F</td>
</tr>
<tr>
<td>0.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1556</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>audio_out/cnt_28_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>audio_out/cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/data_in_strobe_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/data_in_strobe_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/data_in_strobe_r_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/a2_bridge_d_oe_o_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/a2_bridge_d_oe_o_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/a2_bridge_d_oe_o_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg30sprtmax_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg30sprtmax_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg30sprtmax_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2363</td>
<td>clk_logic_w</td>
<td>3.655</td>
<td>0.261</td>
</tr>
<tr>
<td>1556</td>
<td>clk_pixel_w</td>
<td>10.804</td>
<td>0.427</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.881</td>
<td>1.283</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>34.022</td>
<td>1.547</td>
</tr>
<tr>
<td>185</td>
<td>a2bus_if.addr[0]</td>
<td>11.001</td>
<td>3.390</td>
</tr>
<tr>
<td>164</td>
<td>out_l_15_7</td>
<td>32.479</td>
<td>1.374</td>
</tr>
<tr>
<td>164</td>
<td>n957_6</td>
<td>14.285</td>
<td>1.611</td>
</tr>
<tr>
<td>158</td>
<td>reset_n_r</td>
<td>13.696</td>
<td>2.130</td>
</tr>
<tr>
<td>141</td>
<td>gpu_pause</td>
<td>11.859</td>
<td>1.903</td>
</tr>
<tr>
<td>136</td>
<td>n869_5</td>
<td>32.083</td>
<td>1.943</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R36C16</td>
<td>93.06%</td>
</tr>
<tr>
<td>R25C25</td>
<td>91.67%</td>
</tr>
<tr>
<td>R13C41</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C14</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C29</td>
<td>90.28%</td>
</tr>
<tr>
<td>R23C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R39C49</td>
<td>87.50%</td>
</tr>
<tr>
<td>R40C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R41C8</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C26</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
