// Seed: 4051274959
module module_0 ();
  wire id_1;
  assign module_1.id_3 = 0;
  logic id_2;
  ;
  always
    if ("") begin : LABEL_0
      id_2 = id_2;
      id_2 = id_1;
    end else
      `define pp_3 0
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    input  wor  id_0 [-1  -  id_1 : id_1],
    input  wire _id_1,
    input  wand id_2,
    output tri  id_3
);
  logic id_5[1 : id_1];
  ;
  assign id_3 = (id_1);
  parameter integer id_6 = 1'b0;
  wire id_7, id_8;
  module_0 modCall_1 ();
endmodule
