 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w uhdsdi_gt_v2_0_1 -b uhdsdi_gt_v2_0_1  -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v2_0_1" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v2_0_1" -tmp "C:\Users\lucas\AppData\Local\Temp\10456_1816410843" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_drp_control.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_rate_detect.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_control.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_rx_control.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_tx_control.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_gt_sync_block.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\drp_ctrl\uhdsdi_drp_control_fsm.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\gt_common\uhdsdi_gthe4_common.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\gt_common\gtwizard_ultrascale_v1_7_gtye4_common.v"   -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 