Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  2 11:26:02 2020
| Host         : DESKTOP-RNNIHH5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           37 |
| Yes          | No                    | No                     |              86 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             130 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                  |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------------------+--------------------------------------+------------------+----------------+
|  clkdivider/clk_out1 | db4/new_input_i_1__2_n_0                         |                                      |                1 |              1 |
|  clkdivider/clk_out1 | db1/new_input_i_1_n_0                            |                                      |                1 |              1 |
|  clkdivider/clk_out1 | db2/new_input_i_1__0_n_0                         |                                      |                1 |              1 |
|  clkdivider/clk_out1 | db5/new_input_i_1__3_n_0                         |                                      |                1 |              1 |
|  clkdivider/clk_out1 | db3/new_input_i_1__1_n_0                         |                                      |                1 |              1 |
|  clkdivider/clk_out1 |                                                  | display_mod/strobe_out[3]_i_1_n_0    |                1 |              3 |
|  clkdivider/clk_out1 | mgame2/timer_mg2/count_out_reg[0]_0              |                                      |                2 |              3 |
|  clkdivider/clk_out1 | temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                      |                3 |              4 |
|  clkdivider/clk_out1 | mgame2/state_count[3]_i_1_n_0                    | sw_IBUF[14]                          |                2 |              4 |
|  clkdivider/clk_out1 | temp_sense/retryCnt[3]_i_2_n_0                   | temp_sense/retryCnt[3]_i_1_n_0       |                1 |              4 |
|  clkdivider/clk_out1 | xvga1/prev_btnu                                  |                                      |                2 |              4 |
|  clkdivider/clk_out1 | mgame2/FSM_sequential_state[3]_i_1_n_0           | sw_IBUF[14]                          |                2 |              4 |
|  clkdivider/clk_out1 |                                                  | temp_sense/Inst_TWICtl/busFreeCnt0_1 |                3 |              8 |
|  clkdivider/clk_out1 | temp_sense/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                      |                3 |              8 |
|  clkdivider/clk_out1 | temp_sense/Inst_TWICtl/state_reg[2]              |                                      |                1 |              8 |
|  clkdivider/clk_out1 | temp_sense/Inst_TWICtl/sclCnt[7]_i_2_n_0         | temp_sense/Inst_TWICtl/sclCnt0_0     |                2 |              8 |
|  clkdivider/clk_out1 | xvga1/E[0]                                       | xvga1/vcount_out0                    |                6 |             10 |
|  clkdivider/clk_out1 |                                                  | xvga1/E[0]                           |                5 |             11 |
|  clkdivider/clk_out1 |                                                  | xvga1/hcount_out_reg[10]_0           |                4 |             12 |
|  clkdivider/clk_out1 | mgame2/timer_mg2/CEC                             |                                      |                3 |             12 |
|  clkdivider/clk_out1 | temp_sense/Inst_TWICtl/ERR_O_reg_0[0]            |                                      |                3 |             13 |
|  clkdivider/clk_out1 | temp_sense/E[0]                                  |                                      |                4 |             13 |
|  clkdivider/clk_out1 |                                                  | temp_sense/clear                     |                4 |             16 |
|  clkdivider/clk_out1 | t1/E[0]                                          |                                      |                8 |             16 |
|  clkdivider/clk_out1 |                                                  | temp_sense/Inst_TWICtl/timeOutCnt0   |                5 |             20 |
|  clkdivider/clk_out1 | db3/count                                        | db3/new_input_i_1__1_n_0             |                5 |             20 |
|  clkdivider/clk_out1 | db1/count                                        | db1/new_input_i_1_n_0                |                5 |             20 |
|  clkdivider/clk_out1 | db5/count                                        | db5/new_input_i_1__3_n_0             |                5 |             20 |
|  clkdivider/clk_out1 | db2/count                                        | db2/new_input_i_1__0_n_0             |                5 |             20 |
|  clkdivider/clk_out1 | db4/count                                        | db4/new_input_i_1__2_n_0             |                5 |             20 |
|  clkdivider/clk_out1 |                                                  | db1/SR[0]                            |                8 |             28 |
|  clkdivider/clk_out1 |                                                  | mgame2/timer_start__0                |                7 |             30 |
|  clkdivider/clk_out1 |                                                  |                                      |               57 |            123 |
+----------------------+--------------------------------------------------+--------------------------------------+------------------+----------------+


