// Seed: 1928363778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6[1 : 1];
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[(id_4)] = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
