$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 # clk $end
   $var wire 1 $ D $end
   $var wire 1 % Q $end
   $scope module dut $end
    $var wire 1 # clk $end
    $var wire 1 $ D $end
    $var wire 1 % Q $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
#1
1$
#5
1#
1%
#10
0#
#11
0$
#15
1#
0%
#17
