// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new74.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new74::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new74::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new74::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new74::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new74::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new74::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new74::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new74::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new74::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_1 = "1";
const sc_lv<20> Conv1DMac_new74::ap_const_lv20_0 = "00000000000000000000";
const sc_lv<16> Conv1DMac_new74::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new74::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new74::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_0 = "00000000";
const sc_lv<20> Conv1DMac_new74::ap_const_lv20_80000 = "10000000000000000000";
const sc_lv<20> Conv1DMac_new74::ap_const_lv20_1 = "1";
const sc_lv<16> Conv1DMac_new74::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new74::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new74::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new74::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new74::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new74::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new74::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new74::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_18 = "11000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_EB = "11101011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F1 = "11110001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E5 = "11100101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E = "1110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F7 = "11110111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_1A = "11010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E8 = "11101000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_15 = "10101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_FA = "11111010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_DD = "11011101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_17 = "10111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F0 = "11110000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_29 = "101001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_EC = "11101100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_EE = "11101110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_ED = "11101101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D4 = "11010100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_19 = "11001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_16 = "10110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F2 = "11110010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D1 = "11010001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_32 = "110010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E7 = "11100111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E2 = "11100010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D8 = "11011000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F3 = "11110011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F6 = "11110110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_14 = "10100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_EF = "11101111";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_DC = "11011100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E3 = "11100011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_28 = "101000";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F4 = "11110100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E9 = "11101001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_DB = "11011011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_EA = "11101010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E6 = "11100110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_CB = "11001011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D9 = "11011001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D6 = "11010110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_21 = "100001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_C6 = "11000110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_D3 = "11010011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_1B = "11011";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E4 = "11100100";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_E1 = "11100001";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_2D = "101101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_1D = "11101";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_1E = "11110";
const sc_lv<8> Conv1DMac_new74::ap_const_lv8_2A = "101010";
const sc_lv<32> Conv1DMac_new74::ap_const_lv32_2 = "10";

Conv1DMac_new74::Conv1DMac_new74(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights23_m_weights_3_U = new Conv1DMac_new74_wcud("weights23_m_weights_3_U");
    weights23_m_weights_3_U->clk(ap_clk);
    weights23_m_weights_3_U->reset(ap_rst);
    weights23_m_weights_3_U->address0(weights23_m_weights_3_address0);
    weights23_m_weights_3_U->ce0(weights23_m_weights_3_ce0);
    weights23_m_weights_3_U->q0(weights23_m_weights_3_q0);
    weights23_m_weights_2_U = new Conv1DMac_new74_wdEe("weights23_m_weights_2_U");
    weights23_m_weights_2_U->clk(ap_clk);
    weights23_m_weights_2_U->reset(ap_rst);
    weights23_m_weights_2_U->address0(weights23_m_weights_2_address0);
    weights23_m_weights_2_U->ce0(weights23_m_weights_2_ce0);
    weights23_m_weights_2_U->q0(weights23_m_weights_2_q0);
    weights23_m_weights_1_U = new Conv1DMac_new74_weOg("weights23_m_weights_1_U");
    weights23_m_weights_1_U->clk(ap_clk);
    weights23_m_weights_1_U->reset(ap_rst);
    weights23_m_weights_1_U->address0(weights23_m_weights_1_address0);
    weights23_m_weights_1_U->ce0(weights23_m_weights_1_ce0);
    weights23_m_weights_1_U->q0(weights23_m_weights_1_q0);
    weights23_m_weights_s_U = new Conv1DMac_new74_wfYi("weights23_m_weights_s_U");
    weights23_m_weights_s_U->clk(ap_clk);
    weights23_m_weights_s_U->reset(ap_rst);
    weights23_m_weights_s_U->address0(weights23_m_weights_s_address0);
    weights23_m_weights_s_U->ce0(weights23_m_weights_s_ce0);
    weights23_m_weights_s_U->q0(weights23_m_weights_s_q0);
    computeS4_3_mux_6g8j_U6 = new computeS4_3_mux_6g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_3_mux_6g8j_U6");
    computeS4_3_mux_6g8j_U6->din0(ap_var_for_const0);
    computeS4_3_mux_6g8j_U6->din1(ap_var_for_const1);
    computeS4_3_mux_6g8j_U6->din2(ap_var_for_const2);
    computeS4_3_mux_6g8j_U6->din3(ap_var_for_const3);
    computeS4_3_mux_6g8j_U6->din4(ap_var_for_const4);
    computeS4_3_mux_6g8j_U6->din5(ap_var_for_const5);
    computeS4_3_mux_6g8j_U6->din6(ap_var_for_const6);
    computeS4_3_mux_6g8j_U6->din7(ap_var_for_const7);
    computeS4_3_mux_6g8j_U6->din8(ap_var_for_const8);
    computeS4_3_mux_6g8j_U6->din9(ap_var_for_const9);
    computeS4_3_mux_6g8j_U6->din10(ap_var_for_const10);
    computeS4_3_mux_6g8j_U6->din11(ap_var_for_const11);
    computeS4_3_mux_6g8j_U6->din12(ap_var_for_const12);
    computeS4_3_mux_6g8j_U6->din13(ap_var_for_const13);
    computeS4_3_mux_6g8j_U6->din14(ap_var_for_const14);
    computeS4_3_mux_6g8j_U6->din15(ap_var_for_const15);
    computeS4_3_mux_6g8j_U6->din16(ap_var_for_const16);
    computeS4_3_mux_6g8j_U6->din17(ap_var_for_const17);
    computeS4_3_mux_6g8j_U6->din18(ap_var_for_const16);
    computeS4_3_mux_6g8j_U6->din19(ap_var_for_const12);
    computeS4_3_mux_6g8j_U6->din20(ap_var_for_const18);
    computeS4_3_mux_6g8j_U6->din21(ap_var_for_const19);
    computeS4_3_mux_6g8j_U6->din22(ap_var_for_const20);
    computeS4_3_mux_6g8j_U6->din23(ap_var_for_const21);
    computeS4_3_mux_6g8j_U6->din24(ap_var_for_const17);
    computeS4_3_mux_6g8j_U6->din25(ap_var_for_const6);
    computeS4_3_mux_6g8j_U6->din26(ap_var_for_const22);
    computeS4_3_mux_6g8j_U6->din27(ap_var_for_const4);
    computeS4_3_mux_6g8j_U6->din28(ap_var_for_const20);
    computeS4_3_mux_6g8j_U6->din29(ap_var_for_const23);
    computeS4_3_mux_6g8j_U6->din30(ap_var_for_const24);
    computeS4_3_mux_6g8j_U6->din31(ap_var_for_const10);
    computeS4_3_mux_6g8j_U6->din32(ap_var_for_const25);
    computeS4_3_mux_6g8j_U6->din33(ap_var_for_const26);
    computeS4_3_mux_6g8j_U6->din34(ap_var_for_const27);
    computeS4_3_mux_6g8j_U6->din35(ap_var_for_const28);
    computeS4_3_mux_6g8j_U6->din36(ap_var_for_const29);
    computeS4_3_mux_6g8j_U6->din37(ap_var_for_const10);
    computeS4_3_mux_6g8j_U6->din38(ap_var_for_const12);
    computeS4_3_mux_6g8j_U6->din39(ap_var_for_const16);
    computeS4_3_mux_6g8j_U6->din40(ap_var_for_const30);
    computeS4_3_mux_6g8j_U6->din41(ap_var_for_const31);
    computeS4_3_mux_6g8j_U6->din42(ap_var_for_const1);
    computeS4_3_mux_6g8j_U6->din43(ap_var_for_const32);
    computeS4_3_mux_6g8j_U6->din44(ap_var_for_const22);
    computeS4_3_mux_6g8j_U6->din45(ap_var_for_const29);
    computeS4_3_mux_6g8j_U6->din46(ap_var_for_const33);
    computeS4_3_mux_6g8j_U6->din47(ap_var_for_const10);
    computeS4_3_mux_6g8j_U6->din48(ap_var_for_const34);
    computeS4_3_mux_6g8j_U6->din49(ap_var_for_const35);
    computeS4_3_mux_6g8j_U6->din50(ap_var_for_const34);
    computeS4_3_mux_6g8j_U6->din51(ap_var_for_const7);
    computeS4_3_mux_6g8j_U6->din52(ap_var_for_const36);
    computeS4_3_mux_6g8j_U6->din53(ap_var_for_const37);
    computeS4_3_mux_6g8j_U6->din54(ap_var_for_const12);
    computeS4_3_mux_6g8j_U6->din55(ap_var_for_const38);
    computeS4_3_mux_6g8j_U6->din56(ap_var_for_const27);
    computeS4_3_mux_6g8j_U6->din57(ap_var_for_const18);
    computeS4_3_mux_6g8j_U6->din58(ap_var_for_const39);
    computeS4_3_mux_6g8j_U6->din59(ap_var_for_const24);
    computeS4_3_mux_6g8j_U6->din60(ap_var_for_const7);
    computeS4_3_mux_6g8j_U6->din61(ap_var_for_const40);
    computeS4_3_mux_6g8j_U6->din62(ap_var_for_const14);
    computeS4_3_mux_6g8j_U6->din63(ap_var_for_const1);
    computeS4_3_mux_6g8j_U6->din64(nm_t_mid2_reg_1588_pp0_iter2_reg);
    computeS4_3_mux_6g8j_U6->dout(tmp_29_fu_986_p66);
    computeS4_3_mux_6g8j_U7 = new computeS4_3_mux_6g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_3_mux_6g8j_U7");
    computeS4_3_mux_6g8j_U7->din0(ap_var_for_const29);
    computeS4_3_mux_6g8j_U7->din1(ap_var_for_const1);
    computeS4_3_mux_6g8j_U7->din2(ap_var_for_const41);
    computeS4_3_mux_6g8j_U7->din3(ap_var_for_const0);
    computeS4_3_mux_6g8j_U7->din4(ap_var_for_const42);
    computeS4_3_mux_6g8j_U7->din5(ap_var_for_const43);
    computeS4_3_mux_6g8j_U7->din6(ap_var_for_const6);
    computeS4_3_mux_6g8j_U7->din7(ap_var_for_const44);
    computeS4_3_mux_6g8j_U7->din8(ap_var_for_const45);
    computeS4_3_mux_6g8j_U7->din9(ap_var_for_const12);
    computeS4_3_mux_6g8j_U7->din10(ap_var_for_const0);
    computeS4_3_mux_6g8j_U7->din11(ap_var_for_const46);
    computeS4_3_mux_6g8j_U7->din12(ap_var_for_const40);
    computeS4_3_mux_6g8j_U7->din13(ap_var_for_const2);
    computeS4_3_mux_6g8j_U7->din14(ap_var_for_const47);
    computeS4_3_mux_6g8j_U7->din15(ap_var_for_const48);
    computeS4_3_mux_6g8j_U7->din16(ap_var_for_const49);
    computeS4_3_mux_6g8j_U7->din17(ap_var_for_const34);
    computeS4_3_mux_6g8j_U7->din18(ap_var_for_const3);
    computeS4_3_mux_6g8j_U7->din19(ap_var_for_const50);
    computeS4_3_mux_6g8j_U7->din20(ap_var_for_const51);
    computeS4_3_mux_6g8j_U7->din21(ap_var_for_const36);
    computeS4_3_mux_6g8j_U7->din22(ap_var_for_const26);
    computeS4_3_mux_6g8j_U7->din23(ap_var_for_const52);
    computeS4_3_mux_6g8j_U7->din24(ap_var_for_const41);
    computeS4_3_mux_6g8j_U7->din25(ap_var_for_const22);
    computeS4_3_mux_6g8j_U7->din26(ap_var_for_const6);
    computeS4_3_mux_6g8j_U7->din27(ap_var_for_const7);
    computeS4_3_mux_6g8j_U7->din28(ap_var_for_const9);
    computeS4_3_mux_6g8j_U7->din29(ap_var_for_const21);
    computeS4_3_mux_6g8j_U7->din30(ap_var_for_const12);
    computeS4_3_mux_6g8j_U7->din31(ap_var_for_const53);
    computeS4_3_mux_6g8j_U7->din32(ap_var_for_const54);
    computeS4_3_mux_6g8j_U7->din33(ap_var_for_const27);
    computeS4_3_mux_6g8j_U7->din34(ap_var_for_const55);
    computeS4_3_mux_6g8j_U7->din35(ap_var_for_const2);
    computeS4_3_mux_6g8j_U7->din36(ap_var_for_const56);
    computeS4_3_mux_6g8j_U7->din37(ap_var_for_const6);
    computeS4_3_mux_6g8j_U7->din38(ap_var_for_const19);
    computeS4_3_mux_6g8j_U7->din39(ap_var_for_const21);
    computeS4_3_mux_6g8j_U7->din40(ap_var_for_const30);
    computeS4_3_mux_6g8j_U7->din41(ap_var_for_const56);
    computeS4_3_mux_6g8j_U7->din42(ap_var_for_const12);
    computeS4_3_mux_6g8j_U7->din43(ap_var_for_const16);
    computeS4_3_mux_6g8j_U7->din44(ap_var_for_const13);
    computeS4_3_mux_6g8j_U7->din45(ap_var_for_const22);
    computeS4_3_mux_6g8j_U7->din46(ap_var_for_const15);
    computeS4_3_mux_6g8j_U7->din47(ap_var_for_const57);
    computeS4_3_mux_6g8j_U7->din48(ap_var_for_const33);
    computeS4_3_mux_6g8j_U7->din49(ap_var_for_const3);
    computeS4_3_mux_6g8j_U7->din50(ap_var_for_const56);
    computeS4_3_mux_6g8j_U7->din51(ap_var_for_const9);
    computeS4_3_mux_6g8j_U7->din52(ap_var_for_const36);
    computeS4_3_mux_6g8j_U7->din53(ap_var_for_const7);
    computeS4_3_mux_6g8j_U7->din54(ap_var_for_const58);
    computeS4_3_mux_6g8j_U7->din55(ap_var_for_const40);
    computeS4_3_mux_6g8j_U7->din56(ap_var_for_const3);
    computeS4_3_mux_6g8j_U7->din57(ap_var_for_const27);
    computeS4_3_mux_6g8j_U7->din58(ap_var_for_const45);
    computeS4_3_mux_6g8j_U7->din59(ap_var_for_const49);
    computeS4_3_mux_6g8j_U7->din60(ap_var_for_const39);
    computeS4_3_mux_6g8j_U7->din61(ap_var_for_const6);
    computeS4_3_mux_6g8j_U7->din62(ap_var_for_const53);
    computeS4_3_mux_6g8j_U7->din63(ap_var_for_const59);
    computeS4_3_mux_6g8j_U7->din64(nm_t_mid2_reg_1588_pp0_iter2_reg);
    computeS4_3_mux_6g8j_U7->dout(tmp_30_fu_1125_p66);
    computeS4_3_mux_6g8j_U8 = new computeS4_3_mux_6g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_3_mux_6g8j_U8");
    computeS4_3_mux_6g8j_U8->din0(ap_var_for_const39);
    computeS4_3_mux_6g8j_U8->din1(ap_var_for_const11);
    computeS4_3_mux_6g8j_U8->din2(ap_var_for_const60);
    computeS4_3_mux_6g8j_U8->din3(ap_var_for_const41);
    computeS4_3_mux_6g8j_U8->din4(ap_var_for_const6);
    computeS4_3_mux_6g8j_U8->din5(ap_var_for_const38);
    computeS4_3_mux_6g8j_U8->din6(ap_var_for_const61);
    computeS4_3_mux_6g8j_U8->din7(ap_var_for_const2);
    computeS4_3_mux_6g8j_U8->din8(ap_var_for_const3);
    computeS4_3_mux_6g8j_U8->din9(ap_var_for_const40);
    computeS4_3_mux_6g8j_U8->din10(ap_var_for_const24);
    computeS4_3_mux_6g8j_U8->din11(ap_var_for_const26);
    computeS4_3_mux_6g8j_U8->din12(ap_var_for_const62);
    computeS4_3_mux_6g8j_U8->din13(ap_var_for_const63);
    computeS4_3_mux_6g8j_U8->din14(ap_var_for_const49);
    computeS4_3_mux_6g8j_U8->din15(ap_var_for_const36);
    computeS4_3_mux_6g8j_U8->din16(ap_var_for_const21);
    computeS4_3_mux_6g8j_U8->din17(ap_var_for_const64);
    computeS4_3_mux_6g8j_U8->din18(ap_var_for_const49);
    computeS4_3_mux_6g8j_U8->din19(ap_var_for_const6);
    computeS4_3_mux_6g8j_U8->din20(ap_var_for_const19);
    computeS4_3_mux_6g8j_U8->din21(ap_var_for_const13);
    computeS4_3_mux_6g8j_U8->din22(ap_var_for_const39);
    computeS4_3_mux_6g8j_U8->din23(ap_var_for_const36);
    computeS4_3_mux_6g8j_U8->din24(ap_var_for_const27);
    computeS4_3_mux_6g8j_U8->din25(ap_var_for_const58);
    computeS4_3_mux_6g8j_U8->din26(ap_var_for_const13);
    computeS4_3_mux_6g8j_U8->din27(ap_var_for_const15);
    computeS4_3_mux_6g8j_U8->din28(ap_var_for_const35);
    computeS4_3_mux_6g8j_U8->din29(ap_var_for_const61);
    computeS4_3_mux_6g8j_U8->din30(ap_var_for_const51);
    computeS4_3_mux_6g8j_U8->din31(ap_var_for_const65);
    computeS4_3_mux_6g8j_U8->din32(ap_var_for_const15);
    computeS4_3_mux_6g8j_U8->din33(ap_var_for_const45);
    computeS4_3_mux_6g8j_U8->din34(ap_var_for_const30);
    computeS4_3_mux_6g8j_U8->din35(ap_var_for_const2);
    computeS4_3_mux_6g8j_U8->din36(ap_var_for_const61);
    computeS4_3_mux_6g8j_U8->din37(ap_var_for_const37);
    computeS4_3_mux_6g8j_U8->din38(ap_var_for_const3);
    computeS4_3_mux_6g8j_U8->din39(ap_var_for_const17);
    computeS4_3_mux_6g8j_U8->din40(ap_var_for_const27);
    computeS4_3_mux_6g8j_U8->din41(ap_var_for_const16);
    computeS4_3_mux_6g8j_U8->din42(ap_var_for_const59);
    computeS4_3_mux_6g8j_U8->din43(ap_var_for_const66);
    computeS4_3_mux_6g8j_U8->din44(ap_var_for_const58);
    computeS4_3_mux_6g8j_U8->din45(ap_var_for_const67);
    computeS4_3_mux_6g8j_U8->din46(ap_var_for_const23);
    computeS4_3_mux_6g8j_U8->din47(ap_var_for_const43);
    computeS4_3_mux_6g8j_U8->din48(ap_var_for_const33);
    computeS4_3_mux_6g8j_U8->din49(ap_var_for_const68);
    computeS4_3_mux_6g8j_U8->din50(ap_var_for_const16);
    computeS4_3_mux_6g8j_U8->din51(ap_var_for_const51);
    computeS4_3_mux_6g8j_U8->din52(ap_var_for_const27);
    computeS4_3_mux_6g8j_U8->din53(ap_var_for_const56);
    computeS4_3_mux_6g8j_U8->din54(ap_var_for_const0);
    computeS4_3_mux_6g8j_U8->din55(ap_var_for_const4);
    computeS4_3_mux_6g8j_U8->din56(ap_var_for_const66);
    computeS4_3_mux_6g8j_U8->din57(ap_var_for_const41);
    computeS4_3_mux_6g8j_U8->din58(ap_var_for_const24);
    computeS4_3_mux_6g8j_U8->din59(ap_var_for_const69);
    computeS4_3_mux_6g8j_U8->din60(ap_var_for_const10);
    computeS4_3_mux_6g8j_U8->din61(ap_var_for_const13);
    computeS4_3_mux_6g8j_U8->din62(ap_var_for_const15);
    computeS4_3_mux_6g8j_U8->din63(ap_var_for_const68);
    computeS4_3_mux_6g8j_U8->din64(nm_t_mid2_reg_1588_pp0_iter2_reg);
    computeS4_3_mux_6g8j_U8->dout(tmp_31_fu_1264_p66);
    computeS4_3_mux_6g8j_U9 = new computeS4_3_mux_6g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_3_mux_6g8j_U9");
    computeS4_3_mux_6g8j_U9->din0(ap_var_for_const40);
    computeS4_3_mux_6g8j_U9->din1(ap_var_for_const67);
    computeS4_3_mux_6g8j_U9->din2(ap_var_for_const13);
    computeS4_3_mux_6g8j_U9->din3(ap_var_for_const70);
    computeS4_3_mux_6g8j_U9->din4(ap_var_for_const30);
    computeS4_3_mux_6g8j_U9->din5(ap_var_for_const30);
    computeS4_3_mux_6g8j_U9->din6(ap_var_for_const0);
    computeS4_3_mux_6g8j_U9->din7(ap_var_for_const9);
    computeS4_3_mux_6g8j_U9->din8(ap_var_for_const22);
    computeS4_3_mux_6g8j_U9->din9(ap_var_for_const22);
    computeS4_3_mux_6g8j_U9->din10(ap_var_for_const31);
    computeS4_3_mux_6g8j_U9->din11(ap_var_for_const39);
    computeS4_3_mux_6g8j_U9->din12(ap_var_for_const36);
    computeS4_3_mux_6g8j_U9->din13(ap_var_for_const61);
    computeS4_3_mux_6g8j_U9->din14(ap_var_for_const51);
    computeS4_3_mux_6g8j_U9->din15(ap_var_for_const2);
    computeS4_3_mux_6g8j_U9->din16(ap_var_for_const15);
    computeS4_3_mux_6g8j_U9->din17(ap_var_for_const24);
    computeS4_3_mux_6g8j_U9->din18(ap_var_for_const53);
    computeS4_3_mux_6g8j_U9->din19(ap_var_for_const48);
    computeS4_3_mux_6g8j_U9->din20(ap_var_for_const41);
    computeS4_3_mux_6g8j_U9->din21(ap_var_for_const67);
    computeS4_3_mux_6g8j_U9->din22(ap_var_for_const16);
    computeS4_3_mux_6g8j_U9->din23(ap_var_for_const22);
    computeS4_3_mux_6g8j_U9->din24(ap_var_for_const53);
    computeS4_3_mux_6g8j_U9->din25(ap_var_for_const27);
    computeS4_3_mux_6g8j_U9->din26(ap_var_for_const43);
    computeS4_3_mux_6g8j_U9->din27(ap_var_for_const1);
    computeS4_3_mux_6g8j_U9->din28(ap_var_for_const19);
    computeS4_3_mux_6g8j_U9->din29(ap_var_for_const71);
    computeS4_3_mux_6g8j_U9->din30(ap_var_for_const68);
    computeS4_3_mux_6g8j_U9->din31(ap_var_for_const62);
    computeS4_3_mux_6g8j_U9->din32(ap_var_for_const41);
    computeS4_3_mux_6g8j_U9->din33(ap_var_for_const50);
    computeS4_3_mux_6g8j_U9->din34(ap_var_for_const21);
    computeS4_3_mux_6g8j_U9->din35(ap_var_for_const7);
    computeS4_3_mux_6g8j_U9->din36(ap_var_for_const11);
    computeS4_3_mux_6g8j_U9->din37(ap_var_for_const13);
    computeS4_3_mux_6g8j_U9->din38(ap_var_for_const12);
    computeS4_3_mux_6g8j_U9->din39(ap_var_for_const17);
    computeS4_3_mux_6g8j_U9->din40(ap_var_for_const7);
    computeS4_3_mux_6g8j_U9->din41(ap_var_for_const72);
    computeS4_3_mux_6g8j_U9->din42(ap_var_for_const40);
    computeS4_3_mux_6g8j_U9->din43(ap_var_for_const62);
    computeS4_3_mux_6g8j_U9->din44(ap_var_for_const40);
    computeS4_3_mux_6g8j_U9->din45(ap_var_for_const1);
    computeS4_3_mux_6g8j_U9->din46(ap_var_for_const73);
    computeS4_3_mux_6g8j_U9->din47(ap_var_for_const18);
    computeS4_3_mux_6g8j_U9->din48(ap_var_for_const43);
    computeS4_3_mux_6g8j_U9->din49(ap_var_for_const17);
    computeS4_3_mux_6g8j_U9->din50(ap_var_for_const74);
    computeS4_3_mux_6g8j_U9->din51(ap_var_for_const22);
    computeS4_3_mux_6g8j_U9->din52(ap_var_for_const22);
    computeS4_3_mux_6g8j_U9->din53(ap_var_for_const75);
    computeS4_3_mux_6g8j_U9->din54(ap_var_for_const76);
    computeS4_3_mux_6g8j_U9->din55(ap_var_for_const34);
    computeS4_3_mux_6g8j_U9->din56(ap_var_for_const40);
    computeS4_3_mux_6g8j_U9->din57(ap_var_for_const61);
    computeS4_3_mux_6g8j_U9->din58(ap_var_for_const51);
    computeS4_3_mux_6g8j_U9->din59(ap_var_for_const5);
    computeS4_3_mux_6g8j_U9->din60(ap_var_for_const11);
    computeS4_3_mux_6g8j_U9->din61(ap_var_for_const20);
    computeS4_3_mux_6g8j_U9->din62(ap_var_for_const32);
    computeS4_3_mux_6g8j_U9->din63(ap_var_for_const77);
    computeS4_3_mux_6g8j_U9->din64(nm_t_mid2_reg_1588_pp0_iter2_reg);
    computeS4_3_mux_6g8j_U9->dout(tmp_32_fu_1403_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten1_fu_435_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten1_fu_435_p2);
    sensitive << ( indvar_flatten1_reg_359 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_447_p2);
    sensitive << ( indvar_flatten_reg_370 );
    sensitive << ( exitcond_flatten1_fu_435_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next1_fu_441_p2);
    sensitive << ( indvar_flatten1_reg_359 );

    SC_METHOD(thread_indvar_flatten_next_fu_579_p3);
    sensitive << ( exitcond_flatten_fu_447_p2 );
    sensitive << ( indvar_flatten_op_fu_573_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_573_p2);
    sensitive << ( indvar_flatten_reg_370 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_904_p2);
    sensitive << ( tmp_5_reg_1640 );
    sensitive << ( tmp1_fu_898_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_923_p2);
    sensitive << ( tmp_14_reg_1655 );
    sensitive << ( tmp2_fu_917_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_942_p2);
    sensitive << ( tmp_19_reg_1670 );
    sensitive << ( tmp3_fu_936_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_961_p2);
    sensitive << ( tmp_24_reg_1685 );
    sensitive << ( tmp4_fu_955_p2 );

    SC_METHOD(thread_nm_1_fu_495_p2);
    sensitive << ( nm_mid_fu_453_p3 );

    SC_METHOD(thread_nm_mid2_fu_543_p3);
    sensitive << ( nm_mid_fu_453_p3 );
    sensitive << ( tmp_8_mid_fu_489_p2 );
    sensitive << ( nm_1_fu_495_p2 );

    SC_METHOD(thread_nm_mid_fu_453_p3);
    sensitive << ( nm_reg_381 );
    sensitive << ( exitcond_flatten_fu_447_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_535_p3);
    sensitive << ( tmp_8_mid_fu_489_p2 );
    sensitive << ( tmp_8_fu_515_p1 );
    sensitive << ( nm_t_mid_fu_469_p3 );

    SC_METHOD(thread_nm_t_mid_fu_469_p3);
    sensitive << ( tmp_fu_423_p1 );
    sensitive << ( exitcond_flatten_fu_447_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_477_p2);
    sensitive << ( exitcond_flatten_fu_447_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );
    sensitive << ( p_Val2_7_reg_1700 );
    sensitive << ( p_Val2_7_1_reg_1705 );
    sensitive << ( p_Val2_7_2_reg_1710 );
    sensitive << ( p_Val2_7_3_reg_1715 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_reg_1606_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_fu_594_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_3_fu_742_p0);
    sensitive << ( weights23_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_742_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_594_p1 );

    SC_METHOD(thread_p_Val2_3_fu_742_p2);
    sensitive << ( p_Val2_3_fu_742_p0 );
    sensitive << ( p_Val2_3_fu_742_p1 );

    SC_METHOD(thread_p_Val2_4_fu_812_p0);
    sensitive << ( weights23_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_4_fu_812_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_594_p1 );

    SC_METHOD(thread_p_Val2_4_fu_812_p2);
    sensitive << ( p_Val2_4_fu_812_p0 );
    sensitive << ( p_Val2_4_fu_812_p1 );

    SC_METHOD(thread_p_Val2_7_1_fu_1258_p2);
    sensitive << ( macRegisters_1_V_fu_923_p2 );
    sensitive << ( tmp_30_fu_1125_p66 );

    SC_METHOD(thread_p_Val2_7_2_fu_1397_p2);
    sensitive << ( macRegisters_2_V_fu_942_p2 );
    sensitive << ( tmp_31_fu_1264_p66 );

    SC_METHOD(thread_p_Val2_7_3_fu_1536_p2);
    sensitive << ( macRegisters_3_V_fu_961_p2 );
    sensitive << ( tmp_32_fu_1403_p66 );

    SC_METHOD(thread_p_Val2_7_fu_1119_p2);
    sensitive << ( macRegisters_0_V_fu_904_p2 );
    sensitive << ( tmp_29_fu_986_p66 );

    SC_METHOD(thread_p_Val2_s_58_fu_672_p0);
    sensitive << ( weights23_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_58_fu_672_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_594_p1 );

    SC_METHOD(thread_p_Val2_s_58_fu_672_p2);
    sensitive << ( p_Val2_s_58_fu_672_p0 );
    sensitive << ( p_Val2_s_58_fu_672_p1 );

    SC_METHOD(thread_p_Val2_s_fu_602_p0);
    sensitive << ( weights23_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_602_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_594_p1 );

    SC_METHOD(thread_p_Val2_s_fu_602_p2);
    sensitive << ( p_Val2_s_fu_602_p0 );
    sensitive << ( p_Val2_s_fu_602_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_909_p2);
    sensitive << ( tmp_35_reg_1660 );
    sensitive << ( tmp_19_1_reg_1665 );

    SC_METHOD(thread_qb_assign_1_2_fu_928_p2);
    sensitive << ( tmp_38_reg_1675 );
    sensitive << ( tmp_19_2_reg_1680 );

    SC_METHOD(thread_qb_assign_1_3_fu_947_p2);
    sensitive << ( tmp_41_reg_1690 );
    sensitive << ( tmp_19_3_reg_1695 );

    SC_METHOD(thread_qb_assign_1_fu_890_p2);
    sensitive << ( tmp_21_reg_1645 );
    sensitive << ( tmp_12_reg_1650 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_567_p2);
    sensitive << ( sf_mid2_fu_507_p3 );

    SC_METHOD(thread_sf_cast1_fu_551_p1);
    sensitive << ( sf_mid2_fu_507_p3 );

    SC_METHOD(thread_sf_mid2_fu_507_p3);
    sensitive << ( sf_reg_392 );
    sensitive << ( tmp_2_fu_501_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_898_p2);
    sensitive << ( macRegisters_0_V_1_fu_278 );
    sensitive << ( tmp_13_fu_894_p1 );

    SC_METHOD(thread_tmp2_fu_917_p2);
    sensitive << ( macRegisters_1_V_1_fu_282 );
    sensitive << ( tmp_20_1_fu_913_p1 );

    SC_METHOD(thread_tmp3_fu_936_p2);
    sensitive << ( macRegisters_2_V_1_fu_286 );
    sensitive << ( tmp_20_2_fu_932_p1 );

    SC_METHOD(thread_tmp4_fu_955_p2);
    sensitive << ( macRegisters_3_V_1_fu_290 );
    sensitive << ( tmp_20_3_fu_951_p1 );

    SC_METHOD(thread_tmp_10_fu_644_p4);
    sensitive << ( p_Val2_s_fu_602_p2 );

    SC_METHOD(thread_tmp_11_fu_654_p3);
    sensitive << ( tmp_10_fu_644_p4 );
    sensitive << ( tmp_7_fu_638_p2 );

    SC_METHOD(thread_tmp_12_fu_662_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_11_fu_654_p3 );

    SC_METHOD(thread_tmp_13_fu_894_p1);
    sensitive << ( qb_assign_1_fu_890_p2 );

    SC_METHOD(thread_tmp_15_fu_708_p2);
    sensitive << ( tmp_36_fu_704_p1 );
    sensitive << ( tmp_34_fu_678_p3 );

    SC_METHOD(thread_tmp_16_fu_608_p3);
    sensitive << ( p_Val2_s_fu_602_p2 );

    SC_METHOD(thread_tmp_17_fu_714_p4);
    sensitive << ( p_Val2_s_58_fu_672_p2 );

    SC_METHOD(thread_tmp_18_fu_724_p3);
    sensitive << ( tmp_17_fu_714_p4 );
    sensitive << ( tmp_15_fu_708_p2 );

    SC_METHOD(thread_tmp_19_1_fu_732_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_18_fu_724_p3 );

    SC_METHOD(thread_tmp_19_2_fu_802_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_23_fu_794_p3 );

    SC_METHOD(thread_tmp_19_3_fu_872_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1579_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_28_fu_864_p3 );

    SC_METHOD(thread_tmp_1_fu_561_p2);
    sensitive << ( exitcond_flatten1_fu_435_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_507_p3 );

    SC_METHOD(thread_tmp_20_1_fu_913_p1);
    sensitive << ( qb_assign_1_1_fu_909_p2 );

    SC_METHOD(thread_tmp_20_2_fu_932_p1);
    sensitive << ( qb_assign_1_2_fu_928_p2 );

    SC_METHOD(thread_tmp_20_3_fu_951_p1);
    sensitive << ( qb_assign_1_3_fu_947_p2 );

    SC_METHOD(thread_tmp_20_fu_778_p2);
    sensitive << ( tmp_39_fu_774_p1 );
    sensitive << ( tmp_37_fu_748_p3 );

    SC_METHOD(thread_tmp_22_fu_784_p4);
    sensitive << ( p_Val2_3_fu_742_p2 );

    SC_METHOD(thread_tmp_23_fu_794_p3);
    sensitive << ( tmp_22_fu_784_p4 );
    sensitive << ( tmp_20_fu_778_p2 );

    SC_METHOD(thread_tmp_25_fu_848_p2);
    sensitive << ( tmp_42_fu_844_p1 );
    sensitive << ( tmp_40_fu_818_p3 );

    SC_METHOD(thread_tmp_26_fu_634_p1);
    sensitive << ( p_Val2_s_fu_602_p2 );

    SC_METHOD(thread_tmp_27_fu_854_p4);
    sensitive << ( p_Val2_4_fu_812_p2 );

    SC_METHOD(thread_tmp_28_fu_864_p3);
    sensitive << ( tmp_27_fu_854_p4 );
    sensitive << ( tmp_25_fu_848_p2 );

    SC_METHOD(thread_tmp_2_fu_501_p2);
    sensitive << ( exitcond_flatten_fu_447_p2 );
    sensitive << ( tmp_8_mid_fu_489_p2 );

    SC_METHOD(thread_tmp_34_fu_678_p3);
    sensitive << ( p_Val2_s_58_fu_672_p2 );

    SC_METHOD(thread_tmp_36_fu_704_p1);
    sensitive << ( p_Val2_s_58_fu_672_p2 );

    SC_METHOD(thread_tmp_37_fu_748_p3);
    sensitive << ( p_Val2_3_fu_742_p2 );

    SC_METHOD(thread_tmp_39_fu_774_p1);
    sensitive << ( p_Val2_3_fu_742_p2 );

    SC_METHOD(thread_tmp_40_fu_818_p3);
    sensitive << ( p_Val2_4_fu_812_p2 );

    SC_METHOD(thread_tmp_42_fu_844_p1);
    sensitive << ( p_Val2_4_fu_812_p2 );

    SC_METHOD(thread_tmp_4_fu_483_p2);
    sensitive << ( sf_reg_392 );
    sensitive << ( exitcond_flatten1_fu_435_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_6_fu_427_p3);
    sensitive << ( tmp_fu_423_p1 );

    SC_METHOD(thread_tmp_6_mid1_fu_519_p3);
    sensitive << ( tmp_8_fu_515_p1 );

    SC_METHOD(thread_tmp_6_mid2_fu_527_p3);
    sensitive << ( tmp_8_mid_fu_489_p2 );
    sensitive << ( tmp_6_mid1_fu_519_p3 );
    sensitive << ( tmp_6_mid_fu_461_p3 );

    SC_METHOD(thread_tmp_6_mid_fu_461_p3);
    sensitive << ( exitcond_flatten_fu_447_p2 );
    sensitive << ( tmp_6_fu_427_p3 );

    SC_METHOD(thread_tmp_7_fu_638_p2);
    sensitive << ( tmp_26_fu_634_p1 );
    sensitive << ( tmp_16_fu_608_p3 );

    SC_METHOD(thread_tmp_8_fu_515_p1);
    sensitive << ( nm_1_fu_495_p2 );

    SC_METHOD(thread_tmp_8_mid_fu_489_p2);
    sensitive << ( tmp_4_fu_483_p2 );
    sensitive << ( not_exitcond_flatten_fu_477_p2 );

    SC_METHOD(thread_tmp_9_fu_555_p2);
    sensitive << ( sf_cast1_fu_551_p1 );
    sensitive << ( tmp_6_mid2_fu_527_p3 );

    SC_METHOD(thread_tmp_fu_423_p1);
    sensitive << ( nm_reg_381 );

    SC_METHOD(thread_tmp_s_fu_587_p1);
    sensitive << ( tmp_9_reg_1601 );

    SC_METHOD(thread_weights23_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_s_fu_587_p1 );

    SC_METHOD(thread_weights23_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights23_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_s_fu_587_p1 );

    SC_METHOD(thread_weights23_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights23_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_s_fu_587_p1 );

    SC_METHOD(thread_weights23_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights23_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_s_fu_587_p1 );

    SC_METHOD(thread_weights23_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten1_fu_435_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    SC_THREAD(thread_ap_var_for_const41);

    SC_THREAD(thread_ap_var_for_const42);

    SC_THREAD(thread_ap_var_for_const43);

    SC_THREAD(thread_ap_var_for_const44);

    SC_THREAD(thread_ap_var_for_const45);

    SC_THREAD(thread_ap_var_for_const46);

    SC_THREAD(thread_ap_var_for_const47);

    SC_THREAD(thread_ap_var_for_const48);

    SC_THREAD(thread_ap_var_for_const49);

    SC_THREAD(thread_ap_var_for_const50);

    SC_THREAD(thread_ap_var_for_const51);

    SC_THREAD(thread_ap_var_for_const52);

    SC_THREAD(thread_ap_var_for_const53);

    SC_THREAD(thread_ap_var_for_const54);

    SC_THREAD(thread_ap_var_for_const55);

    SC_THREAD(thread_ap_var_for_const56);

    SC_THREAD(thread_ap_var_for_const57);

    SC_THREAD(thread_ap_var_for_const58);

    SC_THREAD(thread_ap_var_for_const59);

    SC_THREAD(thread_ap_var_for_const60);

    SC_THREAD(thread_ap_var_for_const61);

    SC_THREAD(thread_ap_var_for_const62);

    SC_THREAD(thread_ap_var_for_const63);

    SC_THREAD(thread_ap_var_for_const64);

    SC_THREAD(thread_ap_var_for_const65);

    SC_THREAD(thread_ap_var_for_const66);

    SC_THREAD(thread_ap_var_for_const67);

    SC_THREAD(thread_ap_var_for_const68);

    SC_THREAD(thread_ap_var_for_const69);

    SC_THREAD(thread_ap_var_for_const70);

    SC_THREAD(thread_ap_var_for_const71);

    SC_THREAD(thread_ap_var_for_const72);

    SC_THREAD(thread_ap_var_for_const73);

    SC_THREAD(thread_ap_var_for_const74);

    SC_THREAD(thread_ap_var_for_const75);

    SC_THREAD(thread_ap_var_for_const76);

    SC_THREAD(thread_ap_var_for_const77);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new74_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights23_m_weights_3_address0, "weights23_m_weights_3_address0");
    sc_trace(mVcdFile, weights23_m_weights_3_ce0, "weights23_m_weights_3_ce0");
    sc_trace(mVcdFile, weights23_m_weights_3_q0, "weights23_m_weights_3_q0");
    sc_trace(mVcdFile, weights23_m_weights_2_address0, "weights23_m_weights_2_address0");
    sc_trace(mVcdFile, weights23_m_weights_2_ce0, "weights23_m_weights_2_ce0");
    sc_trace(mVcdFile, weights23_m_weights_2_q0, "weights23_m_weights_2_q0");
    sc_trace(mVcdFile, weights23_m_weights_1_address0, "weights23_m_weights_1_address0");
    sc_trace(mVcdFile, weights23_m_weights_1_ce0, "weights23_m_weights_1_ce0");
    sc_trace(mVcdFile, weights23_m_weights_1_q0, "weights23_m_weights_1_q0");
    sc_trace(mVcdFile, weights23_m_weights_s_address0, "weights23_m_weights_s_address0");
    sc_trace(mVcdFile, weights23_m_weights_s_ce0, "weights23_m_weights_s_ce0");
    sc_trace(mVcdFile, weights23_m_weights_s_q0, "weights23_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1579, "exitcond_flatten1_reg_1579");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1579_pp0_iter1_reg, "exitcond_flatten1_reg_1579_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_1_reg_1606, "tmp_1_reg_1606");
    sc_trace(mVcdFile, tmp_1_reg_1606_pp0_iter3_reg, "tmp_1_reg_1606_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten1_reg_359, "indvar_flatten1_reg_359");
    sc_trace(mVcdFile, indvar_flatten_reg_370, "indvar_flatten_reg_370");
    sc_trace(mVcdFile, nm_reg_381, "nm_reg_381");
    sc_trace(mVcdFile, sf_reg_392, "sf_reg_392");
    sc_trace(mVcdFile, exitcond_flatten1_fu_435_p2, "exitcond_flatten1_fu_435_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_441_p2, "indvar_flatten_next1_fu_441_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_535_p3, "nm_t_mid2_fu_535_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1588, "nm_t_mid2_reg_1588");
    sc_trace(mVcdFile, nm_t_mid2_reg_1588_pp0_iter1_reg, "nm_t_mid2_reg_1588_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1588_pp0_iter2_reg, "nm_t_mid2_reg_1588_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_543_p3, "nm_mid2_fu_543_p3");
    sc_trace(mVcdFile, tmp_9_fu_555_p2, "tmp_9_fu_555_p2");
    sc_trace(mVcdFile, tmp_9_reg_1601, "tmp_9_reg_1601");
    sc_trace(mVcdFile, tmp_1_fu_561_p2, "tmp_1_fu_561_p2");
    sc_trace(mVcdFile, tmp_1_reg_1606_pp0_iter1_reg, "tmp_1_reg_1606_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_1_reg_1606_pp0_iter2_reg, "tmp_1_reg_1606_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_567_p2, "sf_1_fu_567_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_579_p3, "indvar_flatten_next_fu_579_p3");
    sc_trace(mVcdFile, tmp_5_reg_1640, "tmp_5_reg_1640");
    sc_trace(mVcdFile, tmp_21_reg_1645, "tmp_21_reg_1645");
    sc_trace(mVcdFile, tmp_12_fu_662_p2, "tmp_12_fu_662_p2");
    sc_trace(mVcdFile, tmp_12_reg_1650, "tmp_12_reg_1650");
    sc_trace(mVcdFile, tmp_14_reg_1655, "tmp_14_reg_1655");
    sc_trace(mVcdFile, tmp_35_reg_1660, "tmp_35_reg_1660");
    sc_trace(mVcdFile, tmp_19_1_fu_732_p2, "tmp_19_1_fu_732_p2");
    sc_trace(mVcdFile, tmp_19_1_reg_1665, "tmp_19_1_reg_1665");
    sc_trace(mVcdFile, tmp_19_reg_1670, "tmp_19_reg_1670");
    sc_trace(mVcdFile, tmp_38_reg_1675, "tmp_38_reg_1675");
    sc_trace(mVcdFile, tmp_19_2_fu_802_p2, "tmp_19_2_fu_802_p2");
    sc_trace(mVcdFile, tmp_19_2_reg_1680, "tmp_19_2_reg_1680");
    sc_trace(mVcdFile, tmp_24_reg_1685, "tmp_24_reg_1685");
    sc_trace(mVcdFile, tmp_41_reg_1690, "tmp_41_reg_1690");
    sc_trace(mVcdFile, tmp_19_3_fu_872_p2, "tmp_19_3_fu_872_p2");
    sc_trace(mVcdFile, tmp_19_3_reg_1695, "tmp_19_3_reg_1695");
    sc_trace(mVcdFile, p_Val2_7_fu_1119_p2, "p_Val2_7_fu_1119_p2");
    sc_trace(mVcdFile, p_Val2_7_reg_1700, "p_Val2_7_reg_1700");
    sc_trace(mVcdFile, p_Val2_7_1_fu_1258_p2, "p_Val2_7_1_fu_1258_p2");
    sc_trace(mVcdFile, p_Val2_7_1_reg_1705, "p_Val2_7_1_reg_1705");
    sc_trace(mVcdFile, p_Val2_7_2_fu_1397_p2, "p_Val2_7_2_fu_1397_p2");
    sc_trace(mVcdFile, p_Val2_7_2_reg_1710, "p_Val2_7_2_reg_1710");
    sc_trace(mVcdFile, p_Val2_7_3_fu_1536_p2, "p_Val2_7_3_fu_1536_p2");
    sc_trace(mVcdFile, p_Val2_7_3_reg_1715, "p_Val2_7_3_reg_1715");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_s_fu_587_p1, "tmp_s_fu_587_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_1_fu_278, "macRegisters_0_V_1_fu_278");
    sc_trace(mVcdFile, macRegisters_0_V_fu_904_p2, "macRegisters_0_V_fu_904_p2");
    sc_trace(mVcdFile, macRegisters_1_V_1_fu_282, "macRegisters_1_V_1_fu_282");
    sc_trace(mVcdFile, macRegisters_1_V_fu_923_p2, "macRegisters_1_V_fu_923_p2");
    sc_trace(mVcdFile, macRegisters_2_V_1_fu_286, "macRegisters_2_V_1_fu_286");
    sc_trace(mVcdFile, macRegisters_2_V_fu_942_p2, "macRegisters_2_V_fu_942_p2");
    sc_trace(mVcdFile, macRegisters_3_V_1_fu_290, "macRegisters_3_V_1_fu_290");
    sc_trace(mVcdFile, macRegisters_3_V_fu_961_p2, "macRegisters_3_V_fu_961_p2");
    sc_trace(mVcdFile, tmp_fu_423_p1, "tmp_fu_423_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_447_p2, "exitcond_flatten_fu_447_p2");
    sc_trace(mVcdFile, tmp_6_fu_427_p3, "tmp_6_fu_427_p3");
    sc_trace(mVcdFile, tmp_4_fu_483_p2, "tmp_4_fu_483_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_477_p2, "not_exitcond_flatten_fu_477_p2");
    sc_trace(mVcdFile, nm_mid_fu_453_p3, "nm_mid_fu_453_p3");
    sc_trace(mVcdFile, tmp_8_mid_fu_489_p2, "tmp_8_mid_fu_489_p2");
    sc_trace(mVcdFile, tmp_2_fu_501_p2, "tmp_2_fu_501_p2");
    sc_trace(mVcdFile, nm_1_fu_495_p2, "nm_1_fu_495_p2");
    sc_trace(mVcdFile, tmp_8_fu_515_p1, "tmp_8_fu_515_p1");
    sc_trace(mVcdFile, tmp_6_mid1_fu_519_p3, "tmp_6_mid1_fu_519_p3");
    sc_trace(mVcdFile, tmp_6_mid_fu_461_p3, "tmp_6_mid_fu_461_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_469_p3, "nm_t_mid_fu_469_p3");
    sc_trace(mVcdFile, sf_mid2_fu_507_p3, "sf_mid2_fu_507_p3");
    sc_trace(mVcdFile, sf_cast1_fu_551_p1, "sf_cast1_fu_551_p1");
    sc_trace(mVcdFile, tmp_6_mid2_fu_527_p3, "tmp_6_mid2_fu_527_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_573_p2, "indvar_flatten_op_fu_573_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_602_p0, "p_Val2_s_fu_602_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_602_p1, "p_Val2_s_fu_602_p1");
    sc_trace(mVcdFile, p_08_cast_fu_594_p1, "p_08_cast_fu_594_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_602_p2, "p_Val2_s_fu_602_p2");
    sc_trace(mVcdFile, tmp_26_fu_634_p1, "tmp_26_fu_634_p1");
    sc_trace(mVcdFile, tmp_16_fu_608_p3, "tmp_16_fu_608_p3");
    sc_trace(mVcdFile, tmp_10_fu_644_p4, "tmp_10_fu_644_p4");
    sc_trace(mVcdFile, tmp_7_fu_638_p2, "tmp_7_fu_638_p2");
    sc_trace(mVcdFile, tmp_11_fu_654_p3, "tmp_11_fu_654_p3");
    sc_trace(mVcdFile, p_Val2_s_58_fu_672_p0, "p_Val2_s_58_fu_672_p0");
    sc_trace(mVcdFile, p_Val2_s_58_fu_672_p1, "p_Val2_s_58_fu_672_p1");
    sc_trace(mVcdFile, p_Val2_s_58_fu_672_p2, "p_Val2_s_58_fu_672_p2");
    sc_trace(mVcdFile, tmp_36_fu_704_p1, "tmp_36_fu_704_p1");
    sc_trace(mVcdFile, tmp_34_fu_678_p3, "tmp_34_fu_678_p3");
    sc_trace(mVcdFile, tmp_17_fu_714_p4, "tmp_17_fu_714_p4");
    sc_trace(mVcdFile, tmp_15_fu_708_p2, "tmp_15_fu_708_p2");
    sc_trace(mVcdFile, tmp_18_fu_724_p3, "tmp_18_fu_724_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_742_p0, "p_Val2_3_fu_742_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_742_p1, "p_Val2_3_fu_742_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_742_p2, "p_Val2_3_fu_742_p2");
    sc_trace(mVcdFile, tmp_39_fu_774_p1, "tmp_39_fu_774_p1");
    sc_trace(mVcdFile, tmp_37_fu_748_p3, "tmp_37_fu_748_p3");
    sc_trace(mVcdFile, tmp_22_fu_784_p4, "tmp_22_fu_784_p4");
    sc_trace(mVcdFile, tmp_20_fu_778_p2, "tmp_20_fu_778_p2");
    sc_trace(mVcdFile, tmp_23_fu_794_p3, "tmp_23_fu_794_p3");
    sc_trace(mVcdFile, p_Val2_4_fu_812_p0, "p_Val2_4_fu_812_p0");
    sc_trace(mVcdFile, p_Val2_4_fu_812_p1, "p_Val2_4_fu_812_p1");
    sc_trace(mVcdFile, p_Val2_4_fu_812_p2, "p_Val2_4_fu_812_p2");
    sc_trace(mVcdFile, tmp_42_fu_844_p1, "tmp_42_fu_844_p1");
    sc_trace(mVcdFile, tmp_40_fu_818_p3, "tmp_40_fu_818_p3");
    sc_trace(mVcdFile, tmp_27_fu_854_p4, "tmp_27_fu_854_p4");
    sc_trace(mVcdFile, tmp_25_fu_848_p2, "tmp_25_fu_848_p2");
    sc_trace(mVcdFile, tmp_28_fu_864_p3, "tmp_28_fu_864_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_890_p2, "qb_assign_1_fu_890_p2");
    sc_trace(mVcdFile, tmp_13_fu_894_p1, "tmp_13_fu_894_p1");
    sc_trace(mVcdFile, tmp1_fu_898_p2, "tmp1_fu_898_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_909_p2, "qb_assign_1_1_fu_909_p2");
    sc_trace(mVcdFile, tmp_20_1_fu_913_p1, "tmp_20_1_fu_913_p1");
    sc_trace(mVcdFile, tmp2_fu_917_p2, "tmp2_fu_917_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_928_p2, "qb_assign_1_2_fu_928_p2");
    sc_trace(mVcdFile, tmp_20_2_fu_932_p1, "tmp_20_2_fu_932_p1");
    sc_trace(mVcdFile, tmp3_fu_936_p2, "tmp3_fu_936_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_947_p2, "qb_assign_1_3_fu_947_p2");
    sc_trace(mVcdFile, tmp_20_3_fu_951_p1, "tmp_20_3_fu_951_p1");
    sc_trace(mVcdFile, tmp4_fu_955_p2, "tmp4_fu_955_p2");
    sc_trace(mVcdFile, tmp_29_fu_986_p66, "tmp_29_fu_986_p66");
    sc_trace(mVcdFile, tmp_30_fu_1125_p66, "tmp_30_fu_1125_p66");
    sc_trace(mVcdFile, tmp_31_fu_1264_p66, "tmp_31_fu_1264_p66");
    sc_trace(mVcdFile, tmp_32_fu_1403_p66, "tmp_32_fu_1403_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new74::~Conv1DMac_new74() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights23_m_weights_3_U;
    delete weights23_m_weights_2_U;
    delete weights23_m_weights_1_U;
    delete weights23_m_weights_s_U;
    delete computeS4_3_mux_6g8j_U6;
    delete computeS4_3_mux_6g8j_U7;
    delete computeS4_3_mux_6g8j_U8;
    delete computeS4_3_mux_6g8j_U9;
}

void Conv1DMac_new74::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_0;
}

void Conv1DMac_new74::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_D;
}

void Conv1DMac_new74::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_12;
}

void Conv1DMac_new74::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_8;
}

void Conv1DMac_new74::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_3;
}

void Conv1DMac_new74::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_18;
}

void Conv1DMac_new74::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_EB;
}

void Conv1DMac_new74::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_FB;
}

void Conv1DMac_new74::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_F1;
}

void Conv1DMac_new74::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_E5;
}

void Conv1DMac_new74::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_E;
}

void Conv1DMac_new74::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_FC;
}

void Conv1DMac_new74::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_FF;
}

void Conv1DMac_new74::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_2;
}

void Conv1DMac_new74::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_F7;
}

void Conv1DMac_new74::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_1A;
}

void Conv1DMac_new74::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_E8;
}

void Conv1DMac_new74::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_F9;
}

void Conv1DMac_new74::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_10;
}

void Conv1DMac_new74::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_15;
}

void Conv1DMac_new74::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_FA;
}

void Conv1DMac_new74::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_F;
}

void Conv1DMac_new74::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_6;
}

void Conv1DMac_new74::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_7;
}

void Conv1DMac_new74::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_DD;
}

void Conv1DMac_new74::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_4;
}

void Conv1DMac_new74::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_11;
}

void Conv1DMac_new74::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_17;
}

void Conv1DMac_new74::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_F0;
}

void Conv1DMac_new74::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_29;
}

void Conv1DMac_new74::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_EC;
}

void Conv1DMac_new74::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_FE;
}

void Conv1DMac_new74::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_EE;
}

void Conv1DMac_new74::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_ED;
}

void Conv1DMac_new74::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_B;
}

void Conv1DMac_new74::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_C;
}

void Conv1DMac_new74::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_D4;
}

void Conv1DMac_new74::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv8_19;
}

void Conv1DMac_new74::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv8_16;
}

void Conv1DMac_new74::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv8_F2;
}

void Conv1DMac_new74::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv8_9;
}

void Conv1DMac_new74::thread_ap_var_for_const41() {
    ap_var_for_const41 = ap_const_lv8_5;
}

void Conv1DMac_new74::thread_ap_var_for_const42() {
    ap_var_for_const42 = ap_const_lv8_D1;
}

void Conv1DMac_new74::thread_ap_var_for_const43() {
    ap_var_for_const43 = ap_const_lv8_FD;
}

void Conv1DMac_new74::thread_ap_var_for_const44() {
    ap_var_for_const44 = ap_const_lv8_32;
}

void Conv1DMac_new74::thread_ap_var_for_const45() {
    ap_var_for_const45 = ap_const_lv8_E7;
}

void Conv1DMac_new74::thread_ap_var_for_const46() {
    ap_var_for_const46 = ap_const_lv8_E2;
}

void Conv1DMac_new74::thread_ap_var_for_const47() {
    ap_var_for_const47 = ap_const_lv8_D8;
}

void Conv1DMac_new74::thread_ap_var_for_const48() {
    ap_var_for_const48 = ap_const_lv8_F3;
}

void Conv1DMac_new74::thread_ap_var_for_const49() {
    ap_var_for_const49 = ap_const_lv8_F6;
}

void Conv1DMac_new74::thread_ap_var_for_const50() {
    ap_var_for_const50 = ap_const_lv8_14;
}

void Conv1DMac_new74::thread_ap_var_for_const51() {
    ap_var_for_const51 = ap_const_lv8_EF;
}

void Conv1DMac_new74::thread_ap_var_for_const52() {
    ap_var_for_const52 = ap_const_lv8_DC;
}

void Conv1DMac_new74::thread_ap_var_for_const53() {
    ap_var_for_const53 = ap_const_lv8_F8;
}

void Conv1DMac_new74::thread_ap_var_for_const54() {
    ap_var_for_const54 = ap_const_lv8_E3;
}

void Conv1DMac_new74::thread_ap_var_for_const55() {
    ap_var_for_const55 = ap_const_lv8_28;
}

void Conv1DMac_new74::thread_ap_var_for_const56() {
    ap_var_for_const56 = ap_const_lv8_F4;
}

void Conv1DMac_new74::thread_ap_var_for_const57() {
    ap_var_for_const57 = ap_const_lv8_A;
}

void Conv1DMac_new74::thread_ap_var_for_const58() {
    ap_var_for_const58 = ap_const_lv8_E9;
}

void Conv1DMac_new74::thread_ap_var_for_const59() {
    ap_var_for_const59 = ap_const_lv8_DB;
}

void Conv1DMac_new74::thread_ap_var_for_const60() {
    ap_var_for_const60 = ap_const_lv8_EA;
}

void Conv1DMac_new74::thread_ap_var_for_const61() {
    ap_var_for_const61 = ap_const_lv8_1;
}

void Conv1DMac_new74::thread_ap_var_for_const62() {
    ap_var_for_const62 = ap_const_lv8_E6;
}

void Conv1DMac_new74::thread_ap_var_for_const63() {
    ap_var_for_const63 = ap_const_lv8_CB;
}

void Conv1DMac_new74::thread_ap_var_for_const64() {
    ap_var_for_const64 = ap_const_lv8_D9;
}

void Conv1DMac_new74::thread_ap_var_for_const65() {
    ap_var_for_const65 = ap_const_lv8_D6;
}

void Conv1DMac_new74::thread_ap_var_for_const66() {
    ap_var_for_const66 = ap_const_lv8_22;
}

void Conv1DMac_new74::thread_ap_var_for_const67() {
    ap_var_for_const67 = ap_const_lv8_21;
}

void Conv1DMac_new74::thread_ap_var_for_const68() {
    ap_var_for_const68 = ap_const_lv8_F5;
}

void Conv1DMac_new74::thread_ap_var_for_const69() {
    ap_var_for_const69 = ap_const_lv8_C6;
}

void Conv1DMac_new74::thread_ap_var_for_const70() {
    ap_var_for_const70 = ap_const_lv8_D3;
}

void Conv1DMac_new74::thread_ap_var_for_const71() {
    ap_var_for_const71 = ap_const_lv8_1B;
}

void Conv1DMac_new74::thread_ap_var_for_const72() {
    ap_var_for_const72 = ap_const_lv8_E4;
}

void Conv1DMac_new74::thread_ap_var_for_const73() {
    ap_var_for_const73 = ap_const_lv8_E1;
}

void Conv1DMac_new74::thread_ap_var_for_const74() {
    ap_var_for_const74 = ap_const_lv8_2D;
}

void Conv1DMac_new74::thread_ap_var_for_const75() {
    ap_var_for_const75 = ap_const_lv8_1D;
}

void Conv1DMac_new74::thread_ap_var_for_const76() {
    ap_var_for_const76 = ap_const_lv8_1E;
}

void Conv1DMac_new74::thread_ap_var_for_const77() {
    ap_var_for_const77 = ap_const_lv8_2A;
}

void Conv1DMac_new74::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_435_p2.read()))) {
        indvar_flatten1_reg_359 = indvar_flatten_next1_fu_441_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten1_reg_359 = ap_const_lv20_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_435_p2.read()))) {
        indvar_flatten_reg_370 = indvar_flatten_next_fu_579_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_370 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_reg_1606_pp0_iter2_reg.read()))) {
        macRegisters_0_V_1_fu_278 = macRegisters_0_V_fu_904_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_1606_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_1_fu_278 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_reg_1606_pp0_iter2_reg.read()))) {
        macRegisters_1_V_1_fu_282 = macRegisters_1_V_fu_923_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_1606_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_1_fu_282 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_reg_1606_pp0_iter2_reg.read()))) {
        macRegisters_2_V_1_fu_286 = macRegisters_2_V_fu_942_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_1606_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_1_fu_286 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_1_reg_1606_pp0_iter2_reg.read()))) {
        macRegisters_3_V_1_fu_290 = macRegisters_3_V_fu_961_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_1606_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_1_fu_290 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_435_p2.read()))) {
        nm_reg_381 = nm_mid2_fu_543_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_381 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_435_p2.read()))) {
        sf_reg_392 = sf_1_fu_567_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_392 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten1_reg_1579 = exitcond_flatten1_fu_435_p2.read();
        exitcond_flatten1_reg_1579_pp0_iter1_reg = exitcond_flatten1_reg_1579.read();
        nm_t_mid2_reg_1588_pp0_iter1_reg = nm_t_mid2_reg_1588.read();
        tmp_1_reg_1606_pp0_iter1_reg = tmp_1_reg_1606.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_435_p2.read()))) {
        nm_t_mid2_reg_1588 = nm_t_mid2_fu_535_p3.read();
        tmp_1_reg_1606 = tmp_1_fu_561_p2.read();
        tmp_9_reg_1601 = tmp_9_fu_555_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1588_pp0_iter2_reg = nm_t_mid2_reg_1588_pp0_iter1_reg.read();
        tmp_1_reg_1606_pp0_iter2_reg = tmp_1_reg_1606_pp0_iter1_reg.read();
        tmp_1_reg_1606_pp0_iter3_reg = tmp_1_reg_1606_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_1_reg_1606_pp0_iter2_reg.read()))) {
        p_Val2_7_1_reg_1705 = p_Val2_7_1_fu_1258_p2.read();
        p_Val2_7_2_reg_1710 = p_Val2_7_2_fu_1397_p2.read();
        p_Val2_7_3_reg_1715 = p_Val2_7_3_fu_1536_p2.read();
        p_Val2_7_reg_1700 = p_Val2_7_fu_1119_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_12_reg_1650 = tmp_12_fu_662_p2.read();
        tmp_14_reg_1655 = p_Val2_s_58_fu_672_p2.read().range(14, 7);
        tmp_19_1_reg_1665 = tmp_19_1_fu_732_p2.read();
        tmp_19_2_reg_1680 = tmp_19_2_fu_802_p2.read();
        tmp_19_3_reg_1695 = tmp_19_3_fu_872_p2.read();
        tmp_19_reg_1670 = p_Val2_3_fu_742_p2.read().range(14, 7);
        tmp_21_reg_1645 = p_Val2_s_fu_602_p2.read().range(6, 6);
        tmp_24_reg_1685 = p_Val2_4_fu_812_p2.read().range(14, 7);
        tmp_35_reg_1660 = p_Val2_s_58_fu_672_p2.read().range(6, 6);
        tmp_38_reg_1675 = p_Val2_3_fu_742_p2.read().range(6, 6);
        tmp_41_reg_1690 = p_Val2_4_fu_812_p2.read().range(6, 6);
        tmp_5_reg_1640 = p_Val2_s_fu_602_p2.read().range(14, 7);
    }
}

void Conv1DMac_new74::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new74::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new74::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new74::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new74::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_1_reg_1606_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new74::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_1_reg_1606_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new74::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_1_reg_1606_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new74::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new74::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new74::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new74::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new74::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new74::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_1_reg_1606_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new74::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten1_fu_435_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new74::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new74::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new74::thread_exitcond_flatten1_fu_435_p2() {
    exitcond_flatten1_fu_435_p2 = (!indvar_flatten1_reg_359.read().is_01() || !ap_const_lv20_80000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten1_reg_359.read() == ap_const_lv20_80000);
}

void Conv1DMac_new74::thread_exitcond_flatten_fu_447_p2() {
    exitcond_flatten_fu_447_p2 = (!indvar_flatten_reg_370.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_370.read() == ap_const_lv16_4000);
}

void Conv1DMac_new74::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new74::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten1_reg_1579_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_indvar_flatten_next1_fu_441_p2() {
    indvar_flatten_next1_fu_441_p2 = (!ap_const_lv20_1.is_01() || !indvar_flatten1_reg_359.read().is_01())? sc_lv<20>(): (sc_biguint<20>(ap_const_lv20_1) + sc_biguint<20>(indvar_flatten1_reg_359.read()));
}

void Conv1DMac_new74::thread_indvar_flatten_next_fu_579_p3() {
    indvar_flatten_next_fu_579_p3 = (!exitcond_flatten_fu_447_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten_fu_447_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_573_p2.read());
}

void Conv1DMac_new74::thread_indvar_flatten_op_fu_573_p2() {
    indvar_flatten_op_fu_573_p2 = (!indvar_flatten_reg_370.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_370.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new74::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_macRegisters_0_V_fu_904_p2() {
    macRegisters_0_V_fu_904_p2 = (!tmp_5_reg_1640.read().is_01() || !tmp1_fu_898_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_5_reg_1640.read()) + sc_biguint<8>(tmp1_fu_898_p2.read()));
}

void Conv1DMac_new74::thread_macRegisters_1_V_fu_923_p2() {
    macRegisters_1_V_fu_923_p2 = (!tmp_14_reg_1655.read().is_01() || !tmp2_fu_917_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_14_reg_1655.read()) + sc_biguint<8>(tmp2_fu_917_p2.read()));
}

void Conv1DMac_new74::thread_macRegisters_2_V_fu_942_p2() {
    macRegisters_2_V_fu_942_p2 = (!tmp_19_reg_1670.read().is_01() || !tmp3_fu_936_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_19_reg_1670.read()) + sc_biguint<8>(tmp3_fu_936_p2.read()));
}

void Conv1DMac_new74::thread_macRegisters_3_V_fu_961_p2() {
    macRegisters_3_V_fu_961_p2 = (!tmp_24_reg_1685.read().is_01() || !tmp4_fu_955_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_24_reg_1685.read()) + sc_biguint<8>(tmp4_fu_955_p2.read()));
}

void Conv1DMac_new74::thread_nm_1_fu_495_p2() {
    nm_1_fu_495_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_453_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_453_p3.read()));
}

void Conv1DMac_new74::thread_nm_mid2_fu_543_p3() {
    nm_mid2_fu_543_p3 = (!tmp_8_mid_fu_489_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_8_mid_fu_489_p2.read()[0].to_bool())? nm_1_fu_495_p2.read(): nm_mid_fu_453_p3.read());
}

void Conv1DMac_new74::thread_nm_mid_fu_453_p3() {
    nm_mid_fu_453_p3 = (!exitcond_flatten_fu_447_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten_fu_447_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_381.read());
}

void Conv1DMac_new74::thread_nm_t_mid2_fu_535_p3() {
    nm_t_mid2_fu_535_p3 = (!tmp_8_mid_fu_489_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_8_mid_fu_489_p2.read()[0].to_bool())? tmp_8_fu_515_p1.read(): nm_t_mid_fu_469_p3.read());
}

void Conv1DMac_new74::thread_nm_t_mid_fu_469_p3() {
    nm_t_mid_fu_469_p3 = (!exitcond_flatten_fu_447_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_447_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_423_p1.read());
}

void Conv1DMac_new74::thread_not_exitcond_flatten_fu_477_p2() {
    not_exitcond_flatten_fu_477_p2 = (exitcond_flatten_fu_447_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new74::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_1_reg_1606_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new74::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_7_3_reg_1715.read(), p_Val2_7_2_reg_1710.read()), p_Val2_7_1_reg_1705.read()), p_Val2_7_reg_1700.read());
}

void Conv1DMac_new74::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_1_reg_1606_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_p_08_cast_fu_594_p1() {
    p_08_cast_fu_594_p1 = esl_sext<15,8>(in_V_V_dout.read());
}

void Conv1DMac_new74::thread_p_Val2_3_fu_742_p0() {
    p_Val2_3_fu_742_p0 = weights23_m_weights_1_q0.read();
}

void Conv1DMac_new74::thread_p_Val2_3_fu_742_p1() {
    p_Val2_3_fu_742_p1 =  (sc_lv<8>) (p_08_cast_fu_594_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_3_fu_742_p2() {
    p_Val2_3_fu_742_p2 = (!p_Val2_3_fu_742_p0.read().is_01() || !p_Val2_3_fu_742_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_3_fu_742_p0.read()) * sc_bigint<8>(p_Val2_3_fu_742_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_4_fu_812_p0() {
    p_Val2_4_fu_812_p0 = weights23_m_weights_s_q0.read();
}

void Conv1DMac_new74::thread_p_Val2_4_fu_812_p1() {
    p_Val2_4_fu_812_p1 =  (sc_lv<8>) (p_08_cast_fu_594_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_4_fu_812_p2() {
    p_Val2_4_fu_812_p2 = (!p_Val2_4_fu_812_p0.read().is_01() || !p_Val2_4_fu_812_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_4_fu_812_p0.read()) * sc_bigint<8>(p_Val2_4_fu_812_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_7_1_fu_1258_p2() {
    p_Val2_7_1_fu_1258_p2 = (!macRegisters_1_V_fu_923_p2.read().is_01() || !tmp_30_fu_1125_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_923_p2.read()) + sc_biguint<8>(tmp_30_fu_1125_p66.read()));
}

void Conv1DMac_new74::thread_p_Val2_7_2_fu_1397_p2() {
    p_Val2_7_2_fu_1397_p2 = (!macRegisters_2_V_fu_942_p2.read().is_01() || !tmp_31_fu_1264_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_942_p2.read()) + sc_biguint<8>(tmp_31_fu_1264_p66.read()));
}

void Conv1DMac_new74::thread_p_Val2_7_3_fu_1536_p2() {
    p_Val2_7_3_fu_1536_p2 = (!macRegisters_3_V_fu_961_p2.read().is_01() || !tmp_32_fu_1403_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_961_p2.read()) + sc_biguint<8>(tmp_32_fu_1403_p66.read()));
}

void Conv1DMac_new74::thread_p_Val2_7_fu_1119_p2() {
    p_Val2_7_fu_1119_p2 = (!macRegisters_0_V_fu_904_p2.read().is_01() || !tmp_29_fu_986_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_904_p2.read()) + sc_biguint<8>(tmp_29_fu_986_p66.read()));
}

void Conv1DMac_new74::thread_p_Val2_s_58_fu_672_p0() {
    p_Val2_s_58_fu_672_p0 = weights23_m_weights_2_q0.read();
}

void Conv1DMac_new74::thread_p_Val2_s_58_fu_672_p1() {
    p_Val2_s_58_fu_672_p1 =  (sc_lv<8>) (p_08_cast_fu_594_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_s_58_fu_672_p2() {
    p_Val2_s_58_fu_672_p2 = (!p_Val2_s_58_fu_672_p0.read().is_01() || !p_Val2_s_58_fu_672_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_s_58_fu_672_p0.read()) * sc_bigint<8>(p_Val2_s_58_fu_672_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_s_fu_602_p0() {
    p_Val2_s_fu_602_p0 = weights23_m_weights_3_q0.read();
}

void Conv1DMac_new74::thread_p_Val2_s_fu_602_p1() {
    p_Val2_s_fu_602_p1 =  (sc_lv<8>) (p_08_cast_fu_594_p1.read());
}

void Conv1DMac_new74::thread_p_Val2_s_fu_602_p2() {
    p_Val2_s_fu_602_p2 = (!p_Val2_s_fu_602_p0.read().is_01() || !p_Val2_s_fu_602_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_s_fu_602_p0.read()) * sc_bigint<8>(p_Val2_s_fu_602_p1.read());
}

void Conv1DMac_new74::thread_qb_assign_1_1_fu_909_p2() {
    qb_assign_1_1_fu_909_p2 = (tmp_19_1_reg_1665.read() & tmp_35_reg_1660.read());
}

void Conv1DMac_new74::thread_qb_assign_1_2_fu_928_p2() {
    qb_assign_1_2_fu_928_p2 = (tmp_19_2_reg_1680.read() & tmp_38_reg_1675.read());
}

void Conv1DMac_new74::thread_qb_assign_1_3_fu_947_p2() {
    qb_assign_1_3_fu_947_p2 = (tmp_19_3_reg_1695.read() & tmp_41_reg_1690.read());
}

void Conv1DMac_new74::thread_qb_assign_1_fu_890_p2() {
    qb_assign_1_fu_890_p2 = (tmp_12_reg_1650.read() & tmp_21_reg_1645.read());
}

void Conv1DMac_new74::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new74::thread_sf_1_fu_567_p2() {
    sf_1_fu_567_p2 = (!sf_mid2_fu_507_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_507_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new74::thread_sf_cast1_fu_551_p1() {
    sf_cast1_fu_551_p1 = esl_zext<14,9>(sf_mid2_fu_507_p3.read());
}

void Conv1DMac_new74::thread_sf_mid2_fu_507_p3() {
    sf_mid2_fu_507_p3 = (!tmp_2_fu_501_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_2_fu_501_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_392.read());
}

void Conv1DMac_new74::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new74::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_tmp1_fu_898_p2() {
    tmp1_fu_898_p2 = (!tmp_13_fu_894_p1.read().is_01() || !macRegisters_0_V_1_fu_278.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_13_fu_894_p1.read()) + sc_biguint<8>(macRegisters_0_V_1_fu_278.read()));
}

void Conv1DMac_new74::thread_tmp2_fu_917_p2() {
    tmp2_fu_917_p2 = (!tmp_20_1_fu_913_p1.read().is_01() || !macRegisters_1_V_1_fu_282.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_20_1_fu_913_p1.read()) + sc_biguint<8>(macRegisters_1_V_1_fu_282.read()));
}

void Conv1DMac_new74::thread_tmp3_fu_936_p2() {
    tmp3_fu_936_p2 = (!tmp_20_2_fu_932_p1.read().is_01() || !macRegisters_2_V_1_fu_286.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_20_2_fu_932_p1.read()) + sc_biguint<8>(macRegisters_2_V_1_fu_286.read()));
}

void Conv1DMac_new74::thread_tmp4_fu_955_p2() {
    tmp4_fu_955_p2 = (!tmp_20_3_fu_951_p1.read().is_01() || !macRegisters_3_V_1_fu_290.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_20_3_fu_951_p1.read()) + sc_biguint<8>(macRegisters_3_V_1_fu_290.read()));
}

void Conv1DMac_new74::thread_tmp_10_fu_644_p4() {
    tmp_10_fu_644_p4 = p_Val2_s_fu_602_p2.read().range(5, 1);
}

void Conv1DMac_new74::thread_tmp_11_fu_654_p3() {
    tmp_11_fu_654_p3 = esl_concat<5,1>(tmp_10_fu_644_p4.read(), tmp_7_fu_638_p2.read());
}

void Conv1DMac_new74::thread_tmp_12_fu_662_p2() {
    tmp_12_fu_662_p2 = (!tmp_11_fu_654_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_11_fu_654_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new74::thread_tmp_13_fu_894_p1() {
    tmp_13_fu_894_p1 = esl_zext<8,1>(qb_assign_1_fu_890_p2.read());
}

void Conv1DMac_new74::thread_tmp_15_fu_708_p2() {
    tmp_15_fu_708_p2 = (tmp_36_fu_704_p1.read() | tmp_34_fu_678_p3.read());
}

void Conv1DMac_new74::thread_tmp_16_fu_608_p3() {
    tmp_16_fu_608_p3 = p_Val2_s_fu_602_p2.read().range(14, 14);
}

void Conv1DMac_new74::thread_tmp_17_fu_714_p4() {
    tmp_17_fu_714_p4 = p_Val2_s_58_fu_672_p2.read().range(5, 1);
}

void Conv1DMac_new74::thread_tmp_18_fu_724_p3() {
    tmp_18_fu_724_p3 = esl_concat<5,1>(tmp_17_fu_714_p4.read(), tmp_15_fu_708_p2.read());
}

void Conv1DMac_new74::thread_tmp_19_1_fu_732_p2() {
    tmp_19_1_fu_732_p2 = (!tmp_18_fu_724_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_18_fu_724_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new74::thread_tmp_19_2_fu_802_p2() {
    tmp_19_2_fu_802_p2 = (!tmp_23_fu_794_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_23_fu_794_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new74::thread_tmp_19_3_fu_872_p2() {
    tmp_19_3_fu_872_p2 = (!tmp_28_fu_864_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_28_fu_864_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new74::thread_tmp_1_fu_561_p2() {
    tmp_1_fu_561_p2 = (!sf_mid2_fu_507_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_507_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new74::thread_tmp_20_1_fu_913_p1() {
    tmp_20_1_fu_913_p1 = esl_zext<8,1>(qb_assign_1_1_fu_909_p2.read());
}

void Conv1DMac_new74::thread_tmp_20_2_fu_932_p1() {
    tmp_20_2_fu_932_p1 = esl_zext<8,1>(qb_assign_1_2_fu_928_p2.read());
}

void Conv1DMac_new74::thread_tmp_20_3_fu_951_p1() {
    tmp_20_3_fu_951_p1 = esl_zext<8,1>(qb_assign_1_3_fu_947_p2.read());
}

void Conv1DMac_new74::thread_tmp_20_fu_778_p2() {
    tmp_20_fu_778_p2 = (tmp_39_fu_774_p1.read() | tmp_37_fu_748_p3.read());
}

void Conv1DMac_new74::thread_tmp_22_fu_784_p4() {
    tmp_22_fu_784_p4 = p_Val2_3_fu_742_p2.read().range(5, 1);
}

void Conv1DMac_new74::thread_tmp_23_fu_794_p3() {
    tmp_23_fu_794_p3 = esl_concat<5,1>(tmp_22_fu_784_p4.read(), tmp_20_fu_778_p2.read());
}

void Conv1DMac_new74::thread_tmp_25_fu_848_p2() {
    tmp_25_fu_848_p2 = (tmp_42_fu_844_p1.read() | tmp_40_fu_818_p3.read());
}

void Conv1DMac_new74::thread_tmp_26_fu_634_p1() {
    tmp_26_fu_634_p1 = p_Val2_s_fu_602_p2.read().range(1-1, 0);
}

void Conv1DMac_new74::thread_tmp_27_fu_854_p4() {
    tmp_27_fu_854_p4 = p_Val2_4_fu_812_p2.read().range(5, 1);
}

void Conv1DMac_new74::thread_tmp_28_fu_864_p3() {
    tmp_28_fu_864_p3 = esl_concat<5,1>(tmp_27_fu_854_p4.read(), tmp_25_fu_848_p2.read());
}

void Conv1DMac_new74::thread_tmp_2_fu_501_p2() {
    tmp_2_fu_501_p2 = (tmp_8_mid_fu_489_p2.read() | exitcond_flatten_fu_447_p2.read());
}

void Conv1DMac_new74::thread_tmp_34_fu_678_p3() {
    tmp_34_fu_678_p3 = p_Val2_s_58_fu_672_p2.read().range(14, 14);
}

void Conv1DMac_new74::thread_tmp_36_fu_704_p1() {
    tmp_36_fu_704_p1 = p_Val2_s_58_fu_672_p2.read().range(1-1, 0);
}

void Conv1DMac_new74::thread_tmp_37_fu_748_p3() {
    tmp_37_fu_748_p3 = p_Val2_3_fu_742_p2.read().range(14, 14);
}

void Conv1DMac_new74::thread_tmp_39_fu_774_p1() {
    tmp_39_fu_774_p1 = p_Val2_3_fu_742_p2.read().range(1-1, 0);
}

void Conv1DMac_new74::thread_tmp_40_fu_818_p3() {
    tmp_40_fu_818_p3 = p_Val2_4_fu_812_p2.read().range(14, 14);
}

void Conv1DMac_new74::thread_tmp_42_fu_844_p1() {
    tmp_42_fu_844_p1 = p_Val2_4_fu_812_p2.read().range(1-1, 0);
}

void Conv1DMac_new74::thread_tmp_4_fu_483_p2() {
    tmp_4_fu_483_p2 = (!sf_reg_392.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_392.read() == ap_const_lv9_100);
}

void Conv1DMac_new74::thread_tmp_6_fu_427_p3() {
    tmp_6_fu_427_p3 = esl_concat<6,8>(tmp_fu_423_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new74::thread_tmp_6_mid1_fu_519_p3() {
    tmp_6_mid1_fu_519_p3 = esl_concat<6,8>(tmp_8_fu_515_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new74::thread_tmp_6_mid2_fu_527_p3() {
    tmp_6_mid2_fu_527_p3 = (!tmp_8_mid_fu_489_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_8_mid_fu_489_p2.read()[0].to_bool())? tmp_6_mid1_fu_519_p3.read(): tmp_6_mid_fu_461_p3.read());
}

void Conv1DMac_new74::thread_tmp_6_mid_fu_461_p3() {
    tmp_6_mid_fu_461_p3 = (!exitcond_flatten_fu_447_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_447_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_6_fu_427_p3.read());
}

void Conv1DMac_new74::thread_tmp_7_fu_638_p2() {
    tmp_7_fu_638_p2 = (tmp_26_fu_634_p1.read() | tmp_16_fu_608_p3.read());
}

void Conv1DMac_new74::thread_tmp_8_fu_515_p1() {
    tmp_8_fu_515_p1 = nm_1_fu_495_p2.read().range(6-1, 0);
}

void Conv1DMac_new74::thread_tmp_8_mid_fu_489_p2() {
    tmp_8_mid_fu_489_p2 = (tmp_4_fu_483_p2.read() & not_exitcond_flatten_fu_477_p2.read());
}

void Conv1DMac_new74::thread_tmp_9_fu_555_p2() {
    tmp_9_fu_555_p2 = (!sf_cast1_fu_551_p1.read().is_01() || !tmp_6_mid2_fu_527_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_551_p1.read()) + sc_biguint<14>(tmp_6_mid2_fu_527_p3.read()));
}

void Conv1DMac_new74::thread_tmp_fu_423_p1() {
    tmp_fu_423_p1 = nm_reg_381.read().range(6-1, 0);
}

void Conv1DMac_new74::thread_tmp_s_fu_587_p1() {
    tmp_s_fu_587_p1 = esl_zext<64,14>(tmp_9_reg_1601.read());
}

void Conv1DMac_new74::thread_weights23_m_weights_1_address0() {
    weights23_m_weights_1_address0 =  (sc_lv<14>) (tmp_s_fu_587_p1.read());
}

void Conv1DMac_new74::thread_weights23_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights23_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights23_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_weights23_m_weights_2_address0() {
    weights23_m_weights_2_address0 =  (sc_lv<14>) (tmp_s_fu_587_p1.read());
}

void Conv1DMac_new74::thread_weights23_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights23_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights23_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_weights23_m_weights_3_address0() {
    weights23_m_weights_3_address0 =  (sc_lv<14>) (tmp_s_fu_587_p1.read());
}

void Conv1DMac_new74::thread_weights23_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights23_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights23_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_weights23_m_weights_s_address0() {
    weights23_m_weights_s_address0 =  (sc_lv<14>) (tmp_s_fu_587_p1.read());
}

void Conv1DMac_new74::thread_weights23_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights23_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights23_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new74::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten1_fu_435_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten1_fu_435_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

