{
  "module_name": "gpucc-sm6375.c",
  "hash_id": "dccce8fe5c8f0cbf8b4be53b92531d2c90b944e3f12d47fbf1b5ee2d1ac225be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sm6375.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm6375-gpucc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_GCC_GPU_GPLL0_CLK_SRC,\n\tDT_GCC_GPU_GPLL0_DIV_CLK_SRC,\n\tDT_GCC_GPU_SNOC_DVM_GFX_CLK,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GCC_GPU_GPLL0_CLK_SRC,\n\tP_GCC_GPU_GPLL0_DIV_CLK_SRC,\n\tP_GPU_CC_PLL0_OUT_EVEN,\n\tP_GPU_CC_PLL0_OUT_MAIN,\n\tP_GPU_CC_PLL0_OUT_ODD,\n\tP_GPU_CC_PLL1_OUT_EVEN,\n\tP_GPU_CC_PLL1_OUT_MAIN,\n\tP_GPU_CC_PLL1_OUT_ODD,\n};\n\nstatic struct pll_vco lucid_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\n \nstatic const struct alpha_pll_config gpucc_pll0_config = {\n\t.l = 0x1b,\n\t.alpha = 0xb555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329a299c,\n\t.user_ctl_val = 0x00000001,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll gpucc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = P_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpucc_pll1_config = {\n\t.l = 0x1a,\n\t.alpha = 0xc555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329a299c,\n\t.user_ctl_val = 0x00000001,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll gpucc_pll1 = {\n\t.offset = 0x100,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = P_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gpucc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GCC_GPU_GPLL0_CLK_SRC, 5 },\n\t{ P_GCC_GPU_GPLL0_DIV_CLK_SRC, 6 },\n};\n\nstatic const struct clk_parent_data gpucc_parent_data_0[] = {\n\t{ .index = P_BI_TCXO },\n\t{ .hw = &gpucc_pll0.clkr.hw },\n\t{ .hw = &gpucc_pll1.clkr.hw },\n\t{ .index = DT_GCC_GPU_GPLL0_CLK_SRC },\n\t{ .index = DT_GCC_GPU_GPLL0_DIV_CLK_SRC },\n};\n\nstatic const struct parent_map gpucc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_EVEN, 1 },\n\t{ P_GPU_CC_PLL0_OUT_ODD, 2 },\n\t{ P_GPU_CC_PLL1_OUT_EVEN, 3 },\n\t{ P_GPU_CC_PLL1_OUT_ODD, 4 },\n\t{ P_GCC_GPU_GPLL0_CLK_SRC, 5 },\n};\n\nstatic const struct clk_parent_data gpucc_parent_data_1[] = {\n\t{ .index = P_BI_TCXO },\n\t{ .hw = &gpucc_pll0.clkr.hw },\n\t{ .hw = &gpucc_pll0.clkr.hw },\n\t{ .hw = &gpucc_pll1.clkr.hw },\n\t{ .hw = &gpucc_pll1.clkr.hw },\n\t{ .index = DT_GCC_GPU_GPLL0_CLK_SRC },\n};\n\nstatic const struct freq_tbl ftbl_gpucc_gmu_clk_src[] = {\n\tF(200000000, P_GCC_GPU_GPLL0_DIV_CLK_SRC, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpucc_gmu_clk_src = {\n\t.cmd_rcgr = 0x1120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpucc_parent_map_0,\n\t.freq_tbl = ftbl_gpucc_gmu_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpucc_gmu_clk_src\",\n\t\t.parent_data = gpucc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpucc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpucc_gx_gfx3d_clk_src[] = {\n\tF(266000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(390000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(490000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(650000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(770000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(840000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(900000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpucc_gx_gfx3d_clk_src = {\n\t.cmd_rcgr = 0x101c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpucc_parent_map_1,\n\t.freq_tbl = ftbl_gpucc_gx_gfx3d_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpucc_gx_gfx3d_clk_src\",\n\t\t.parent_data = gpucc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gpucc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gpucc_ahb_clk = {\n\t.halt_reg = 0x1078,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_cx_gfx3d_clk = {\n\t.halt_reg = 0x10a4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x10a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cx_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpucc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_cx_gfx3d_slv_clk = {\n\t.halt_reg = 0x10a8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x10a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cx_gfx3d_slv_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpucc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_cx_gmu_clk = {\n\t.halt_reg = 0x1098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpucc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_cx_snoc_dvm_clk = {\n\t.halt_reg = 0x108c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x108c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cx_snoc_dvm_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_GCC_GPU_SNOC_DVM_GFX_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_cxo_aon_clk = {\n\t.halt_reg = 0x1004,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cxo_aon_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_cxo_clk = {\n\t.halt_reg = 0x109c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x109c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cxo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_gx_cxo_clk = {\n\t.halt_reg = 0x1060,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_gx_cxo_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_gx_gfx3d_clk = {\n\t.halt_reg = 0x1054,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_gx_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpucc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_gx_gmu_clk = {\n\t.halt_reg = 0x1064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_gx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpucc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpucc_sleep_clk = {\n\t.halt_reg = 0x1090,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x106c,\n\t.gds_hw_ctrl = 0x1540,\n\t.clk_dis_wait_val = 8,\n\t.pd = {\n\t\t.name = \"gpu_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x100c,\n\t.clamp_io_ctrl = 0x1508,\n\t.resets = (unsigned int []){ GPU_GX_BCR, GPU_ACD_BCR, GPU_GX_ACD_MISC_BCR },\n\t.reset_count = 3,\n\t.pd = {\n\t\t.name = \"gpu_gx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO | SW_RESET | AON_RESET,\n};\n\nstatic struct clk_regmap *gpucc_sm6375_clocks[] = {\n\t[GPU_CC_AHB_CLK] = &gpucc_ahb_clk.clkr,\n\t[GPU_CC_CX_GFX3D_CLK] = &gpucc_cx_gfx3d_clk.clkr,\n\t[GPU_CC_CX_GFX3D_SLV_CLK] = &gpucc_cx_gfx3d_slv_clk.clkr,\n\t[GPU_CC_CX_GMU_CLK] = &gpucc_cx_gmu_clk.clkr,\n\t[GPU_CC_CX_SNOC_DVM_CLK] = &gpucc_cx_snoc_dvm_clk.clkr,\n\t[GPU_CC_CXO_AON_CLK] = &gpucc_cxo_aon_clk.clkr,\n\t[GPU_CC_CXO_CLK] = &gpucc_cxo_clk.clkr,\n\t[GPU_CC_GMU_CLK_SRC] = &gpucc_gmu_clk_src.clkr,\n\t[GPU_CC_GX_CXO_CLK] = &gpucc_gx_cxo_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK] = &gpucc_gx_gfx3d_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK_SRC] = &gpucc_gx_gfx3d_clk_src.clkr,\n\t[GPU_CC_GX_GMU_CLK] = &gpucc_gx_gmu_clk.clkr,\n\t[GPU_CC_PLL0] = &gpucc_pll0.clkr,\n\t[GPU_CC_PLL1] = &gpucc_pll1.clkr,\n\t[GPU_CC_SLEEP_CLK] = &gpucc_sleep_clk.clkr,\n};\n\nstatic const struct qcom_reset_map gpucc_sm6375_resets[] = {\n\t[GPU_GX_BCR] = { 0x1008 },\n\t[GPU_ACD_BCR] = { 0x1160 },\n\t[GPU_GX_ACD_MISC_BCR] = { 0x8004 },\n};\n\nstatic struct gdsc *gpucc_sm6375_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct regmap_config gpucc_sm6375_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x9000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gpucc_sm6375_desc = {\n\t.config = &gpucc_sm6375_regmap_config,\n\t.clks = gpucc_sm6375_clocks,\n\t.num_clks = ARRAY_SIZE(gpucc_sm6375_clocks),\n\t.resets = gpucc_sm6375_resets,\n\t.num_resets = ARRAY_SIZE(gpucc_sm6375_resets),\n\t.gdscs = gpucc_sm6375_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpucc_sm6375_gdscs),\n};\n\nstatic const struct of_device_id gpucc_sm6375_match_table[] = {\n\t{ .compatible = \"qcom,sm6375-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpucc_sm6375_match_table);\n\nstatic int gpucc_sm6375_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &gpucc_sm6375_desc);\n\tif (IS_ERR(regmap)) {\n\t\tpm_runtime_put(&pdev->dev);\n\t\treturn PTR_ERR(regmap);\n\t}\n\n\tclk_lucid_pll_configure(&gpucc_pll0, regmap, &gpucc_pll0_config);\n\tclk_lucid_pll_configure(&gpucc_pll1, regmap, &gpucc_pll1_config);\n\n\tret = qcom_cc_really_probe(pdev, &gpucc_sm6375_desc, regmap);\n\tpm_runtime_put(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic struct platform_driver gpucc_sm6375_driver = {\n\t.probe = gpucc_sm6375_probe,\n\t.driver = {\n\t\t.name = \"gpucc-sm6375\",\n\t\t.of_match_table = gpucc_sm6375_match_table,\n\t},\n};\nmodule_platform_driver(gpucc_sm6375_driver);\n\nMODULE_DESCRIPTION(\"QTI GPUCC SM6375 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}