Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/final_submission/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/final_submission/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "./zero_img.v" in library work
Compiling verilog file "./two_img.v" in library work
Module <zero_img> compiled
Compiling verilog file "./three_img.v" in library work
Module <two_img> compiled
Compiling verilog file "./six_img.v" in library work
Module <three_img> compiled
Compiling verilog file "./seven_img.v" in library work
Module <six_img> compiled
Compiling verilog file "./red_hud.v" in library work
Module <seven_img> compiled
Compiling verilog file "./one_img.v" in library work
Module <red_hud> compiled
Compiling verilog file "./nine_img.v" in library work
Module <one_img> compiled
Compiling verilog file "./four_img.v" in library work
Module <nine_img> compiled
Compiling verilog file "./five_img.v" in library work
Module <four_img> compiled
Compiling verilog file "./eight_img.v" in library work
Module <five_img> compiled
Compiling verilog file "variable_gain.v" in library work
Module <eight_img> compiled
Compiling verilog file "sprite_img_selector.v" in library work
Module <variable_gain> compiled
Compiling verilog file "signed_binary_12bit_to_dB.v" in library work
Module <sprite_img_selector> compiled
Module <signed_binary_12bit_to_dB> compiled
Module <lookup_g_R> compiled
Compiling verilog file "./red_table.v" in library work
Module <lookup_effective_g_M> compiled
Compiling verilog file "mybram.v" in library work
Module <red_table> compiled
Compiling verilog file "./image_rom.v" in library work
Module <mybram> compiled
Compiling verilog file "./hud_img.v" in library work
Module <image_rom> compiled
Compiling verilog file "./green_table.v" in library work
Module <hud_img> compiled
Compiling verilog file "digit_selector.v" in library work
Module <green_table> compiled
Compiling verilog file "digit_blob.v" in library work
Module <digit_selector> compiled
Compiling verilog file "compression_level_detector.v" in library work
Module <digit_blob> compiled
Compiling verilog file "compression_gain_computer.v" in library work
Module <compression_level_detector> compiled
Compiling verilog file "blue_table.v" in library work
Module <compression_gain_computer> compiled
Compiling verilog file "picture_blob.v" in library work
Module <blue_table> compiled
Compiling verilog file "limiter_module.v" in library work
Module <picture_blob> compiled
Compiling verilog file "hud_digits.v" in library work
Module <limiter_module> compiled
Compiling verilog file "hud_blob.v" in library work
Module <hud_digits> compiled
Compiling verilog file "./fft16384u.v" in library work
Module <hud_blob> compiled
Compiling verilog file "delay_module.v" in library work
Module <fft16384u> compiled
Compiling verilog file "compression.v" in library work
Module <delay_module> compiled
Compiling verilog file "zbt_6111.v" in library work
Module <compression> compiled
Compiling verilog file "xvga.v" in library work
Module <zbt_6111> compiled
Compiling verilog file "song_timing.v" in library work
Module <xvga> compiled
Compiling verilog file "process_audio.v" in library work
Module <song_timing> compiled
Module <process_audio> compiled
Compiling verilog file "param_select.v" in library work
Module <sqrt> compiled
Compiling verilog file "modified_display_16hex.v" in library work
Module <param_select> compiled
Compiling verilog file "memprocessor.v" in library work
Module <modified_display_16hex> compiled
Compiling verilog file "max_freq_amp.v" in library work
Module <memprocessor> compiled
Compiling verilog file "hud_display.v" in library work
Module <max_freq_amp> compiled
Compiling verilog file "./grad_div.v" in library work
Module <hud_display> compiled
Compiling verilog file "debounce.v" in library work
Module <grad_div> compiled
Compiling verilog file "central_FSM.v" in library work
Module <debounce> compiled
Compiling verilog file "blink_fo.v" in library work
Module <centralFSM> compiled
Compiling verilog file "bcd.v" in library work
Module <blink_fo> compiled
Compiling verilog file "audio_FSM.v" in library work
Module <bcd> compiled
Compiling verilog file "addresscalculator.v" in library work
Module <audio_FSM> compiled
Compiling verilog file "ac97commands.v" in library work
Module <addresscalculator> compiled
Module <ac97commands> compiled
Compiling verilog file "ac97.v" in library work
Module <tone750hz> compiled
Compiling verilog file "labkit.v" in library work
Module <ac97> compiled
Module <labkit> compiled
Module <modifiedlab5audio> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <centralFSM> in library <work>.

Analyzing hierarchy for module <blink_fo> in library <work> with parameters.
	MAX_ONE = "11111111111111111111111"

Analyzing hierarchy for module <modified_display_16hex> in library <work>.

Analyzing hierarchy for module <song_timing> in library <work> with parameters.
	DELAY = "00000001100110111111110010111111"

Analyzing hierarchy for module <param_select> in library <work>.

Analyzing hierarchy for module <addresscalculator> in library <work> with parameters.
	MAX_ADDR = "00000000000001110101001100000000"
	SONG1_ADDR = "00000000000000000000000000000000"
	SONG2_ADDR = "00000000000000111010100110000000"
	SONG3_ADDR = "00000000000001000110010100000000"
	SONG4_ADDR = "00000000000001010010000010000000"
	SONG5_ADDR = "00000000000001011101110000000000"
	SONG6_ADDR = "00000000000001101001011110000000"

Analyzing hierarchy for module <memprocessor> in library <work>.

Analyzing hierarchy for module <zbt_6111> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <hud_display> in library <work>.

Analyzing hierarchy for module <modifiedlab5audio> in library <work>.

Analyzing hierarchy for module <audio_FSM> in library <work>.

Analyzing hierarchy for module <process_audio> in library <work> with parameters.
	sel = "1000"

Analyzing hierarchy for module <max_freq_amp> in library <work> with parameters.
	WIDTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <bcd> in library <work>.

Analyzing hierarchy for module <signed_binary_12bit_to_dB> in library <work> with parameters.
	FIND_MSB = "01"
	IDLE = "00"
	OUTPUT = "10"

Analyzing hierarchy for module <picture_blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000011110000"
	WIDTH = "00000000000000000000000101000000"

Analyzing hierarchy for module <hud_blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000011110000"
	WIDTH = "00000000000000000000001000000000"

Analyzing hierarchy for module <hud_digits> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.

Analyzing hierarchy for module <delay_module> in library <work> with parameters.
	COMBINE_DELAYED_SAMPLE = "100"
	GARBAGE_MEMORY = "111"
	IDLE = "000"
	READ_DELAYED_SAMPLE = "001"
	SAMPLES = "00000000000000000000000011110000"
	SAMPLING_RATE = "00000000000000000101110111000000"
	SCALE_DELAYED_SAMPLE = "010"

Analyzing hierarchy for module <compression> in library <work> with parameters.
	SAMPLING_RATE = "00000000000000000101110111000000"

Analyzing hierarchy for module <limiter_module> in library <work> with parameters.
	SAMPLING_RATE = "00000000000000000101110111000000"

Analyzing hierarchy for module <sqrt> in library <work> with parameters.
	MBITS = "00000000000000000000000000001110"
	NBITS = "00000000000000000000000000011100"

Analyzing hierarchy for module <lookup_g_R> in library <work>.

Analyzing hierarchy for module <lookup_effective_g_M> in library <work>.

Analyzing hierarchy for module <sprite_img_selector> in library <work>.

Analyzing hierarchy for module <digit_selector> in library <work>.

Analyzing hierarchy for module <digit_blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000000110100"
	WIDTH = "00000000000000000000000000011001"

Analyzing hierarchy for module <mybram> in library <work> with parameters.
	LOGSIZE = "00000000000000000000000000001101"
	WIDTH = "00000000000000000000000000001100"

Analyzing hierarchy for module <signed_binary_12bit_to_dB> in library <work> with parameters.
	FIND_MSB = "01"
	IDLE = "00"
	OUTPUT = "10"

Analyzing hierarchy for module <compression_gain_computer> in library <work> with parameters.
	COMPRESSOR = "0"
	COMPUTE_LEVEL = "11"
	IDLE = "00"
	INPUT_GREATER_THAN_THRESHOLD = "10"
	INPUT_LESS_THAN_THRESHOLD = "01"
	LIMITER = "1"
	THRESHOLD = "00000000000000000000000000010010"

Analyzing hierarchy for module <compression_level_detector> in library <work> with parameters.
	DECIDE = "01"
	IDLE = "00"
	OUTPUT = "10"

Analyzing hierarchy for module <variable_gain> in library <work> with parameters.
	APPLY_GAIN = "10"
	DIVIDE_AND_OUTPUT = "11"
	FIND_GAIN = "01"
	IDLE = "00"

Analyzing hierarchy for module <lookup_g_R> in library <work>.

Analyzing hierarchy for module <lookup_effective_g_M> in library <work>.

WARNING:Xst:2591 - "labkit.v" line 252: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 252: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 252: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 252: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
WARNING:Xst:2211 - "./grad_div.v" line 599: Instantiating black box module <grad_div>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_A =  00000" for instance <histogram> in unit <labkit>.
    Set user-defined property "INIT_B =  00000" for instance <histogram> in unit <labkit>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <histogram> in unit <labkit>.
    Set user-defined property "SRVAL_A =  00000" for instance <histogram> in unit <labkit>.
    Set user-defined property "SRVAL_B =  00000" for instance <histogram> in unit <labkit>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <histogram> in unit <labkit>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <histogram> in unit <labkit>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <centralFSM> in library <work>.
Module <centralFSM> is correct for synthesis.
 
Analyzing module <blink_fo> in library <work>.
	MAX_ONE = 23'b11111111111111111111111
Module <blink_fo> is correct for synthesis.
 
Analyzing module <modified_display_16hex> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <modified_display_16hex> is correct for synthesis.
 
Analyzing module <song_timing> in library <work>.
	DELAY = 32'sb00000001100110111111110010111111
Module <song_timing> is correct for synthesis.
 
Analyzing module <param_select> in library <work>.
Module <param_select> is correct for synthesis.
 
Analyzing module <addresscalculator> in library <work>.
	MAX_ADDR = 32'sb00000000000001110101001100000000
	SONG1_ADDR = 32'sb00000000000000000000000000000000
	SONG2_ADDR = 32'sb00000000000000111010100110000000
	SONG3_ADDR = 32'sb00000000000001000110010100000000
	SONG4_ADDR = 32'sb00000000000001010010000010000000
	SONG5_ADDR = 32'sb00000000000001011101110000000000
	SONG6_ADDR = 32'sb00000000000001101001011110000000
Module <addresscalculator> is correct for synthesis.
 
Analyzing module <memprocessor> in library <work>.
Module <memprocessor> is correct for synthesis.
 
Analyzing module <zbt_6111> in library <work>.
Module <zbt_6111> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <hud_display> in library <work>.
Module <hud_display> is correct for synthesis.
 
Analyzing module <picture_blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000011110000
	WIDTH = 32'sb00000000000000000000000101000000
Module <picture_blob> is correct for synthesis.
 
Analyzing module <hud_blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000011110000
	WIDTH = 32'sb00000000000000000000001000000000
Module <hud_blob> is correct for synthesis.
 
Analyzing module <hud_digits> in library <work>.
Module <hud_digits> is correct for synthesis.
 
Analyzing module <sprite_img_selector> in library <work>.
Module <sprite_img_selector> is correct for synthesis.
 
Analyzing module <digit_selector> in library <work>.
Module <digit_selector> is correct for synthesis.
 
Analyzing module <digit_blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000000110100
	WIDTH = 32'sb00000000000000000000000000011001
Module <digit_blob> is correct for synthesis.
 
Analyzing module <modifiedlab5audio> in library <work>.
Module <modifiedlab5audio> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <left_in_data> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <right_in_data> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <command_valid> in unit <ac97commands>.
    Set user-defined property "INIT =  0000" for signal <state>.
    Set user-defined property "INIT =  0" for signal <command>.
Analyzing module <audio_FSM> in library <work>.
Module <audio_FSM> is correct for synthesis.
 
Analyzing module <delay_module> in library <work>.
	COMBINE_DELAYED_SAMPLE = 3'b100
	GARBAGE_MEMORY = 3'b111
	IDLE = 3'b000
	READ_DELAYED_SAMPLE = 3'b001
	SAMPLES = 32'sb00000000000000000000000011110000
	SAMPLING_RATE = 32'sb00000000000000000101110111000000
	SCALE_DELAYED_SAMPLE = 3'b010
Module <delay_module> is correct for synthesis.
 
Analyzing module <mybram> in library <work>.
	LOGSIZE = 32'sb00000000000000000000000000001101
	WIDTH = 32'sb00000000000000000000000000001100
Module <mybram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.
Analyzing module <compression> in library <work>.
	SAMPLING_RATE = 32'sb00000000000000000101110111000000
Module <compression> is correct for synthesis.
 
Analyzing module <compression_gain_computer> in library <work>.
	COMPRESSOR = 1'b0
	COMPUTE_LEVEL = 2'b11
	IDLE = 2'b00
	INPUT_GREATER_THAN_THRESHOLD = 2'b10
	INPUT_LESS_THAN_THRESHOLD = 2'b01
	LIMITER = 1'b1
	THRESHOLD = 32'sb00000000000000000000000000010010
Module <compression_gain_computer> is correct for synthesis.
 
Analyzing module <compression_level_detector> in library <work>.
	DECIDE = 2'b01
	IDLE = 2'b00
	OUTPUT = 2'b10
Module <compression_level_detector> is correct for synthesis.
 
Analyzing module <variable_gain> in library <work>.
	APPLY_GAIN = 2'b10
	DIVIDE_AND_OUTPUT = 2'b11
	FIND_GAIN = 2'b01
	IDLE = 2'b00
Module <variable_gain> is correct for synthesis.
 
Analyzing module <limiter_module> in library <work>.
	SAMPLING_RATE = 32'sb00000000000000000101110111000000
Module <limiter_module> is correct for synthesis.
 
Analyzing module <process_audio> in library <work>.
	sel = 4'b1000
WARNING:Xst:2211 - "./fft16384u.v" line 31: Instantiating black box module <fft16384u>.
Module <process_audio> is correct for synthesis.
 
Analyzing module <sqrt> in library <work>.
	MBITS = 32'sb00000000000000000000000000001110
	NBITS = 32'sb00000000000000000000000000011100
Module <sqrt> is correct for synthesis.
 
Analyzing module <max_freq_amp> in library <work>.
	WIDTH = 32'sb00000000000000000000010000000000
Module <max_freq_amp> is correct for synthesis.
 
Analyzing module <bcd> in library <work>.
Module <bcd> is correct for synthesis.
 
Analyzing module <signed_binary_12bit_to_dB> in library <work>.
	FIND_MSB = 2'b01
	IDLE = 2'b00
	OUTPUT = 2'b10
Module <signed_binary_12bit_to_dB> is correct for synthesis.
 
Analyzing module <lookup_g_R> in library <work>.
Module <lookup_g_R> is correct for synthesis.
 
Analyzing module <lookup_effective_g_M> in library <work>.
Module <lookup_effective_g_M> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.
INFO:Xst:2679 - Register <modified_input_sample> in unit <variable_gain> has a constant value of 000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_sample> in unit <limiter_module> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 22.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <centralFSM>.
    Related source file is "central_FSM.v".
WARNING:Xst:647 - Input <switch<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_song>.
    Found 7-bit register for signal <effects>.
    Found 2-bit register for signal <cfsm_state>.
    Found 1-bit register for signal <pause_song>.
    Found 4-bit register for signal <song_choice>.
    Found 1-bit register for signal <record_mode>.
    Found 4-bit register for signal <song_name>.
    Found 17-bit register for signal <effect_values>.
    Found 1-bit register for signal <but_ent_prev>.
    Found 1-bit register for signal <reset_delay>.
    Found 4-bit adder for signal <song_choice$addsub0000> created at line 133.
    Found 4-bit comparator less for signal <song_choice$cmp_lt0000> created at line 132.
    Found 1-bit register for signal <start_song_prev>.
    Found 1-bit register for signal <vb0_prev>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <centralFSM> synthesized.


Synthesizing Unit <blink_fo>.
    Related source file is "blink_fo.v".
    Found 1-bit register for signal <blink_fo>.
    Found 25-bit comparator greatequal for signal <blink_fo$cmp_ge0000> created at line 46.
    Found 25-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <blink_fo> synthesized.


Synthesizing Unit <modified_display_16hex>.
    Related source file is "modified_display_16hex.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <$COND_10>.
    Found 16x40-bit ROM for signal <dots_hex>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 184.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 190.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 121.
    Found 40-bit register for signal <dots>.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred  91 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <modified_display_16hex> synthesized.


Synthesizing Unit <song_timing>.
    Related source file is "song_timing.v".
    Found 8-bit up counter for signal <seconds>.
    Found 25-bit up counter for signal <counter>.
    Found 26-bit comparator greater for signal <seconds$cmp_gt0000> created at line 51.
    Found 26-bit comparator lessequal for signal <seconds$cmp_le0000> created at line 51.
    Summary:
	inferred   2 Counter(s).
	inferred   2 Comparator(s).
Unit <song_timing> synthesized.


Synthesizing Unit <param_select>.
    Related source file is "param_select.v".
    Found 16-bit register for signal <blink_fo_data>.
    Found 4-bit updown counter for signal <song_name_sel>.
    Found 17-bit register for signal <effect_choice_sel>.
    Found 1-bit register for signal <record_mode_sel>.
    Found 5-bit adder for signal <$add0000> created at line 126.
    Found 5-bit adder for signal <$add0001> created at line 134.
    Found 2-bit adder for signal <$add0002> created at line 142.
    Found 2-bit adder for signal <$add0003> created at line 150.
    Found 3-bit adder for signal <$add0004> created at line 159.
    Found 5-bit subtractor for signal <$sub0000> created at line 128.
    Found 5-bit subtractor for signal <$sub0001> created at line 136.
    Found 2-bit subtractor for signal <$sub0002> created at line 144.
    Found 2-bit subtractor for signal <$sub0003> created at line 152.
    Found 3-bit subtractor for signal <$sub0004> created at line 161.
    Found 1-bit register for signal <b_down_prev>.
    Found 1-bit register for signal <b_left_prev>.
    Found 1-bit register for signal <b_right_prev>.
    Found 1-bit register for signal <b_up_prev>.
    Found 16-bit 8-to-1 multiplexer for signal <blink_fo_data$mux0000> created at line 99.
    Found 3-bit updown counter for signal <blink_state>.
    Summary:
	inferred   2 Counter(s).
	inferred  38 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <param_select> synthesized.


Synthesizing Unit <addresscalculator>.
    Related source file is "addresscalculator.v".
    Using one-hot encoding for signal <addr_index>.
    Found 16x19-bit ROM for signal <song_max$mux0000> created at line 71.
    Found 1-bit register for signal <song_done>.
    Found 19-bit register for signal <mem_address>.
    Found 12-bit register for signal <addr_index>.
    Found 2-bit up counter for signal <counter3>.
    Found 1-bit register for signal <everyotherready>.
    Found 228-bit register for signal <highest_addr>.
    Found 19-bit comparator greatequal for signal <highest_addr_0$cmp_ge0000> created at line 163.
    Found 19-bit adder for signal <mem_address$addsub0000>.
    Found 19-bit comparator greatequal for signal <mem_address$cmp_ge0000> created at line 172.
    Found 1-bit register for signal <record_state>.
    Found 19-bit comparator less for signal <song_done$cmp_lt0000> created at line 163.
    Found 19-bit comparator less for signal <song_done$cmp_lt0001> created at line 172.
    Found 19-bit register for signal <song_max>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 281 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <addresscalculator> synthesized.


Synthesizing Unit <memprocessor>.
    Related source file is "memprocessor.v".
WARNING:Xst:646 - Signal <current_song_choice<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <we0>.
    Found 1-bit register for signal <we1>.
    Found 12-bit register for signal <audio_out>.
    Found 36-bit register for signal <mem_write>.
    Found 2-bit up counter for signal <counter3>.
    Found 4-bit register for signal <current_song_choice>.
    Found 36-bit register for signal <last_read_mem>.
    Found 1-bit register for signal <record_state>.
    Summary:
	inferred   1 Counter(s).
	inferred  91 D-type flip-flop(s).
Unit <memprocessor> synthesized.


Synthesizing Unit <zbt_6111>.
    Related source file is "zbt_6111.v".
    Found 36-bit tristate buffer for signal <ram_data>.
    Found 2-bit register for signal <we_delay>.
    Found 36-bit register for signal <write_data_old1>.
    Found 36-bit register for signal <write_data_old2>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred  36 Tristate(s).
Unit <zbt_6111> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <max_freq_amp>.
    Related source file is "max_freq_amp.v".
WARNING:Xst:737 - Found 13-bit latch for signal <max_freq>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <max_amp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "max_freq_amp.v" line 9: The result of a 11x2-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 11x2-bit multiplier for signal <freq$mult0001> created at line 9.
    Found 10-bit comparator greater for signal <max_freq$cmp_gt0000> created at line 15.
    Found 12-bit comparator less for signal <max_freq$cmp_lt0000> created at line 15.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <max_freq_amp> synthesized.


Synthesizing Unit <bcd>.
    Related source file is "bcd.v".
    Found 4-bit adder for signal <$add0000> created at line 44.
    Found 4-bit adder for signal <$add0001> created at line 44.
    Found 4-bit adder for signal <$add0002> created at line 44.
    Found 4-bit adder for signal <$add0003> created at line 42.
    Found 4-bit adder for signal <$add0004> created at line 44.
    Found 4-bit adder for signal <$add0005> created at line 42.
    Found 4-bit adder for signal <$add0006> created at line 44.
    Found 4-bit adder for signal <$add0007> created at line 42.
    Found 4-bit adder for signal <$add0008> created at line 44.
    Found 4-bit adder for signal <$add0009> created at line 40.
    Found 4-bit adder for signal <$add0010> created at line 42.
    Found 4-bit adder for signal <$add0011> created at line 44.
    Found 4-bit adder for signal <$add0012> created at line 40.
    Found 4-bit adder for signal <$add0013> created at line 42.
    Found 4-bit adder for signal <$add0014> created at line 44.
    Found 4-bit adder for signal <$add0015> created at line 40.
    Found 4-bit adder for signal <$add0016> created at line 42.
    Found 4-bit adder for signal <$add0017> created at line 44.
    Found 4-bit adder for signal <$add0018> created at line 38.
    Found 4-bit adder for signal <$add0019> created at line 40.
    Found 4-bit adder for signal <$add0020> created at line 42.
    Found 4-bit adder for signal <$add0021> created at line 44.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0000> created at line 41.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0001> created at line 41.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0002> created at line 41.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0003> created at line 41.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0004> created at line 41.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0005> created at line 41.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0006> created at line 41.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0000> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0001> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0002> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0003> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0004> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0005> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0006> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0007> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0008> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0009> created at line 43.
    Found 4-bit comparator greatequal for signal <thousands$cmp_ge0000> created at line 37.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0000> created at line 39.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0001> created at line 39.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0002> created at line 39.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0003> created at line 39.
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  22 Comparator(s).
Unit <bcd> synthesized.


Synthesizing Unit <sprite_img_selector>.
    Related source file is "sprite_img_selector.v".
    Found 4-bit register for signal <selected>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <sprite_img_selector> synthesized.


Synthesizing Unit <digit_blob>.
    Related source file is "digit_blob.v".
WARNING:Xst:643 - "digit_blob.v" line 43: The result of a 11x7-bit multiplication is partially used. Only the 11 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 11-bit adder for signal <image_addr>.
    Found 1-bit register for signal <overlap>.
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 36.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 36.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 43.
    Found 11-bit subtractor for signal <image_addr$addsub0001> created at line 43.
    Found 11x7-bit multiplier for signal <image_addr$mult0001> created at line 43.
    Found 11-bit comparator greatequal for signal <overlap$cmp_ge0000> created at line 36.
    Found 10-bit comparator greatequal for signal <overlap$cmp_ge0001> created at line 36.
    Found 12-bit comparator less for signal <overlap$cmp_lt0000> created at line 36.
    Found 11-bit comparator less for signal <overlap$cmp_lt0001> created at line 36.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <digit_blob> synthesized.


Synthesizing Unit <ac97>.
    Related source file is "ac97.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 97.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 101.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 111.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 109.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 109.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0000> created at line 95.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0001> created at line 99.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0002> created at line 103.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 103.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0001> created at line 99.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0002> created at line 95.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0000> created at line 84.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0001> created at line 95.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0002> created at line 99.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0003> created at line 103.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 103.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0001> created at line 99.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0002> created at line 95.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 120.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 120.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 123.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 123.
    Summary:
	inferred   1 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "ac97commands.v".
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 4-bit up counter for signal <state>.
    Found 5-bit adder for signal <vol>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <limiter_module>.
    Related source file is "limiter_module.v".
WARNING:Xst:646 - Signal <last_sample> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <modified_sample>.
    Found 1-bit register for signal <done>.
    Found 13-bit comparator greater for signal <modified_sample$cmp_gt0000> created at line 72.
    Found 13-bit comparator greater for signal <modified_sample$cmp_gt0001> created at line 81.
    Found 13-bit comparator greater for signal <modified_sample$cmp_gt0002> created at line 90.
    Found 32-bit comparator less for signal <modified_sample$cmp_lt0000> created at line 73.
    Found 32-bit comparator less for signal <modified_sample$cmp_lt0001> created at line 82.
    Found 32-bit comparator less for signal <modified_sample$cmp_lt0002> created at line 91.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <limiter_module> synthesized.


Synthesizing Unit <mybram>.
    Related source file is "mybram.v".
    Found 8192x12-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 12-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <mybram> synthesized.


Synthesizing Unit <compression_gain_computer>.
    Related source file is "compression_gain_computer.v".
WARNING:Xst:1780 - Signal <modified_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 56 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Found 9-bit register for signal <output_level>.
    Found 9-bit register for signal <output_db>.
    Found 1-bit register for signal <done>.
    Found 9-bit register for signal <calculate_threshold_gain>.
    Found 9-bit adder for signal <calculate_threshold_gain$add0000> created at line 65.
    Found 9-bit subtractor for signal <calculate_threshold_gain$addsub0000> created at line 65.
    Found 9-bit shifter logical right for signal <output_db$shift0000> created at line 77.
    Found 9-bit subtractor for signal <output_level$sub0000> created at line 82.
    Found 4-bit register for signal <state>.
    Found 10-bit comparator greatequal for signal <state$cmp_ge0001> created at line 61.
    Found 9-bit register for signal <threshold_amount>.
    Found 32-bit shifter logical left for signal <threshold_amount$shift0000> created at line 51.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <compression_gain_computer> synthesized.


Synthesizing Unit <compression_level_detector>.
    Related source file is "compression_level_detector.v".
WARNING:Xst:653 - Signal <release_time_constant> is used but never assigned. This sourceless signal will be automatically connected to value 0111111111.
WARNING:Xst:653 - Signal <make_up_gain> is used but never assigned. This sourceless signal will be automatically connected to value 000001100.
WARNING:Xst:646 - Signal <combined_output<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <attack_time_constant> is used but never assigned. This sourceless signal will be automatically connected to value 0111111111.
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 63 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 63 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 63 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:643 - "compression_level_detector.v" line 83: The result of a 11x9-bit multiplication is partially used. Only the 19 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "compression_level_detector.v" line 87: The result of a 11x9-bit multiplication is partially used. Only the 19 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 9-bit register for signal <output_gain>.
    Found 1-bit register for signal <done>.
    Found 19-bit register for signal <combined_output>.
    Found 19-bit adder for signal <combined_output$addsub0000> created at line 96.
    Found 9-bit register for signal <last_output_gain>.
    Found 9-bit register for signal <modified_input_level>.
    Found 19-bit register for signal <other_part_of_output>.
    Found 11-bit adder for signal <other_part_of_output$addsub0000> created at line 83.
    Found 11-bit adder for signal <other_part_of_output$addsub0001> created at line 87.
    Found 9-bit comparator greater for signal <other_part_of_output$cmp_gt0000> created at line 81.
    Found 11x9-bit multiplier for signal <other_part_of_output$mult0002> created at line 83.
    Found 11x9-bit multiplier for signal <other_part_of_output$mult0003> created at line 87.
    Found 9-bit addsub for signal <output_gain$mux0000>.
    Found 19-bit register for signal <part_of_output>.
    Found 9x10-bit multiplier for signal <part_of_output$mult0000>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred  88 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   1 Comparator(s).
Unit <compression_level_detector> synthesized.


Synthesizing Unit <variable_gain>.
    Related source file is "variable_gain.v".
WARNING:Xst:647 - Input <input_gain<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <scaled_sample<24:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <scaled_sample<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <modified_input_sample> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 62 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Found 32x13-bit ROM for signal <multiplication_factor$mux0001>.
    Found 12-bit register for signal <compressed_sample>.
    Found 1-bit register for signal <done>.
    Found 9-bit register for signal <modified_input_gain>.
    Found 13-bit register for signal <multiplication_factor>.
    Found 10-bit comparator greater for signal <multiplication_factor$cmp_gt0000> created at line 78.
    Found 32-bit comparator less for signal <multiplication_factor$cmp_lt0000> created at line 82.
    Found 25-bit register for signal <scaled_sample>.
    Found 13x12-bit multiplier for signal <scaled_sample$mult0000> created at line 140.
    Found 4-bit register for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <variable_gain> synthesized.


Synthesizing Unit <sqrt>.
    Related source file is "process_audio.v".
    Found 14-bit register for signal <answer>.
    Found 28-bit comparator greater for signal <answer$cmp_gt0000> created at line 98.
    Found 14x14-bit multiplier for signal <answer$mult0000> created at line 98.
    Found 5-bit register for signal <bit>.
    Found 5-bit subtractor for signal <bit$addsub0000> created at line 97.
    Found 1-bit register for signal <busy>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <sqrt> synthesized.


Synthesizing Unit <lookup_g_R>.
    Related source file is "signed_binary_12bit_to_dB.v".
    Found 16x9-bit ROM for signal <g_R>.
    Summary:
	inferred   1 ROM(s).
Unit <lookup_g_R> synthesized.


Synthesizing Unit <lookup_effective_g_M>.
    Related source file is "signed_binary_12bit_to_dB.v".
    Found 16x9-bit ROM for signal <effective_g_M>.
    Summary:
	inferred   1 ROM(s).
Unit <lookup_effective_g_M> synthesized.


Synthesizing Unit <modifiedlab5audio>.
    Related source file is "labkit.v".
WARNING:Xst:646 - Signal <right_in_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <left_in_data<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <audio_reset_b>.
    Found 12-bit register for signal <out_data>.
    Found 3-bit register for signal <ready_sync>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <modifiedlab5audio> synthesized.


Synthesizing Unit <process_audio>.
    Related source file is "process_audio.v".
WARNING:Xst:646 - Signal <xk_re<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xk_im<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mag<13:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock_27mhz (rising_edge)                      |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <haddr>.
    Found 1-bit register for signal <hwe>.
    Found 28-bit register for signal <imim>.
    Found 14x14-bit multiplier for signal <imim$mult0000> created at line 59.
    Found 28-bit register for signal <mag2>.
    Found 28-bit adder for signal <mag2$add0000> created at line 63.
    Found 28-bit register for signal <rere>.
    Found 14x14-bit multiplier for signal <rere$mult0000> created at line 58.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  95 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <process_audio> synthesized.


Synthesizing Unit <signed_binary_12bit_to_dB>.
    Related source file is "signed_binary_12bit_to_dB.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 59 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 59 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 59 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 59 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 9-bit register for signal <output_db>.
    Found 1-bit register for signal <done>.
    Found 12-bit register for signal <absolute_value_input>.
    Found 12-bit adder for signal <absolute_value_input$addsub0000> created at line 65.
    Found 4-bit register for signal <msb>.
    Found 4-bit subtractor for signal <msb$addsub0000> created at line 89.
    Found 4-bit comparator greater for signal <msb$cmp_gt0000> created at line 89.
    Found 10-bit subtractor for signal <output_db$sub0000> created at line 101.
    Found 4-bit register for signal <r>.
    Found 4-bit comparator greater for signal <r$cmp_gt0000> created at line 79.
    Found 3-bit register for signal <state>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <signed_binary_12bit_to_dB> synthesized.


Synthesizing Unit <picture_blob>.
    Related source file is "picture_blob.v".
WARNING:Xst:643 - "picture_blob.v" line 41: The result of a 11x11-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 24-bit register for signal <pixel>.
    Found 17-bit adder for signal <image_addr>.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 41.
    Found 11x11-bit multiplier for signal <image_addr$mult0001> created at line 41.
    Found 13-bit subtractor for signal <image_addr$sub0000> created at line 41.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 34.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 34.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 34.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 34.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <picture_blob> synthesized.


Synthesizing Unit <hud_blob>.
    Related source file is "hud_blob.v".
    Found 24-bit register for signal <pixel>.
    Found 17-bit adder for signal <image_addr>.
    Found 13-bit subtractor for signal <image_addr$sub0001> created at line 41.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 34.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 34.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 34.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <hud_blob> synthesized.


Synthesizing Unit <digit_selector>.
    Related source file is "digit_selector.v".
    Found 2-bit register for signal <to_color_map>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <digit_selector> synthesized.


Synthesizing Unit <delay_module>.
    Related source file is "delay_module.v".
WARNING:Xst:646 - Signal <stored_and_scaled_sample<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <delay_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clock (rising_edge)                            |
    | Clock enable       | delay_state$not0000 (positive)                 |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "delay_module.v" line 137: The result of a 12x4-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 12-bit register for signal <modified_sample>.
    Found 1-bit register for signal <done>.
    Found 13-bit register for signal <addr>.
    Found 13-bit register for signal <current_pointer>.
    Found 13-bit adder for signal <current_pointer$addsub0000>.
    Found 14-bit comparator less for signal <delay_state$cmp_lt0000> created at line 122.
    Found 13-bit register for signal <delayed_pointer>.
    Found 13-bit subtractor for signal <delayed_pointer$addsub0000>.
    Found 5x9-bit multiplier for signal <delayed_pointer$mult0001> created at line 120.
    Found 12-bit register for signal <mem_in>.
    Found 12-bit subtractor for signal <modified_sample$sub0000> created at line 142.
    Found 15-bit register for signal <stored_and_scaled_sample>.
    Found 12x4-bit multiplier for signal <stored_and_scaled_sample$mult0001> created at line 137.
    Found 13-bit register for signal <wait_for_memory>.
    Found 13-bit adder for signal <wait_for_memory$addsub0000>.
    Found 14-bit comparator less for signal <wait_for_memory$cmp_lt0000> created at line 165.
    Found 1-bit register for signal <write>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  93 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   2 Comparator(s).
Unit <delay_module> synthesized.


Synthesizing Unit <hud_digits>.
    Related source file is "hud_digits.v".
    Found 11-bit register for signal <address_out>.
    Found 11-bit 16-to-1 multiplexer for signal <address_out$mux0000> created at line 103.
    Found 4-bit register for signal <num_sel_out>.
    Found 4-bit 16-to-1 multiplexer for signal <num_sel_out$mux0000> created at line 103.
    Found 56-bit register for signal <number>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <hud_digits> synthesized.


Synthesizing Unit <compression>.
    Related source file is "compression.v".
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <computed_db> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <modified_sample>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <start_compression>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <compression> synthesized.


Synthesizing Unit <hud_display>.
    Related source file is "hud_display.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <hud_display> synthesized.


Synthesizing Unit <audio_FSM>.
    Related source file is "audio_FSM.v".
WARNING:Xst:647 - Input <distortion_amount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <chorus_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <distortion_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <sample_ready> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <hard_limiter_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <start_effects_modules>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <audio_FSM> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:1780 - Signal <volume_or_selection> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <to_ac97_data<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <song_name> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sample_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quotient<17:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <max_amp_thousands> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <max_amp_hundreds> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <from_ac97_data<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <effects> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <effect_values> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <border> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <b>.
    Found 4-bit register for signal <blob>.
    Found 10x8-bit multiplier for signal <dividend>.
    Found 10-bit comparator greater for signal <divisor$cmp_gt0000> created at line 597.
    Found 24-bit register for signal <fft_pixel>.
    Found 10-bit comparator lessequal for signal <fft_pixel$cmp_le0000> created at line 621.
    Found 8-bit register for signal <green_grad_color>.
    Found 8-bit adder for signal <green_grad_color$sub0000> created at line 614.
    Found 1-bit register for signal <hs>.
    Found 4-bit register for signal <num>.
    Found 1-bit register for signal <old_b1>.
    Found 1-bit register for signal <old_b2>.
    Found 1-bit register for signal <pblank>.
    Found 1-bit register for signal <phsync>.
    Found 1-bit register for signal <pvsync>.
    Found 24-bit register for signal <rgb>.
    Found 5-bit updown counter for signal <volume>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <write>.
    Found 4-bit up counter for signal <write_dig>.
    Found 1-bit register for signal <xblank>.
    Found 1-bit register for signal <xhsync>.
    Found 10-bit register for signal <xvcount>.
    Found 1-bit register for signal <xvsync>.
    Found 1-bit register for signal <yblank>.
    Found 1-bit register for signal <yhsync>.
    Found 10-bit register for signal <yvcount>.
    Found 10-bit adder for signal <yvcount$sub0000> created at line 608.
    Found 1-bit register for signal <yvsync>.
    Summary:
	inferred   2 Counter(s).
	inferred  99 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8192x12-bit single-port RAM                           : 1
# ROMs                                                 : 8
 16x1-bit ROM                                          : 1
 16x19-bit ROM                                         : 1
 16x40-bit ROM                                         : 1
 16x9-bit ROM                                          : 4
 32x13-bit ROM                                         : 1
# Multipliers                                          : 26
 10x8-bit multiplier                                   : 1
 11x11-bit multiplier                                  : 1
 11x2-bit multiplier                                   : 1
 11x7-bit multiplier                                   : 14
 11x9-bit multiplier                                   : 2
 12x4-bit multiplier                                   : 1
 13x12-bit multiplier                                  : 1
 14x14-bit multiplier                                  : 3
 5x9-bit multiplier                                    : 1
 9x10-bit multiplier                                   : 1
# Adders/Subtractors                                   : 159
 10-bit adder                                          : 1
 10-bit adder carry out                                : 14
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit adder                                          : 16
 11-bit adder carry out                                : 14
 11-bit subtractor                                     : 29
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 13-bit subtractor                                     : 3
 17-bit adder                                          : 2
 19-bit adder                                          : 3
 2-bit adder                                           : 2
 2-bit subtractor                                      : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 45
 4-bit subtractor                                      : 3
 5-bit adder                                           : 3
 5-bit subtractor                                      : 3
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 2
# Counters                                             : 33
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 19-bit up counter                                     : 17
 2-bit up counter                                      : 2
 25-bit up counter                                     : 2
 3-bit updown counter                                  : 1
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 243
 1-bit register                                        : 129
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 11
 13-bit register                                       : 5
 14-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 19-bit register                                       : 17
 2-bit register                                        : 4
 20-bit register                                       : 6
 24-bit register                                       : 5
 25-bit register                                       : 1
 28-bit register                                       : 3
 3-bit register                                        : 4
 32-bit register                                       : 1
 36-bit register                                       : 6
 4-bit register                                        : 28
 40-bit register                                       : 1
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 10
# Latches                                              : 2
 10-bit latch                                          : 1
 13-bit latch                                          : 1
# Comparators                                          : 155
 10-bit comparator greatequal                          : 16
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 16
 11-bit comparator less                                : 16
 12-bit comparator less                                : 17
 13-bit comparator greater                             : 3
 14-bit comparator less                                : 2
 19-bit comparator greatequal                          : 2
 19-bit comparator less                                : 2
 25-bit comparator greatequal                          : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 32-bit comparator less                                : 4
 4-bit comparator greatequal                           : 44
 4-bit comparator greater                              : 4
 4-bit comparator less                                 : 1
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
 9-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 20-to-1 multiplexer                             : 3
 1-bit 40-to-1 multiplexer                             : 1
 11-bit 16-to-1 multiplexer                            : 1
 16-bit 8-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 9-bit shifter logical right                           : 1
# Tristates                                            : 2
 36-bit tristate buffer                                : 2
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <a1/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <gs_fsm/delay/delay_state> on signal <delay_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 011
 010   | 010
 100   | 110
 111   | 001
-------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading core <grad_div.ngc>.
Reading core <image_rom.ngc>.
Reading core <red_table.ngc>.
Reading core <green_table.ngc>.
Reading core <blue_table.ngc>.
Reading core <hud_img.ngc>.
Reading core <red_hud.ngc>.
Reading core <zero_img.ngc>.
Reading core <one_img.ngc>.
Reading core <two_img.ngc>.
Reading core <three_img.ngc>.
Reading core <four_img.ngc>.
Reading core <five_img.ngc>.
Reading core <six_img.ngc>.
Reading core <seven_img.ngc>.
Reading core <eight_img.ngc>.
Reading core <nine_img.ngc>.
Reading core <fft16384u.ngc>.
Loading core <grad_div> for timing and area information for instance <my_div>.
Loading core <image_rom> for timing and area information for instance <rom1>.
Loading core <red_table> for timing and area information for instance <rcm>.
Loading core <green_table> for timing and area information for instance <gcm>.
Loading core <blue_table> for timing and area information for instance <bcm>.
Loading core <hud_img> for timing and area information for instance <rom2>.
Loading core <red_hud> for timing and area information for instance <rcm>.
Loading core <zero_img> for timing and area information for instance <img_cero>.
Loading core <one_img> for timing and area information for instance <img_uno>.
Loading core <two_img> for timing and area information for instance <img_dos>.
Loading core <three_img> for timing and area information for instance <img_tres>.
Loading core <four_img> for timing and area information for instance <img_cuatro>.
Loading core <five_img> for timing and area information for instance <img_cinco>.
Loading core <six_img> for timing and area information for instance <img_seis>.
Loading core <seven_img> for timing and area information for instance <img_siete>.
Loading core <eight_img> for timing and area information for instance <img_ocho>.
Loading core <nine_img> for timing and area information for instance <img_nueve>.
Loading core <red_hud> for timing and area information for instance <digit_map>.
Loading core <fft16384u> for timing and area information for instance <fft>.
WARNING:Xst:2404 -  FFs/Latches <output_db<8:8>> (without init value) have a constant value of 0 in block <signed_binary_12bit_to_dB>.

Synthesizing (advanced) Unit <addresscalculator>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_song_max_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <addresscalculator> synthesized (advanced).

Synthesizing (advanced) Unit <compression_level_detector>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_other_part_of_output_mult0002 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_other_part_of_output_mult0003 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_part_of_output_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_other_part_of_output_mult0002 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_other_part_of_output_mult0003 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_part_of_output_mult0000 by adding 1 register level(s).
Unit <compression_level_detector> synthesized (advanced).

Synthesizing (advanced) Unit <delay_module>.
INFO:Xst - The RAM <store_delay_samples/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <store_delay_samples/dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 12-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <mem_in>        |          |
    |     doA            | connected to signal <mem_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_stored_and_scaled_sample_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_delayed_pointer_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_stored_and_scaled_sample_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_delayed_pointer_mult0001 by adding 1 register level(s).
Unit <delay_module> synthesized (advanced).

Synthesizing (advanced) Unit <digit_blob>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <digit_blob> synthesized (advanced).

Synthesizing (advanced) Unit <labkit>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_dividend by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_dividend by adding 1 register level(s).
Unit <labkit> synthesized (advanced).

Synthesizing (advanced) Unit <max_freq_amp>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_freq_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_freq_mult0001 by adding 1 register level(s).
Unit <max_freq_amp> synthesized (advanced).

Synthesizing (advanced) Unit <modified_display_16hex>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom__COND_10> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <modified_display_16hex> synthesized (advanced).

Synthesizing (advanced) Unit <picture_blob>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <picture_blob> synthesized (advanced).

Synthesizing (advanced) Unit <process_audio>.
	Found pipelined multiplier on signal <rere_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <imim_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <process_audio> synthesized (advanced).

Synthesizing (advanced) Unit <sqrt>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_answer_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_answer_mult0000 by adding 1 register level(s).
Unit <sqrt> synthesized (advanced).

Synthesizing (advanced) Unit <variable_gain>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_multiplication_factor_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_scaled_sample_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_scaled_sample_mult0000 by adding 1 register level(s).
Unit <variable_gain> synthesized (advanced).
WARNING:Xst:2677 - Node <current_song_choice_0> of sequential type is unconnected in block <memprocessor>.
WARNING:Xst:2677 - Node <current_song_choice_1> of sequential type is unconnected in block <memprocessor>.
WARNING:Xst:2677 - Node <current_song_choice_2> of sequential type is unconnected in block <memprocessor>.
WARNING:Xst:1426 - The value init of the FF/Latch l_left_v hinder the constant cleaning in the block ac97.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <command_5> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_7> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_13> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_14> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_16> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <command_0> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_8> 
INFO:Xst:2261 - The FF/Latch <command_4> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_12> 
INFO:Xst:2261 - The FF/Latch <command_2> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_10> 
INFO:Xst:2261 - The FF/Latch <command_1> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_9> 
WARNING:Xst:2677 - Node <combined_output_0> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_1> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_2> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_3> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_4> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_5> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_6> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_7> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_8> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <combined_output_9> of sequential type is unconnected in block <compression_level_detector>.
WARNING:Xst:2677 - Node <scaled_sample_0> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_1> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_2> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_3> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_4> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_5> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_6> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_7> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_20> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_21> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_22> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_23> of sequential type is unconnected in block <variable_gain>.
WARNING:Xst:2677 - Node <scaled_sample_24> of sequential type is unconnected in block <variable_gain>.
INFO:Xst:2261 - The FF/Latch <modified_input_gain_7> in Unit <variable_gain> is equivalent to the following FF/Latch, which will be removed : <modified_input_gain_8> 
WARNING:Xst:1710 - FF/Latch <pixel_0> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_1> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_2> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_3> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_4> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_5> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_6> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_7> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_12> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_13> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_14> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_15> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stored_and_scaled_sample_0> of sequential type is unconnected in block <delay_module>.
WARNING:Xst:2677 - Node <stored_and_scaled_sample_1> of sequential type is unconnected in block <delay_module>.
WARNING:Xst:2677 - Node <stored_and_scaled_sample_2> of sequential type is unconnected in block <delay_module>.
WARNING:Xst:1710 - FF/Latch <fft_pixel_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_4> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_5> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_6> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fft_pixel_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <blob_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fft_pixel_16> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <fft_pixel_17> <fft_pixel_18> <fft_pixel_19> <fft_pixel_20> <fft_pixel_21> <fft_pixel_22> <fft_pixel_23> 
WARNING:Xst:1710 - FF/Latch <number_13_0> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_13_1> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_13_2> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_13_3> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_12> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_17> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <absolute_value_input_0> (without init value) has a constant value of 0 in block <num_to_db>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_8_0> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_8_1> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_8_2> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_8_3> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_9_0> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_9_1> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_9_2> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_9_3> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_10_0> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_10_1> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_10_2> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_10_3> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_11_0> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_11_1> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_11_2> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_11_3> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_12_0> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_12_1> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_12_2> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_12_3> (without init value) has a constant value of 0 in block <ma_digs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <song_name_0> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <song_name_1> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <song_name_2> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <song_name_3> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_0> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_1> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_2> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_3> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_4> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_5> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_6> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_7> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_8> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_9> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_10> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_11> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_12> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_13> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_14> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_15> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effect_values_16> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_0> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_1> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_2> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_3> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_4> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_5> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <effects_6> of sequential type is unconnected in block <central_fsm>.
WARNING:Xst:2677 - Node <right_in_data_0> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_1> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_2> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_3> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_4> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_5> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_6> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_7> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_8> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_9> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_10> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_11> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_12> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_13> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_14> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_15> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_16> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_17> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_18> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_19> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <done> of sequential type is unconnected in block <delay>.
WARNING:Xst:2677 - Node <output_gain_0> of sequential type is unconnected in block <level_detector>.
WARNING:Xst:2677 - Node <done> of sequential type is unconnected in block <hard_limiter>.
WARNING:Xst:2677 - Node <done> of sequential type is unconnected in block <num_to_db>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <gen_modules[1].d>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <gen_modules[5].d>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8192x12-bit single-port block RAM                     : 1
# ROMs                                                 : 8
 16x1-bit ROM                                          : 1
 16x19-bit ROM                                         : 1
 16x40-bit ROM                                         : 1
 16x9-bit ROM                                          : 4
 32x13-bit ROM                                         : 1
# Multipliers                                          : 26
 10x8-bit multiplier                                   : 1
 11x11-bit multiplier                                  : 1
 11x2-bit multiplier                                   : 1
 11x7-bit multiplier                                   : 14
 11x9-bit multiplier                                   : 2
 12x4-bit multiplier                                   : 1
 13x12-bit multiplier                                  : 1
 14x14-bit multiplier                                  : 1
 14x14-bit registered multiplier                       : 2
 5x9-bit multiplier                                    : 1
 9x10-bit multiplier                                   : 1
# Adders/Subtractors                                   : 159
 10-bit adder                                          : 1
 10-bit adder carry out                                : 14
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit adder                                          : 16
 11-bit adder carry out                                : 14
 11-bit subtractor                                     : 29
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 13-bit subtractor                                     : 3
 17-bit adder                                          : 2
 19-bit adder                                          : 3
 2-bit adder                                           : 2
 2-bit subtractor                                      : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 4-bit adder                                           : 43
 4-bit subtractor                                      : 3
 5-bit adder                                           : 6
 5-bit subtractor                                      : 3
 8-bit adder                                           : 1
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 2
# Counters                                             : 33
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 19-bit up counter                                     : 17
 2-bit up counter                                      : 2
 25-bit up counter                                     : 2
 3-bit updown counter                                  : 1
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 1491
 Flip-Flops                                            : 1491
# Latches                                              : 2
 10-bit latch                                          : 1
 13-bit latch                                          : 1
# Comparators                                          : 155
 10-bit comparator greatequal                          : 16
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 16
 11-bit comparator less                                : 16
 12-bit comparator less                                : 17
 13-bit comparator greater                             : 3
 14-bit comparator less                                : 2
 19-bit comparator greatequal                          : 2
 19-bit comparator less                                : 2
 25-bit comparator greatequal                          : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 32-bit comparator less                                : 4
 4-bit comparator greatequal                           : 44
 4-bit comparator greater                              : 4
 4-bit comparator less                                 : 1
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
 9-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 20-to-1 multiplexer                             : 3
 1-bit 40-to-1 multiplexer                             : 1
 11-bit 16-to-1 multiplexer                            : 1
 16-bit 8-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 9-bit shifter logical right                           : 1
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_10> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_10> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_11> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_11> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_12> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_12> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_13> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_13> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_14> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_14> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_20> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_20> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_15> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_15> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_21> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_21> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_16> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_16> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_22> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_22> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_17> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_17> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_23> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_23> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_18> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_18> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_24> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_24> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_19> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_19> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_30> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_30> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_25> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_25> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_31> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_31> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_26> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_26> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_32> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_32> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_27> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_27> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_33> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_33> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_28> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_28> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_34> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_34> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_29> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_29> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_35> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_35> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_0> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_1> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_2> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_3> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_3> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_4> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_5> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_6> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_7> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_7> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_8> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old1_9> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old1_9> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_34> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_34> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_29> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_29> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_35> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_35> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_0> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_1> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_2> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_3> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_3> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_4> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_5> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_6> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_7> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_7> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_10> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_10> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_8> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_11> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_11> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_9> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_9> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_12> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_12> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_13> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_13> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_14> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_14> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_20> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_20> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_15> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_15> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_21> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_21> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_16> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_16> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_22> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_22> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_17> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_17> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_23> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_23> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_18> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_18> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_24> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_24> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_19> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_19> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_30> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_30> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_25> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_25> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_31> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_31> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_26> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_26> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_32> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_32> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_27> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_27> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_33> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_33> 
INFO:Xst:2261 - The FF/Latch <zbt1/write_data_old2_28> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <zbt0/write_data_old2_28> 
INFO:Xst:2261 - The FF/Latch <l_right_data_0> in Unit <ac97> is equivalent to the following 7 FFs/Latches, which will be removed : <l_right_data_1> <l_right_data_2> <l_right_data_3> <l_right_data_4> <l_right_data_5> <l_right_data_6> <l_right_data_7> 
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ma1/max_freq_12> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <threshold_amount_0> (without init value) has a constant value of 0 in block <compression_gain_computer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <threshold_amount_8> (without init value) has a constant value of 0 in block <compression_gain_computer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blink_fo_data_7> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blink_fo_data_9> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blink_fo_data_11> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blink_fo_data_12> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blink_fo_data_13> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blink_fo_data_14> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blink_fo_data_15> (without init value) has a constant value of 0 in block <param_select>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dots_7> in Unit <modified_display_16hex> is equivalent to the following 4 FFs/Latches, which will be removed : <dots_15> <dots_23> <dots_31> <dots_39> 
INFO:Xst:2261 - The FF/Latch <blink_fo_data_0> in Unit <param_select> is equivalent to the following FF/Latch, which will be removed : <blink_fo_data_1> 
INFO:Xst:2261 - The FF/Latch <blink_fo_data_2> in Unit <param_select> is equivalent to the following FF/Latch, which will be removed : <blink_fo_data_3> 
INFO:Xst:2261 - The FF/Latch <song_max_0> in Unit <addresscalculator> is equivalent to the following 6 FFs/Latches, which will be removed : <song_max_1> <song_max_2> <song_max_3> <song_max_4> <song_max_5> <song_max_6> 
INFO:Xst:2261 - The FF/Latch <song_max_9> in Unit <addresscalculator> is equivalent to the following FF/Latch, which will be removed : <song_max_12> 
INFO:Xst:2261 - The FF/Latch <threshold_amount_2> in Unit <compression_gain_computer> is equivalent to the following FF/Latch, which will be removed : <threshold_amount_5> 
INFO:Xst:2261 - The FF/Latch <threshold_amount_3> in Unit <compression_gain_computer> is equivalent to the following FF/Latch, which will be removed : <threshold_amount_6> 

Optimizing unit <labkit> ...

Optimizing unit <centralFSM> ...
INFO:Xst:2261 - The FF/Latch <song_choice_0> in Unit <centralFSM> is equivalent to the following FF/Latch, which will be removed : <song_name_0> 

Optimizing unit <modified_display_16hex> ...
INFO:Xst:2261 - The FF/Latch <dots_17> in Unit <modified_display_16hex> is equivalent to the following FF/Latch, which will be removed : <dots_20> 
INFO:Xst:2261 - The FF/Latch <dots_9> in Unit <modified_display_16hex> is equivalent to the following FF/Latch, which will be removed : <dots_12> 

Optimizing unit <param_select> ...

Optimizing unit <addresscalculator> ...

Optimizing unit <memprocessor> ...

Optimizing unit <xvga> ...

Optimizing unit <bcd> ...

Optimizing unit <sprite_img_selector> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...

Optimizing unit <limiter_module> ...

Optimizing unit <compression_gain_computer> ...

Optimizing unit <compression_level_detector> ...

Optimizing unit <variable_gain> ...

Optimizing unit <sqrt> ...

Optimizing unit <digit_selector> ...

Optimizing unit <modifiedlab5audio> ...

Optimizing unit <process_audio> ...

Optimizing unit <signed_binary_12bit_to_dB> ...

Optimizing unit <delay_module> ...

Optimizing unit <hud_digits> ...

Optimizing unit <compression> ...

Optimizing unit <hud_display> ...
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_13_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_13_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_13_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_13_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_12_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_12_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_12_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_12_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_11_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_11_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_11_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_11_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_10_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_10_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_10_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_10_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_9_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_9_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_9_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_9_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_8_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_8_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_8_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hd/ma_digs/number_8_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_to_db/absolute_value_input_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <gen_modules[5].d/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[5].d/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gen_modules[1].d/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effects_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/effect_values_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/song_name_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/song_name_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <central_fsm/song_name_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gs_fsm/hard_limiter/done> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <num_to_db/done> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gs_fsm/delay/done> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <gs_fsm/compress/level_detector/output_gain_0> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_12> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_13> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_14> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_16> 
INFO:Xst:2261 - The FF/Latch <addr_calc/record_state> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <mem_pros/record_state> 
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 21.
INFO:Xst:2260 - The FF/Latch <blk00000df7> in Unit <a1/fft> is equivalent to the following 2 FFs/Latches : <blk000018b7> <blk00002354> 
INFO:Xst:2260 - The FF/Latch <blk00000710> in Unit <a1/fft> is equivalent to the following FF/Latch : <blk00000742> 
INFO:Xst:2260 - The FF/Latch <blk0000070f> in Unit <a1/fft> is equivalent to the following FF/Latch : <blk00000741> 
INFO:Xst:2260 - The FF/Latch <blk00000df7> in Unit <a1/fft> is equivalent to the following 2 FFs/Latches : <blk000018b7> <blk00002354> 
INFO:Xst:2260 - The FF/Latch <blk00000710> in Unit <a1/fft> is equivalent to the following FF/Latch : <blk00000742> 
INFO:Xst:2260 - The FF/Latch <blk0000070f> in Unit <a1/fft> is equivalent to the following FF/Latch : <blk00000741> 

Final Macro Processing ...

Processing Unit <labkit> :
	Found 2-bit shift register for signal <xblank>.
	Found 4-bit shift register for signal <hs>.
	Found 4-bit shift register for signal <vs>.
	Found 2-bit shift register for signal <b>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_35>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_34>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_33>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_32>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_31>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_30>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_29>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_28>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_27>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_26>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_25>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_24>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_23>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_22>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_21>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_20>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_19>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_18>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_17>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_16>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_15>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_14>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_13>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_12>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_11>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_10>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_9>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_8>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_7>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_6>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_5>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_4>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_3>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_2>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_1>.
	Found 2-bit shift register for signal <zbt1/write_data_old2_0>.
	Found 2-bit shift register for signal <zbt1/we_delay_1>.
	Found 2-bit shift register for signal <zbt0/we_delay_1>.
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
	Found 8-bit shift register for signal <a/ac97/left_in_data_8>.
	Found 2-bit shift register for signal <a/ready_sync_1>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1586
 Flip-Flops                                            : 1586
# Shift Registers                                      : 48
 2-bit shift register                                  : 41
 4-bit shift register                                  : 2
 7-bit shift register                                  : 4
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 18998
#      BUF                         : 634
#      GND                         : 34
#      INV                         : 197
#      LUT1                        : 435
#      LUT2                        : 671
#      LUT2_D                      : 2
#      LUT3                        : 1036
#      LUT3_D                      : 24
#      LUT3_L                      : 28
#      LUT4                        : 6691
#      LUT4_D                      : 37
#      LUT4_L                      : 23
#      MULT_AND                    : 851
#      MUXCY                       : 3739
#      MUXF5                       : 892
#      MUXF6                       : 176
#      MUXF7                       : 71
#      MUXF8                       : 27
#      VCC                         : 34
#      XORCY                       : 3396
# FlipFlops/Latches                : 10468
#      FD                          : 822
#      FDCE                        : 1055
#      FDE                         : 7203
#      FDE_1                       : 13
#      FDR                         : 165
#      FDRE                        : 931
#      FDRS                        : 16
#      FDRSE                       : 8
#      FDS                         : 133
#      FDSE                        : 100
#      LDCPE                       : 22
# RAMS                             : 187
#      RAM32X1D                    : 44
#      RAM64X1D                    : 42
#      RAMB16_S18_S18              : 5
#      RAMB16_S1_S1                : 40
#      RAMB16_S2                   : 6
#      RAMB16_S2_S2                : 8
#      RAMB16_S36_S36              : 8
#      RAMB16_S4_S4                : 12
#      RAMB16_S9_S9                : 22
# Shift Registers                  : 1375
#      SRL16                       : 6
#      SRL16E                      : 1368
#      SRL16E_1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 329
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 72
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 55
#      MULT18X18                   : 23
#      MULT18X18S                  : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                     7285  out of  33792    21%  
 Number of Slice Flip Flops:          10468  out of  67584    15%  
 Number of 4 input LUTs:              11031  out of  67584    16%  
    Number used as logic:              9144
    Number used as Shift registers:    1375
    Number used as RAMs:                512
 Number of IOs:                         576
 Number of bonded IOBs:                 330  out of    684    48%  
 Number of BRAMs:                       101  out of    144    70%  
 Number of MULT18X18s:                   55  out of    144    38%  
 Number of GCLKs:                         5  out of     16    31%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)                                                                                               | Load  |
-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
clock_27mhz                                                                    | vclk1:CLKFX                                                                                                         | 1054  |
clock_27mhz                                                                    | IBUFG+BUFG                                                                                                          | 10865 |
ma1/Mcompar_max_freq_cmp_gt0000_cy<9>1(ma1/Mcompar_max_freq_cmp_gt0000_cy<9>:O)| BUFG(*)(ma1/max_freq_11)                                                                                            | 22    |
disp/clock1                                                                    | BUFG                                                                                                                | 43    |
ac97_bit_clock                                                                 | BUFGP                                                                                                               | 73    |
hd/ma_digs/the_dig/img_nueve/BU2/dbiterr                                       | NONE(hd/ma_digs/the_dig/img_nueve/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram) | 1     |
hd/ma_digs/the_dig/img_ocho/BU2/dbiterr                                        | NONE(hd/ma_digs/the_dig/img_ocho/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
hd/ma_digs/the_dig/img_siete/BU2/dbiterr                                       | NONE(hd/ma_digs/the_dig/img_siete/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram) | 1     |
hd/ma_digs/the_dig/img_seis/BU2/dbiterr                                        | NONE(hd/ma_digs/the_dig/img_seis/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
hd/ma_digs/the_dig/img_cinco/BU2/dbiterr                                       | NONE(hd/ma_digs/the_dig/img_cinco/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram) | 1     |
hd/ma_digs/the_dig/img_cuatro/BU2/dbiterr                                      | NONE(hd/ma_digs/the_dig/img_cuatro/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)| 1     |
hd/ma_digs/the_dig/img_tres/BU2/dbiterr                                        | NONE(hd/ma_digs/the_dig/img_tres/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
hd/ma_digs/the_dig/img_dos/BU2/dbiterr                                         | NONE(hd/ma_digs/the_dig/img_dos/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)   | 1     |
hd/ma_digs/the_dig/img_uno/BU2/dbiterr                                         | NONE(hd/ma_digs/the_dig/img_uno/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)   | 1     |
hd/ma_digs/the_dig/img_cero/BU2/dbiterr                                        | NONE(hd/ma_digs/the_dig/img_cero/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
hd/thehud/rom2/BU2/dbiterr                                                     | NONE(hd/thehud/rom2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v2_init.ram/dpram.dp1x1.ram)              | 15    |
hd/myblob/rom1/BU2/dbiterr                                                     | NONE(hd/myblob/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[28].ram.r/v2_init.ram/dpram.dp1x1.ram)              | 29    |
-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------+-----------------------------+-------+
Control Signal                                       | Buffer(FF name)             | Load  |
-----------------------------------------------------+-----------------------------+-------+
a1/fft/sig00000001(a1/fft/blk00000002:G)             | NONE(a1/fft/blk00000f9c)    | 1077  |
a1/fft/ce_11(a1/fft/ce_11:O)                         | NONE(a1/fft/blk000035de)    | 6     |
a1/fft/ce_17(a1/fft/ce_17:O)                         | NONE(a1/fft/blk00004e28)    | 6     |
a1/fft/ce_8(a1/fft/ce_8:O)                           | NONE(a1/fft/blk000025c8)    | 6     |
a1/fft/ce_14(a1/fft/ce_14:O)                         | NONE(a1/fft/blk000041aa)    | 5     |
a/ac97/Mmux__varindex0000_9(XST_GND:G)               | NONE(a1/Mmult_rere_mult0000)| 3     |
a1/fft/ce_3(a1/fft/ce_3:O)                           | NONE(a1/fft/blk00000f9c)    | 3     |
a1/fft/ce_6(a1/fft/ce_6:O)                           | NONE(a1/fft/blk00001a4d)    | 2     |
a1/haddr_not0001(a1/haddr_not00011:O)                | NONE(a1/Mmult_rere_mult0000)| 2     |
a1/fft/ce_15(a1/fft/ce_15:O)                         | NONE(a1/fft/blk00004343)    | 1     |
a1/fft/ce_5(a1/fft/ce_5:O)                           | NONE(a1/fft/blk00001a09)    | 1     |
ma1/max_amp_0__and0000(ma1/max_amp_0__and00001:O)    | NONE(ma1/max_amp_0)         | 1     |
ma1/max_amp_0__and0001(ma1/max_amp_0__and00011:O)    | NONE(ma1/max_amp_0)         | 1     |
ma1/max_amp_1__and0000(ma1/max_amp_1__and00001:O)    | NONE(ma1/max_amp_1)         | 1     |
ma1/max_amp_1__and0001(ma1/max_amp_1__and00011:O)    | NONE(ma1/max_amp_1)         | 1     |
ma1/max_amp_2__and0000(ma1/max_amp_2__and00001:O)    | NONE(ma1/max_amp_2)         | 1     |
ma1/max_amp_2__and0001(ma1/max_amp_2__and00011:O)    | NONE(ma1/max_amp_2)         | 1     |
ma1/max_amp_3__and0000(ma1/max_amp_3__and00001:O)    | NONE(ma1/max_amp_3)         | 1     |
ma1/max_amp_3__and0001(ma1/max_amp_3__and00011:O)    | NONE(ma1/max_amp_3)         | 1     |
ma1/max_amp_4__and0000(ma1/max_amp_4__and00001:O)    | NONE(ma1/max_amp_4)         | 1     |
ma1/max_amp_4__and0001(ma1/max_amp_4__and00011:O)    | NONE(ma1/max_amp_4)         | 1     |
ma1/max_amp_5__and0000(ma1/max_amp_5__and00001:O)    | NONE(ma1/max_amp_5)         | 1     |
ma1/max_amp_5__and0001(ma1/max_amp_5__and00011:O)    | NONE(ma1/max_amp_5)         | 1     |
ma1/max_amp_6__and0000(ma1/max_amp_6__and00001:O)    | NONE(ma1/max_amp_6)         | 1     |
ma1/max_amp_6__and0001(ma1/max_amp_6__and00011:O)    | NONE(ma1/max_amp_6)         | 1     |
ma1/max_amp_7__and0000(ma1/max_amp_7__and00001:O)    | NONE(ma1/max_amp_7)         | 1     |
ma1/max_amp_7__and0001(ma1/max_amp_7__and00011:O)    | NONE(ma1/max_amp_7)         | 1     |
ma1/max_amp_8__and0000(ma1/max_amp_8__and00001:O)    | NONE(ma1/max_amp_8)         | 1     |
ma1/max_amp_8__and0001(ma1/max_amp_8__and00011:O)    | NONE(ma1/max_amp_8)         | 1     |
ma1/max_amp_9__and0000(ma1/max_amp_9__and00001:O)    | NONE(ma1/max_amp_9)         | 1     |
ma1/max_amp_9__and0001(ma1/max_amp_9__and00011:O)    | NONE(ma1/max_amp_9)         | 1     |
ma1/max_freq_0__and0000(ma1/max_freq_0__and00001:O)  | NONE(ma1/max_freq_0)        | 1     |
ma1/max_freq_10__and0000(ma1/max_freq_10__and00001:O)| NONE(ma1/max_freq_10)       | 1     |
ma1/max_freq_10__and0001(ma1/max_freq_10__and00011:O)| NONE(ma1/max_freq_10)       | 1     |
ma1/max_freq_11__and0000(ma1/max_freq_11__and00001:O)| NONE(ma1/max_freq_11)       | 1     |
ma1/max_freq_11__and0001(ma1/max_freq_11__and00011:O)| NONE(ma1/max_freq_11)       | 1     |
ma1/max_freq_1__and0000(ma1/max_freq_1__and00001:O)  | NONE(ma1/max_freq_1)        | 1     |
ma1/max_freq_1__and0001(ma1/max_freq_1__and00011:O)  | NONE(ma1/max_freq_1)        | 1     |
ma1/max_freq_2__and0000(ma1/max_freq_2__and00001:O)  | NONE(ma1/max_freq_2)        | 1     |
ma1/max_freq_2__and0001(ma1/max_freq_2__and00011:O)  | NONE(ma1/max_freq_2)        | 1     |
ma1/max_freq_3__and0000(ma1/max_freq_3__and00001:O)  | NONE(ma1/max_freq_3)        | 1     |
ma1/max_freq_3__and0001(ma1/max_freq_3__and00011:O)  | NONE(ma1/max_freq_3)        | 1     |
ma1/max_freq_4__and0000(ma1/max_freq_4__and00001:O)  | NONE(ma1/max_freq_4)        | 1     |
ma1/max_freq_4__and0001(ma1/max_freq_4__and00011:O)  | NONE(ma1/max_freq_4)        | 1     |
ma1/max_freq_5__and0000(ma1/max_freq_5__and00001:O)  | NONE(ma1/max_freq_5)        | 1     |
ma1/max_freq_5__and0001(ma1/max_freq_5__and00011:O)  | NONE(ma1/max_freq_5)        | 1     |
ma1/max_freq_6__and0000(ma1/max_freq_6__and00001:O)  | NONE(ma1/max_freq_6)        | 1     |
ma1/max_freq_6__and0001(ma1/max_freq_6__and00011:O)  | NONE(ma1/max_freq_6)        | 1     |
ma1/max_freq_7__and0000(ma1/max_freq_7__and00001:O)  | NONE(ma1/max_freq_7)        | 1     |
ma1/max_freq_7__and0001(ma1/max_freq_7__and00011:O)  | NONE(ma1/max_freq_7)        | 1     |
ma1/max_freq_8__and0000(ma1/max_freq_8__and00001:O)  | NONE(ma1/max_freq_8)        | 1     |
ma1/max_freq_8__and0001(ma1/max_freq_8__and00011:O)  | NONE(ma1/max_freq_8)        | 1     |
ma1/max_freq_9__and0000(ma1/max_freq_9__and00001:O)  | NONE(ma1/max_freq_9)        | 1     |
ma1/max_freq_9__and0001(ma1/max_freq_9__and00011:O)  | NONE(ma1/max_freq_9)        | 1     |
-----------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 71.182ns (Maximum Frequency: 14.049MHz)
   Minimum input arrival time before clock: 3.372ns
   Maximum output required time after clock: 6.914ns
   Maximum combinational path delay: 7.617ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 71.182ns (frequency: 14.049MHz)
  Total number of paths / destination ports: 490549 / 27145
-------------------------------------------------------------------------
Delay:               11.864ns (Levels of Logic = 5)
  Source:            reset_sr (FF)
  Destination:       a1/fft/blk0000011b/blk0000011e (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising

  Data Path: reset_sr to a1/fft/blk0000011b/blk0000011e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         79   2.901   1.243  reset_sr (power_on_reset)
     LUT4:I2->O          479   0.439   2.246  a1/_or00001 (a1/_or0000)
     begin scope: 'a1/fft'
     BUF:I->O            479   0.439   2.286  ce_1 (ce_1)
     begin scope: 'blk0000011b'
     LUT4:I3->O            1   0.439   0.000  blk00000144 (sig00005721)
     MUXCY:S->O            1   1.501   0.000  blk00000145 (sig000056fa)
     FDRE:D                    0.370          blk0000011e
    ----------------------------------------
    Total                     11.864ns (6.089ns logic, 5.775ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 11.817ns (frequency: 84.626MHz)
  Total number of paths / destination ports: 1252 / 75
-------------------------------------------------------------------------
Delay:               11.817ns (Levels of Logic = 8)
  Source:            disp/dot_index_0 (FF)
  Destination:       disp/dot_index_9 (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/dot_index_0 to disp/dot_index_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            20   0.568   1.326  disp/dot_index_0 (disp/dot_index_0)
     LUT3:I0->O            4   0.439   0.781  disp/dot_index_mux0000<6>21 (disp/N26)
     LUT3:I2->O            5   0.439   0.804  disp/dot_index_mux0000<4>52 (disp/N29)
     LUT3:I2->O            1   0.439   0.557  disp/state_cmp_eq0001_SW0 (N198)
     LUT4:I3->O           17   0.439   1.220  disp/state_cmp_eq0001 (disp/state_cmp_eq0001)
     LUT2:I1->O            3   0.439   0.759  disp/dot_index_mux0000<4>61 (disp/N44)
     LUT4:I2->O            3   0.439   1.010  disp/dot_index_mux0000<0>61 (disp/N32)
     LUT2:I0->O            2   0.439   0.910  disp/dot_index_mux0000<2>41 (disp/N103)
     LUT4:I1->O            1   0.439   0.000  disp/dot_index_mux0000<0>102 (disp/dot_index_mux0000<0>102)
     FDRS:D                    0.370          disp/dot_index_9
    ----------------------------------------
    Total                     11.817ns (4.450ns logic, 7.367ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bit_clock'
  Clock period: 12.407ns (frequency: 80.600MHz)
  Total number of paths / destination ports: 1740 / 109
-------------------------------------------------------------------------
Delay:               6.203ns (Levels of Logic = 3)
  Source:            a/ac97/bit_count_6 (FF)
  Destination:       a/ac97/Mshreg_left_in_data_8 (FF)
  Source Clock:      ac97_bit_clock rising
  Destination Clock: ac97_bit_clock falling

  Data Path: a/ac97/bit_count_6 to a/ac97/Mshreg_left_in_data_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.568   1.274  a/ac97/bit_count_6 (a/ac97/bit_count_6)
     LUT3:I0->O            3   0.439   0.724  a/ac97/l_left_data_not0001132 (a/ac97/N18)
     MUXF5:S->O            1   0.699   0.558  a/ac97/left_in_data_and000013_f5 (a/ac97/left_in_data_and000013)
     LUT4:I3->O           14   0.439   0.978  a/ac97/left_in_data_and000048 (a/ac97/left_in_data_and0000)
     SRL16E_1:CE               0.525          a/ac97/Mshreg_left_in_data_8
    ----------------------------------------
    Total                      6.203ns (2.670ns logic, 3.534ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 417 / 381
-------------------------------------------------------------------------
Offset:              3.372ns (Levels of Logic = 2)
  Source:            switch<7> (PAD)
  Destination:       gen_modules[7].d/count_0 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: switch<7> to gen_modules[7].d/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.787  switch_7_IBUF (switch_7_IBUF)
     LUT4:I3->O           20   0.439   1.041  gen_modules[7].d/count_or00001 (gen_modules[7].d/count_or0000)
     FDRE:R                    0.280          gen_modules[7].d/count_0
    ----------------------------------------
    Total                      3.372ns (1.544ns logic, 1.828ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            ac97_sdata_in (PAD)
  Destination:       a/ac97/left_in_data_0 (FF)
  Destination Clock: ac97_bit_clock falling

  Data Path: ac97_sdata_in to a/ac97/left_in_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  ac97_sdata_in_IBUF (ac97_sdata_in_IBUF)
     FDE_1:D                   0.370          a/ac97/left_in_data_0
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 219 / 147
-------------------------------------------------------------------------
Offset:              6.914ns (Levels of Logic = 2)
  Source:            zbt0/we_delay_1 (FF)
  Destination:       ram0_data<35> (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: zbt0/we_delay_1 to ram0_data<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.568   0.517  zbt0/we_delay_1 (zbt0/we_delay_1)
     INV:I->O             36   0.439   1.098  zbt0/we_delay<1>_inv1_INV_0 (zbt0/we_delay<1>_inv)
     IOBUF:T->IO               4.292          ram0_data_35_IOBUF (ram0_data<35>)
    ----------------------------------------
    Total                      6.914ns (5.299ns logic, 1.615ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            a/ac97/ac97_synch (FF)
  Destination:       ac97_synch (PAD)
  Source Clock:      ac97_bit_clock rising

  Data Path: a/ac97/ac97_synch to ac97_synch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.568   0.701  a/ac97/ac97_synch (a/ac97/ac97_synch)
     OBUF:I->O                 4.361          ac97_synch_OBUF (ac97_synch)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.617ns (Levels of Logic = 3)
  Source:            clock_27mhz (PAD)
  Destination:       ram0_clk (PAD)

  Data Path: clock_27mhz to ram0_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            2   1.414   0.701  clock_27mhz_IBUFG (clock_27mhz_IBUFG1)
     INV:I->O              2   0.439   0.701  ram1_clk1_INV_0 (ram1_clk_OBUF)
     OBUF:I->O                 4.361          ram0_clk_OBUF (ram0_clk)
    ----------------------------------------
    Total                      7.617ns (6.214ns logic, 1.403ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================


Total REAL time to Xst completion: 404.00 secs
Total CPU time to Xst completion: 402.24 secs
 
--> 


Total memory usage is 944340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  628 (   0 filtered)
Number of infos    :  180 (   0 filtered)

