Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 18 17:46:59 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 226 register/latch pins with no clock driven by root clock pin: bili_cntl (HIGH)

 There are 347 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 363 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: zoom_x2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.629        0.000                      0                  498        0.159        0.000                      0                  498        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_vga_design_1_clk_wiz_0_0     {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_vga_design_1_clk_wiz_0_0          32.629        0.000                      0                  498        0.159        0.000                      0                  498       19.500        0.000                       0                   190  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.629ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.826ns (41.769%)  route 3.940ns (58.231%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 41.606 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.722     8.530    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.603    41.606    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                         clock pessimism              0.079    41.685    
                         clock uncertainty           -0.098    41.588    
    SLICE_X83Y87         FDRE (Setup_fdre_C_R)       -0.429    41.159    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         41.159    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                 32.629    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.826ns (40.583%)  route 4.137ns (59.417%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 41.606 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.847     7.450    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.574 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.153     8.727    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X83Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.603    41.606    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                         clock pessimism              0.079    41.685    
                         clock uncertainty           -0.098    41.588    
    SLICE_X83Y87         FDRE (Setup_fdre_C_CE)      -0.205    41.383    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.726ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.826ns (42.321%)  route 3.852ns (57.679%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.634     8.441    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X81Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.595    41.598    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X81Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/C
                         clock pessimism              0.096    41.694    
                         clock uncertainty           -0.098    41.597    
    SLICE_X81Y86         FDRE (Setup_fdre_C_R)       -0.429    41.168    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 32.726    

Slack (MET) :             32.726ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.826ns (42.321%)  route 3.852ns (57.679%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.634     8.441    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X81Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.595    41.598    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X81Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]/C
                         clock pessimism              0.096    41.694    
                         clock uncertainty           -0.098    41.597    
    SLICE_X81Y86         FDRE (Setup_fdre_C_R)       -0.429    41.168    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 32.726    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.826ns (42.641%)  route 3.801ns (57.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.584     8.391    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    41.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.079    41.684    
                         clock uncertainty           -0.098    41.587    
    SLICE_X83Y86         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.826ns (42.641%)  route 3.801ns (57.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.584     8.391    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    41.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.079    41.684    
                         clock uncertainty           -0.098    41.587    
    SLICE_X83Y86         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.826ns (42.641%)  route 3.801ns (57.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.584     8.391    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    41.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]/C
                         clock pessimism              0.079    41.684    
                         clock uncertainty           -0.098    41.587    
    SLICE_X83Y86         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.826ns (42.641%)  route 3.801ns (57.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.584     8.391    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    41.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/C
                         clock pessimism              0.079    41.684    
                         clock uncertainty           -0.098    41.587    
    SLICE_X83Y86         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.826ns (42.641%)  route 3.801ns (57.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.584     8.391    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    41.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
                         clock pessimism              0.079    41.684    
                         clock uncertainty           -0.098    41.587    
    SLICE_X83Y86         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.826ns (42.641%)  route 3.801ns (57.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.762     1.764    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.218 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.250     5.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.592 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.887     6.479    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.603 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.080     7.683    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X81Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.584     8.391    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    41.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/C
                         clock pessimism              0.079    41.684    
                         clock uncertainty           -0.098    41.587    
    SLICE_X83Y86         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.596     0.598    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.114     0.853    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.048     0.901 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.901    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[4]
    SLICE_X80Y84         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.866     0.868    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X80Y84         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
                         clock pessimism             -0.257     0.611    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.131     0.742    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/Q
                         net (fo=1, routed)           0.110     0.853    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[20]
    SLICE_X83Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872     0.874    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y87         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                         clock pessimism             -0.256     0.618    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.070     0.688    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.097     0.839    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[11]
    SLICE_X82Y86         LUT3 (Prop_lut3_I0_O)        0.045     0.884 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[12]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.871     0.873    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.091     0.706    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.596     0.598    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X80Y84         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     0.762 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/Q
                         net (fo=6, routed)           0.082     0.844    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[2]
    SLICE_X81Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.889 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.889    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[5]
    SLICE_X81Y84         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.866     0.868    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/C
                         clock pessimism             -0.257     0.611    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.092     0.703    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.320%)  route 0.309ns (68.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X85Y85         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.309     1.052    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.912     0.914    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.680    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.863    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.137     0.880    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.871     0.873    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X83Y86         FDRE (Hold_fdre_C_D)         0.059     0.674    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594     0.596    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y86         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDSE (Prop_fdse_C_Q)         0.128     0.724 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.086     0.809    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[17]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.104     0.913 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000     0.913    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[18]_i_1_n_0
    SLICE_X79Y86         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.865     0.867    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y86         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X79Y86         FDSE (Hold_fdse_C_D)         0.107     0.703    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.148     0.750 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.093     0.842    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[7]
    SLICE_X84Y86         LUT3 (Prop_lut3_I0_O)        0.103     0.945 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[8]_i_1_n_0
    SLICE_X84Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.871     0.873    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y86         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[8]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.131     0.733    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597     0.599    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X80Y87         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDSE (Prop_fdse_C_Q)         0.164     0.763 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[7]/Q
                         net (fo=1, routed)           0.137     0.900    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[7]
    SLICE_X80Y87         LUT2 (Prop_lut2_I0_O)        0.044     0.944 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[8]_i_1_n_0
    SLICE_X80Y87         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868     0.870    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X80Y87         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[8]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X80Y87         FDSE (Hold_fdse_C_D)         0.131     0.730    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597     0.599    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X80Y87         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDSE (Prop_fdse_C_Q)         0.148     0.747 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[4]/Q
                         net (fo=1, routed)           0.093     0.839    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[4]
    SLICE_X80Y87         LUT2 (Prop_lut2_I0_O)        0.099     0.938 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[5]_i_1_n_0
    SLICE_X80Y87         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868     0.870    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X80Y87         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X80Y87         FDSE (Hold_fdse_C_D)         0.121     0.720    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y34     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X81Y88     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X81Y88     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y87     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y86     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



