// Seed: 2122756204
module module_0 ();
  assign id_1 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_5, id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_6;
  module_0 modCall_1 ();
  supply0 id_7, id_8;
  xor primCall (id_2, id_3, id_5, id_6);
  always_ff $display(id_1 - id_6, !1'h0);
  wire id_9 = -1;
  assign id_6 = 'b0 - id_7 ? id_7 : id_8;
endmodule
