{
  "module_name": "mcp251xfd-ring.c",
  "hash_id": "fb5b49c83c8ff7106fa614ac49e69393e8c1064f322e3d99389f193235cbdbb8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/can/spi/mcp251xfd/mcp251xfd-ring.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n\n\n\n\n#include <asm/unaligned.h>\n\n#include \"mcp251xfd.h\"\n#include \"mcp251xfd-ram.h\"\n\nstatic inline u8\nmcp251xfd_cmd_prepare_write_reg(const struct mcp251xfd_priv *priv,\n\t\t\t\tunion mcp251xfd_write_reg_buf *write_reg_buf,\n\t\t\t\tconst u16 reg, const u32 mask, const u32 val)\n{\n\tu8 first_byte, last_byte, len;\n\tu8 *data;\n\t__le32 val_le32;\n\n\tfirst_byte = mcp251xfd_first_byte_set(mask);\n\tlast_byte = mcp251xfd_last_byte_set(mask);\n\tlen = last_byte - first_byte + 1;\n\n\tdata = mcp251xfd_spi_cmd_write(priv, write_reg_buf, reg + first_byte, len);\n\tval_le32 = cpu_to_le32(val >> BITS_PER_BYTE * first_byte);\n\tmemcpy(data, &val_le32, len);\n\n\tif (!(priv->devtype_data.quirks & MCP251XFD_QUIRK_CRC_REG)) {\n\t\tlen += sizeof(write_reg_buf->nocrc.cmd);\n\t} else if (len == 1) {\n\t\tu16 crc;\n\n\t\t \n\t\tlen += sizeof(write_reg_buf->safe.cmd);\n\t\tcrc = mcp251xfd_crc16_compute(&write_reg_buf->safe, len);\n\t\tput_unaligned_be16(crc, (void *)write_reg_buf + len);\n\n\t\t \n\t\tlen += sizeof(write_reg_buf->safe.crc);\n\t} else {\n\t\tu16 crc;\n\n\t\tmcp251xfd_spi_cmd_crc_set_len_in_reg(&write_reg_buf->crc.cmd,\n\t\t\t\t\t\t     len);\n\t\t \n\t\tlen += sizeof(write_reg_buf->crc.cmd);\n\t\tcrc = mcp251xfd_crc16_compute(&write_reg_buf->crc, len);\n\t\tput_unaligned_be16(crc, (void *)write_reg_buf + len);\n\n\t\t \n\t\tlen += sizeof(write_reg_buf->crc.crc);\n\t}\n\n\treturn len;\n}\n\nstatic void\nmcp251xfd_ring_init_tef(struct mcp251xfd_priv *priv, u16 *base)\n{\n\tstruct mcp251xfd_tef_ring *tef_ring;\n\tstruct spi_transfer *xfer;\n\tu32 val;\n\tu16 addr;\n\tu8 len;\n\tint i;\n\n\t \n\ttef_ring = priv->tef;\n\ttef_ring->head = 0;\n\ttef_ring->tail = 0;\n\n\t \n\t*base = mcp251xfd_get_tef_obj_addr(priv->tx->obj_num);\n\n\t \n\taddr = MCP251XFD_REG_TEFCON;\n\tval = MCP251XFD_REG_TEFCON_TEFOVIE | MCP251XFD_REG_TEFCON_TEFNEIE;\n\n\tlen = mcp251xfd_cmd_prepare_write_reg(priv, &tef_ring->irq_enable_buf,\n\t\t\t\t\t      addr, val, val);\n\ttef_ring->irq_enable_xfer.tx_buf = &tef_ring->irq_enable_buf;\n\ttef_ring->irq_enable_xfer.len = len;\n\tspi_message_init_with_transfers(&tef_ring->irq_enable_msg,\n\t\t\t\t\t&tef_ring->irq_enable_xfer, 1);\n\n\t \n\taddr = MCP251XFD_REG_TEFCON;\n\tval = MCP251XFD_REG_TEFCON_UINC;\n\tlen = mcp251xfd_cmd_prepare_write_reg(priv, &tef_ring->uinc_buf,\n\t\t\t\t\t      addr, val, val);\n\n\tfor (i = 0; i < ARRAY_SIZE(tef_ring->uinc_xfer); i++) {\n\t\txfer = &tef_ring->uinc_xfer[i];\n\t\txfer->tx_buf = &tef_ring->uinc_buf;\n\t\txfer->len = len;\n\t\txfer->cs_change = 1;\n\t\txfer->cs_change_delay.value = 0;\n\t\txfer->cs_change_delay.unit = SPI_DELAY_UNIT_NSECS;\n\t}\n\n\t \n\txfer->cs_change = 0;\n\n\tif (priv->tx_coalesce_usecs_irq || priv->tx_obj_num_coalesce_irq) {\n\t\tval = MCP251XFD_REG_TEFCON_UINC |\n\t\t\tMCP251XFD_REG_TEFCON_TEFOVIE |\n\t\t\tMCP251XFD_REG_TEFCON_TEFHIE;\n\n\t\tlen = mcp251xfd_cmd_prepare_write_reg(priv,\n\t\t\t\t\t\t      &tef_ring->uinc_irq_disable_buf,\n\t\t\t\t\t\t      addr, val, val);\n\t\txfer->tx_buf = &tef_ring->uinc_irq_disable_buf;\n\t\txfer->len = len;\n\t}\n}\n\nstatic void\nmcp251xfd_tx_ring_init_tx_obj(const struct mcp251xfd_priv *priv,\n\t\t\t      const struct mcp251xfd_tx_ring *ring,\n\t\t\t      struct mcp251xfd_tx_obj *tx_obj,\n\t\t\t      const u8 rts_buf_len,\n\t\t\t      const u8 n)\n{\n\tstruct spi_transfer *xfer;\n\tu16 addr;\n\n\t \n\taddr = mcp251xfd_get_tx_obj_addr(ring, n);\n\tif (priv->devtype_data.quirks & MCP251XFD_QUIRK_CRC_TX)\n\t\tmcp251xfd_spi_cmd_write_crc_set_addr(&tx_obj->buf.crc.cmd,\n\t\t\t\t\t\t     addr);\n\telse\n\t\tmcp251xfd_spi_cmd_write_nocrc(&tx_obj->buf.nocrc.cmd,\n\t\t\t\t\t      addr);\n\n\txfer = &tx_obj->xfer[0];\n\txfer->tx_buf = &tx_obj->buf;\n\txfer->len = 0;\t \n\txfer->cs_change = 1;\n\txfer->cs_change_delay.value = 0;\n\txfer->cs_change_delay.unit = SPI_DELAY_UNIT_NSECS;\n\n\t \n\txfer = &tx_obj->xfer[1];\n\txfer->tx_buf = &ring->rts_buf;\n\txfer->len = rts_buf_len;\n\n\t \n\tspi_message_init_with_transfers(&tx_obj->msg, tx_obj->xfer,\n\t\t\t\t\tARRAY_SIZE(tx_obj->xfer));\n}\n\nstatic void\nmcp251xfd_ring_init_tx(struct mcp251xfd_priv *priv, u16 *base, u8 *fifo_nr)\n{\n\tstruct mcp251xfd_tx_ring *tx_ring;\n\tstruct mcp251xfd_tx_obj *tx_obj;\n\tu32 val;\n\tu16 addr;\n\tu8 len;\n\tint i;\n\n\ttx_ring = priv->tx;\n\ttx_ring->head = 0;\n\ttx_ring->tail = 0;\n\ttx_ring->base = *base;\n\ttx_ring->nr = 0;\n\ttx_ring->fifo_nr = *fifo_nr;\n\n\t*base = mcp251xfd_get_tx_obj_addr(tx_ring, tx_ring->obj_num);\n\t*fifo_nr += 1;\n\n\t \n\taddr = MCP251XFD_REG_FIFOCON(tx_ring->fifo_nr);\n\tval = MCP251XFD_REG_FIFOCON_TXREQ | MCP251XFD_REG_FIFOCON_UINC;\n\tlen = mcp251xfd_cmd_prepare_write_reg(priv, &tx_ring->rts_buf,\n\t\t\t\t\t      addr, val, val);\n\n\tmcp251xfd_for_each_tx_obj(tx_ring, tx_obj, i)\n\t\tmcp251xfd_tx_ring_init_tx_obj(priv, tx_ring, tx_obj, len, i);\n}\n\nstatic void\nmcp251xfd_ring_init_rx(struct mcp251xfd_priv *priv, u16 *base, u8 *fifo_nr)\n{\n\tstruct mcp251xfd_rx_ring *rx_ring;\n\tstruct spi_transfer *xfer;\n\tu32 val;\n\tu16 addr;\n\tu8 len;\n\tint i, j;\n\n\tmcp251xfd_for_each_rx_ring(priv, rx_ring, i) {\n\t\trx_ring->head = 0;\n\t\trx_ring->tail = 0;\n\t\trx_ring->base = *base;\n\t\trx_ring->nr = i;\n\t\trx_ring->fifo_nr = *fifo_nr;\n\n\t\t*base = mcp251xfd_get_rx_obj_addr(rx_ring, rx_ring->obj_num);\n\t\t*fifo_nr += 1;\n\n\t\t \n\t\taddr = MCP251XFD_REG_FIFOCON(rx_ring->fifo_nr);\n\t\tval = MCP251XFD_REG_FIFOCON_RXOVIE |\n\t\t\tMCP251XFD_REG_FIFOCON_TFNRFNIE;\n\t\tlen = mcp251xfd_cmd_prepare_write_reg(priv, &rx_ring->irq_enable_buf,\n\t\t\t\t\t\t      addr, val, val);\n\t\trx_ring->irq_enable_xfer.tx_buf = &rx_ring->irq_enable_buf;\n\t\trx_ring->irq_enable_xfer.len = len;\n\t\tspi_message_init_with_transfers(&rx_ring->irq_enable_msg,\n\t\t\t\t\t\t&rx_ring->irq_enable_xfer, 1);\n\n\t\t \n\t\tval = MCP251XFD_REG_FIFOCON_UINC;\n\t\tlen = mcp251xfd_cmd_prepare_write_reg(priv, &rx_ring->uinc_buf,\n\t\t\t\t\t\t      addr, val, val);\n\n\t\tfor (j = 0; j < ARRAY_SIZE(rx_ring->uinc_xfer); j++) {\n\t\t\txfer = &rx_ring->uinc_xfer[j];\n\t\t\txfer->tx_buf = &rx_ring->uinc_buf;\n\t\t\txfer->len = len;\n\t\t\txfer->cs_change = 1;\n\t\t\txfer->cs_change_delay.value = 0;\n\t\t\txfer->cs_change_delay.unit = SPI_DELAY_UNIT_NSECS;\n\t\t}\n\n\t\t \n\t\txfer->cs_change = 0;\n\n\t\t \n\t\tif (rx_ring->nr == 0 && (priv->rx_coalesce_usecs_irq ||\n\t\t\t\t\t priv->rx_obj_num_coalesce_irq)) {\n\t\t\tval = MCP251XFD_REG_FIFOCON_UINC |\n\t\t\t\tMCP251XFD_REG_FIFOCON_RXOVIE;\n\n\t\t\tif (priv->rx_obj_num_coalesce_irq == rx_ring->obj_num)\n\t\t\t\tval |= MCP251XFD_REG_FIFOCON_TFERFFIE;\n\t\t\telse if (priv->rx_obj_num_coalesce_irq)\n\t\t\t\tval |= MCP251XFD_REG_FIFOCON_TFHRFHIE;\n\n\t\t\tlen = mcp251xfd_cmd_prepare_write_reg(priv,\n\t\t\t\t\t\t\t      &rx_ring->uinc_irq_disable_buf,\n\t\t\t\t\t\t\t      addr, val, val);\n\t\t\txfer->tx_buf = &rx_ring->uinc_irq_disable_buf;\n\t\t\txfer->len = len;\n\t\t}\n\t}\n}\n\nint mcp251xfd_ring_init(struct mcp251xfd_priv *priv)\n{\n\tconst struct mcp251xfd_rx_ring *rx_ring;\n\tu16 base = 0, ram_used;\n\tu8 fifo_nr = 1;\n\tint i;\n\n\tnetdev_reset_queue(priv->ndev);\n\n\tmcp251xfd_ring_init_tef(priv, &base);\n\tmcp251xfd_ring_init_rx(priv, &base, &fifo_nr);\n\tmcp251xfd_ring_init_tx(priv, &base, &fifo_nr);\n\n\t \n\tpriv->regs_status.rxif = BIT(priv->rx[0]->fifo_nr);\n\n\tif (priv->tx_obj_num_coalesce_irq) {\n\t\tnetdev_dbg(priv->ndev,\n\t\t\t   \"FIFO setup: TEF:         0x%03x: %2d*%zu bytes = %4zu bytes (coalesce)\\n\",\n\t\t\t   mcp251xfd_get_tef_obj_addr(0),\n\t\t\t   priv->tx_obj_num_coalesce_irq,\n\t\t\t   sizeof(struct mcp251xfd_hw_tef_obj),\n\t\t\t   priv->tx_obj_num_coalesce_irq *\n\t\t\t   sizeof(struct mcp251xfd_hw_tef_obj));\n\n\t\tnetdev_dbg(priv->ndev,\n\t\t\t   \"                         0x%03x: %2d*%zu bytes = %4zu bytes\\n\",\n\t\t\t   mcp251xfd_get_tef_obj_addr(priv->tx_obj_num_coalesce_irq),\n\t\t\t   priv->tx->obj_num - priv->tx_obj_num_coalesce_irq,\n\t\t\t   sizeof(struct mcp251xfd_hw_tef_obj),\n\t\t\t   (priv->tx->obj_num - priv->tx_obj_num_coalesce_irq) *\n\t\t\t   sizeof(struct mcp251xfd_hw_tef_obj));\n\t} else {\n\t\tnetdev_dbg(priv->ndev,\n\t\t\t   \"FIFO setup: TEF:         0x%03x: %2d*%zu bytes = %4zu bytes\\n\",\n\t\t\t   mcp251xfd_get_tef_obj_addr(0),\n\t\t\t   priv->tx->obj_num, sizeof(struct mcp251xfd_hw_tef_obj),\n\t\t\t   priv->tx->obj_num * sizeof(struct mcp251xfd_hw_tef_obj));\n\t}\n\n\tmcp251xfd_for_each_rx_ring(priv, rx_ring, i) {\n\t\tif (rx_ring->nr == 0 && priv->rx_obj_num_coalesce_irq) {\n\t\t\tnetdev_dbg(priv->ndev,\n\t\t\t\t   \"FIFO setup: RX-%u: FIFO %u/0x%03x: %2u*%u bytes = %4u bytes (coalesce)\\n\",\n\t\t\t\t   rx_ring->nr, rx_ring->fifo_nr,\n\t\t\t\t   mcp251xfd_get_rx_obj_addr(rx_ring, 0),\n\t\t\t\t   priv->rx_obj_num_coalesce_irq, rx_ring->obj_size,\n\t\t\t\t   priv->rx_obj_num_coalesce_irq * rx_ring->obj_size);\n\n\t\t\tif (priv->rx_obj_num_coalesce_irq == MCP251XFD_FIFO_DEPTH)\n\t\t\t\tcontinue;\n\n\t\t\tnetdev_dbg(priv->ndev,\n\t\t\t\t   \"                         0x%03x: %2u*%u bytes = %4u bytes\\n\",\n\t\t\t\t   mcp251xfd_get_rx_obj_addr(rx_ring,\n\t\t\t\t\t\t\t     priv->rx_obj_num_coalesce_irq),\n\t\t\t\t   rx_ring->obj_num - priv->rx_obj_num_coalesce_irq,\n\t\t\t\t   rx_ring->obj_size,\n\t\t\t\t   (rx_ring->obj_num - priv->rx_obj_num_coalesce_irq) *\n\t\t\t\t   rx_ring->obj_size);\n\t\t} else {\n\t\t\tnetdev_dbg(priv->ndev,\n\t\t\t\t   \"FIFO setup: RX-%u: FIFO %u/0x%03x: %2u*%u bytes = %4u bytes\\n\",\n\t\t\t\t   rx_ring->nr, rx_ring->fifo_nr,\n\t\t\t\t   mcp251xfd_get_rx_obj_addr(rx_ring, 0),\n\t\t\t\t   rx_ring->obj_num, rx_ring->obj_size,\n\t\t\t\t   rx_ring->obj_num * rx_ring->obj_size);\n\t\t}\n\t}\n\n\tnetdev_dbg(priv->ndev,\n\t\t   \"FIFO setup: TX:   FIFO %u/0x%03x: %2u*%u bytes = %4u bytes\\n\",\n\t\t   priv->tx->fifo_nr,\n\t\t   mcp251xfd_get_tx_obj_addr(priv->tx, 0),\n\t\t   priv->tx->obj_num, priv->tx->obj_size,\n\t\t   priv->tx->obj_num * priv->tx->obj_size);\n\n\tnetdev_dbg(priv->ndev,\n\t\t   \"FIFO setup: free:                             %4d bytes\\n\",\n\t\t   MCP251XFD_RAM_SIZE - (base - MCP251XFD_RAM_START));\n\n\tram_used = base - MCP251XFD_RAM_START;\n\tif (ram_used > MCP251XFD_RAM_SIZE) {\n\t\tnetdev_err(priv->ndev,\n\t\t\t   \"Error during ring configuration, using more RAM (%u bytes) than available (%u bytes).\\n\",\n\t\t\t   ram_used, MCP251XFD_RAM_SIZE);\n\t\treturn -ENOMEM;\n\t}\n\n\treturn 0;\n}\n\nvoid mcp251xfd_ring_free(struct mcp251xfd_priv *priv)\n{\n\tint i;\n\n\tfor (i = ARRAY_SIZE(priv->rx) - 1; i >= 0; i--) {\n\t\tkfree(priv->rx[i]);\n\t\tpriv->rx[i] = NULL;\n\t}\n}\n\nstatic enum hrtimer_restart mcp251xfd_rx_irq_timer(struct hrtimer *t)\n{\n\tstruct mcp251xfd_priv *priv = container_of(t, struct mcp251xfd_priv,\n\t\t\t\t\t\t   rx_irq_timer);\n\tstruct mcp251xfd_rx_ring *ring = priv->rx[0];\n\n\tif (test_bit(MCP251XFD_FLAGS_DOWN, priv->flags))\n\t\treturn HRTIMER_NORESTART;\n\n\tspi_async(priv->spi, &ring->irq_enable_msg);\n\n\treturn HRTIMER_NORESTART;\n}\n\nstatic enum hrtimer_restart mcp251xfd_tx_irq_timer(struct hrtimer *t)\n{\n\tstruct mcp251xfd_priv *priv = container_of(t, struct mcp251xfd_priv,\n\t\t\t\t\t\t   tx_irq_timer);\n\tstruct mcp251xfd_tef_ring *ring = priv->tef;\n\n\tif (test_bit(MCP251XFD_FLAGS_DOWN, priv->flags))\n\t\treturn HRTIMER_NORESTART;\n\n\tspi_async(priv->spi, &ring->irq_enable_msg);\n\n\treturn HRTIMER_NORESTART;\n}\n\nconst struct can_ram_config mcp251xfd_ram_config = {\n\t.rx = {\n\t\t.size[CAN_RAM_MODE_CAN] = sizeof(struct mcp251xfd_hw_rx_obj_can),\n\t\t.size[CAN_RAM_MODE_CANFD] = sizeof(struct mcp251xfd_hw_rx_obj_canfd),\n\t\t.min = MCP251XFD_RX_OBJ_NUM_MIN,\n\t\t.max = MCP251XFD_RX_OBJ_NUM_MAX,\n\t\t.def[CAN_RAM_MODE_CAN] = CAN_RAM_NUM_MAX,\n\t\t.def[CAN_RAM_MODE_CANFD] = CAN_RAM_NUM_MAX,\n\t\t.fifo_num = MCP251XFD_FIFO_RX_NUM,\n\t\t.fifo_depth_min = MCP251XFD_RX_FIFO_DEPTH_MIN,\n\t\t.fifo_depth_coalesce_min = MCP251XFD_RX_FIFO_DEPTH_COALESCE_MIN,\n\t},\n\t.tx = {\n\t\t.size[CAN_RAM_MODE_CAN] = sizeof(struct mcp251xfd_hw_tef_obj) +\n\t\t\tsizeof(struct mcp251xfd_hw_tx_obj_can),\n\t\t.size[CAN_RAM_MODE_CANFD] = sizeof(struct mcp251xfd_hw_tef_obj) +\n\t\t\tsizeof(struct mcp251xfd_hw_tx_obj_canfd),\n\t\t.min = MCP251XFD_TX_OBJ_NUM_MIN,\n\t\t.max = MCP251XFD_TX_OBJ_NUM_MAX,\n\t\t.def[CAN_RAM_MODE_CAN] = MCP251XFD_TX_OBJ_NUM_CAN_DEFAULT,\n\t\t.def[CAN_RAM_MODE_CANFD] = MCP251XFD_TX_OBJ_NUM_CANFD_DEFAULT,\n\t\t.fifo_num = MCP251XFD_FIFO_TX_NUM,\n\t\t.fifo_depth_min = MCP251XFD_TX_FIFO_DEPTH_MIN,\n\t\t.fifo_depth_coalesce_min = MCP251XFD_TX_FIFO_DEPTH_COALESCE_MIN,\n\t},\n\t.size = MCP251XFD_RAM_SIZE,\n\t.fifo_depth = MCP251XFD_FIFO_DEPTH,\n};\n\nint mcp251xfd_ring_alloc(struct mcp251xfd_priv *priv)\n{\n\tconst bool fd_mode = mcp251xfd_is_fd_mode(priv);\n\tstruct mcp251xfd_tx_ring *tx_ring = priv->tx;\n\tstruct mcp251xfd_rx_ring *rx_ring;\n\tu8 tx_obj_size, rx_obj_size;\n\tu8 rem, i;\n\n\t \n\tif (fd_mode != test_bit(MCP251XFD_FLAGS_FD_MODE, priv->flags)) {\n\t\tstruct can_ram_layout layout;\n\n\t\tcan_ram_get_layout(&layout, &mcp251xfd_ram_config, NULL, NULL, fd_mode);\n\t\tpriv->rx_obj_num = layout.default_rx;\n\t\ttx_ring->obj_num = layout.default_tx;\n\t}\n\n\tif (fd_mode) {\n\t\ttx_obj_size = sizeof(struct mcp251xfd_hw_tx_obj_canfd);\n\t\trx_obj_size = sizeof(struct mcp251xfd_hw_rx_obj_canfd);\n\t\tset_bit(MCP251XFD_FLAGS_FD_MODE, priv->flags);\n\t} else {\n\t\ttx_obj_size = sizeof(struct mcp251xfd_hw_tx_obj_can);\n\t\trx_obj_size = sizeof(struct mcp251xfd_hw_rx_obj_can);\n\t\tclear_bit(MCP251XFD_FLAGS_FD_MODE, priv->flags);\n\t}\n\n\ttx_ring->obj_size = tx_obj_size;\n\n\trem = priv->rx_obj_num;\n\tfor (i = 0; i < ARRAY_SIZE(priv->rx) && rem; i++) {\n\t\tu8 rx_obj_num;\n\n\t\tif (i == 0 && priv->rx_obj_num_coalesce_irq)\n\t\t\trx_obj_num = min_t(u8, priv->rx_obj_num_coalesce_irq * 2,\n\t\t\t\t\t   MCP251XFD_FIFO_DEPTH);\n\t\telse\n\t\t\trx_obj_num = min_t(u8, rounddown_pow_of_two(rem),\n\t\t\t\t\t   MCP251XFD_FIFO_DEPTH);\n\t\trem -= rx_obj_num;\n\n\t\trx_ring = kzalloc(sizeof(*rx_ring) + rx_obj_size * rx_obj_num,\n\t\t\t\t  GFP_KERNEL);\n\t\tif (!rx_ring) {\n\t\t\tmcp251xfd_ring_free(priv);\n\t\t\treturn -ENOMEM;\n\t\t}\n\n\t\trx_ring->obj_num = rx_obj_num;\n\t\trx_ring->obj_size = rx_obj_size;\n\t\tpriv->rx[i] = rx_ring;\n\t}\n\tpriv->rx_ring_num = i;\n\n\thrtimer_init(&priv->rx_irq_timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);\n\tpriv->rx_irq_timer.function = mcp251xfd_rx_irq_timer;\n\n\thrtimer_init(&priv->tx_irq_timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);\n\tpriv->tx_irq_timer.function = mcp251xfd_tx_irq_timer;\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}