#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 16 17:02:58 2022
# Process ID: 6012
# Current directory: X:/SAP/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10296 X:\SAP\lab6\lab6.xpr
# Log file: X:/SAP/lab6/vivado.log
# Journal file: X:/SAP/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/lab6/lab6.xpr
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/lab6/lab6.srcs/sources_1/bd/seq_detector/seq_detector.bd}
open_bd_design {X:/SAP/lab6/lab6.srcs/sources_1/bd/seq_full/seq_full.bd}
current_bd_design [get_bd_designs seq_detector]
validate_bd_design
current_bd_design [get_bd_designs seq_full]
validate_bd_design -force
current_bd_design [get_bd_designs seq_detector]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs seq_full]
delete_bd_objs [get_bd_nets reset_1] [get_bd_nets switch_1] [get_bd_nets seq_detector_vhdl_0_detect] [get_bd_nets debounce_0_tl_out] [get_bd_cells seq_detector_vhdl_0]
create_bd_cell -type module -reference seq_detector_vhdl seq_detector_vhdl_0
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins seq_detector_vhdl_0/clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins seq_detector_vhdl_0/reset]
connect_bd_net [get_bd_ports switch] [get_bd_pins seq_detector_vhdl_0/switch]
connect_bd_net [get_bd_ports detect] [get_bd_pins seq_detector_vhdl_0/detect]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
launch_simulation
validate_bd_design -force
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_bd_design [get_bd_designs seq_detector]
delete_bd_objs [get_bd_nets output_logic_0_y] [get_bd_cells output_logic_0]
create_bd_cell -type module -reference output_logic output_logic_0
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins output_logic_0/q0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins output_logic_0/q1]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins output_logic_0/q2]
connect_bd_net [get_bd_ports switch] [get_bd_pins output_logic_0/sw]
connect_bd_net [get_bd_ports detect] [get_bd_pins output_logic_0/y]
save_bd_design
validate_bd_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top seq_detector_vhdl [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file X:/SAP/lab6/lab6.srcs/sources_1/imports/tmp/seq_detector.vhd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
close_bd_design [get_bd_designs seq_detector]
delete_bd_objs [get_bd_nets debounce_0_tl_out] [get_bd_nets switch_1] [get_bd_nets seq_detector_vhdl_0_detect] [get_bd_nets reset_1] [get_bd_cells seq_detector_vhdl_0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top seq_full_vhdl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference seq_detector_vhdl seq_detector_vhdl_0
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins seq_detector_vhdl_0/clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins seq_detector_vhdl_0/reset]
connect_bd_net [get_bd_ports switch] [get_bd_pins seq_detector_vhdl_0/switch]
connect_bd_net [get_bd_ports detect] [get_bd_pins seq_detector_vhdl_0/detect]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
save_bd_design
launch_simulation
source l5_posloupnost_test_v2.tcl
reset_run synth_1
update_module_reference seq_detector_output_logic_0_1
update_module_reference seq_full_seq_detector_vhdl_0_2
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property iostandard LVCMOS33 [get_ports [list btn clk detect reset switch]]
set_property drive 12 [get_ports [list detect]]
set_property slew SLOW [get_ports [list detect]]
place_ports btn W19
place_ports reset T17
place_ports switch V17
place_ports detect U16
place_ports clk W5
file mkdir X:/SAP/lab6/lab6.srcs/constrs_1/new
close [ open X:/SAP/lab6/lab6.srcs/constrs_1/new/lab6.xdc w ]
add_files -fileset constrs_1 X:/SAP/lab6/lab6.srcs/constrs_1/new/lab6.xdc
set_property target_constrs_file X:/SAP/lab6/lab6.srcs/constrs_1/new/lab6.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
close_sim
