<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file rotrl00_rotrl0.ncd.
Design name: toprotRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Feb 26 11:14:12 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rotRL00_rotRL0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/rotRL00/promote.xml rotRL00_rotRL0.ncd rotRL00_rotRL0.prf 
Design file:     rotrl00_rotrl0.ncd
Preference file: rotrl00_rotrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   59.460MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 463.951ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.668ns  (38.2% logic, 61.8% route), 19 logic levels.

 Constraint Details:

     16.668ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.951ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     1.533     R18C15A.Q0 to     R17C14C.A1 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C15C.FCI to     R18C15C.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000     R18C15C.F1 to    R18C15C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.668   (38.2% logic, 61.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              16.616ns  (38.0% logic, 62.0% route), 19 logic levels.

 Constraint Details:

     16.616ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.003ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     1.533     R18C15A.Q0 to     R17C14C.A1 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C15C.FCI to     R18C15C.F0 SRL00/D01/SLICE_1
ROUTE         1     0.000     R18C15C.F0 to    R18C15C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   16.616   (38.0% logic, 62.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.097ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:              16.522ns  (37.6% logic, 62.4% route), 18 logic levels.

 Constraint Details:

     16.522ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.097ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     1.533     R18C15A.Q0 to     R17C14C.A1 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C15B.FCI to     R18C15B.F1 SRL00/D01/SLICE_2
ROUTE         1     0.000     R18C15B.F1 to    R18C15B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                   16.522   (37.6% logic, 62.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[17]  (to SRL00/sclk +)

   Delay:              16.470ns  (37.4% logic, 62.6% route), 18 logic levels.

 Constraint Details:

     16.470ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.149ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     1.533     R18C15A.Q0 to     R17C14C.A1 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R18C15B.FCI to     R18C15B.F0 SRL00/D01/SLICE_2
ROUTE         1     0.000     R18C15B.F0 to    R18C15B.DI0 SRL00/D01/un1_sdiv[18] (to SRL00/sclk)
                  --------
                   16.470   (37.4% logic, 62.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.453ns  (38.7% logic, 61.3% route), 19 logic levels.

 Constraint Details:

     16.453ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.166ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C13B.CLK to     R18C13B.Q1 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.261     R18C13B.Q1 to     R17C13A.B1 SRL00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R17C13A.B1 to     R17C13A.F1 SRL00/D01/SLICE_29
ROUTE         4     0.911     R17C13A.F1 to     R17C14A.B1 SRL00/D01/sdiv15lto18_i_a2_15_5
CTOF_DEL    ---     0.452     R17C14A.B1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C15C.FCI to     R18C15C.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000     R18C15C.F1 to    R18C15C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.453   (38.7% logic, 61.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C13B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.423ns  (38.7% logic, 61.3% route), 19 logic levels.

 Constraint Details:

     16.423ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.196ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C14D.CLK to     R18C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.288     R18C14D.Q1 to     R17C14C.B1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C14C.B1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C15C.FCI to     R18C15C.F1 SRL00/D01/SLICE_1
ROUTE         1     0.000     R18C15C.F1 to    R18C15C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.423   (38.7% logic, 61.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C14D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              16.401ns  (38.5% logic, 61.5% route), 19 logic levels.

 Constraint Details:

     16.401ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.218ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C13B.CLK to     R18C13B.Q1 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.261     R18C13B.Q1 to     R17C13A.B1 SRL00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R17C13A.B1 to     R17C13A.F1 SRL00/D01/SLICE_29
ROUTE         4     0.911     R17C13A.F1 to     R17C14A.B1 SRL00/D01/sdiv15lto18_i_a2_15_5
CTOF_DEL    ---     0.452     R17C14A.B1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C15C.FCI to     R18C15C.F0 SRL00/D01/SLICE_1
ROUTE         1     0.000     R18C15C.F0 to    R18C15C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   16.401   (38.5% logic, 61.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C13B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)

   Delay:              16.376ns  (37.1% logic, 62.9% route), 17 logic levels.

 Constraint Details:

     16.376ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.243ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     1.533     R18C15A.Q0 to     R17C14C.A1 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R18C15A.FCI to     R18C15A.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C15A.F1 to    R18C15A.DI1 SRL00/D01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                   16.376   (37.1% logic, 62.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              16.371ns  (38.5% logic, 61.5% route), 19 logic levels.

 Constraint Details:

     16.371ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.248ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C14D.CLK to     R18C14D.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         5     1.288     R18C14D.Q1 to     R17C14C.B1 SRL00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C14C.B1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C15A.FCI to    R18C15A.FCO SRL00/D01/SLICE_3
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C15B.FCI to    R18C15B.FCO SRL00/D01/SLICE_2
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C15C.FCI to     R18C15C.F0 SRL00/D01/SLICE_1
ROUTE         1     0.000     R18C15C.F0 to    R18C15C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   16.371   (38.5% logic, 61.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C14D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.295ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[15]  (to SRL00/sclk +)

   Delay:              16.324ns  (36.9% logic, 63.1% route), 17 logic levels.

 Constraint Details:

     16.324ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.295ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     1.533     R18C15A.Q0 to     R17C14C.A1 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R17C14C.A1 to     R17C14C.F1 SRL00/D01/SLICE_33
ROUTE         1     0.854     R17C14C.F1 to     R17C14A.A1 SRL00/D01/sdiv15lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R17C14A.A1 to     R17C14A.F1 SRL00/D01/SLICE_18
ROUTE         5     0.860     R17C14A.F1 to     R16C15C.D0 SRL00/D01/N_3_18
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 SRL00/D01/SLICE_28
ROUTE         1     1.254     R16C15C.F0 to     R15C15B.B0 SRL00/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R15C15B.B0 to     R15C15B.F0 SRL00/D01/SLICE_22
ROUTE         2     0.896     R15C15B.F0 to     R15C14A.B0 SRL00/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R15C14A.B0 to     R15C14A.F0 SRL00/D01/SLICE_21
ROUTE         1     1.844     R15C14A.F0 to     R14C18B.B1 SRL00/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 SRL00/D01/SLICE_16
ROUTE         2     1.363     R14C18B.F1 to     R14C14C.B0 SRL00/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R14C14C.B0 to     R14C14C.F0 SRL00/D01/SLICE_37
ROUTE         1     1.703     R14C14C.F0 to     R18C13A.A0 SRL00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R18C13A.A0 to    R18C13A.FCO SRL00/D01/SLICE_0
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C13B.FCI to    R18C13B.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C13C.FCI to    R18C13C.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C13D.FCI to    R18C13D.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C14A.FCI to    R18C14A.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C14B.FCI to    R18C14B.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C14C.FCI to    R18C14C.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C14D.FCI to    R18C14D.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R18C15A.FCI to     R18C15A.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C15A.F0 to    R18C15A.DI0 SRL00/D01/un1_sdiv[16] (to SRL00/sclk)
                  --------
                   16.324   (36.9% logic, 63.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   59.460MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   59.460 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/D01/SLICE_15.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 235 connections (74.84% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Feb 26 11:14:12 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rotRL00_rotRL0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/rotRL00/promote.xml rotRL00_rotRL0.ncd rotRL00_rotRL0.prf 
Design file:     rotrl00_rotrl0.ncd
Preference file: rotrl00_rotrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_2 to SRL00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_2 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15B.CLK to     R18C15B.Q1 SRL00/D01/SLICE_2 (from SRL00/sclk)
ROUTE         9     0.132     R18C15B.Q1 to     R18C15B.A1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.101     R18C15B.A1 to     R18C15B.F1 SRL00/D01/SLICE_2
ROUTE         1     0.000     R18C15B.F1 to    R18C15B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[6]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_8 to SRL00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_8 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13D.CLK to     R18C13D.Q1 SRL00/D01/SLICE_8 (from SRL00/sclk)
ROUTE         2     0.132     R18C13D.Q1 to     R18C13D.A1 SRL00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R18C13D.A1 to     R18C13D.F1 SRL00/D01/SLICE_8
ROUTE         1     0.000     R18C13D.F1 to    R18C13D.DI1 SRL00/D01/un1_sdiv[7] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C13D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C13D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[3]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[3]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13C.CLK to     R18C13C.Q0 SRL00/D01/SLICE_9 (from SRL00/sclk)
ROUTE         2     0.132     R18C13C.Q0 to     R18C13C.A0 SRL00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R18C13C.A0 to     R18C13C.F0 SRL00/D01/SLICE_9
ROUTE         1     0.000     R18C13C.F0 to    R18C13C.DI0 SRL00/D01/un1_sdiv[4] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C13C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C13C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[11]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[11]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_5 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q0 SRL00/D01/SLICE_5 (from SRL00/sclk)
ROUTE         2     0.132     R18C14C.Q0 to     R18C14C.A0 SRL00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R18C14C.A0 to     R18C14C.F0 SRL00/D01/SLICE_5
ROUTE         1     0.000     R18C14C.F0 to    R18C14C.DI0 SRL00/D01/un1_sdiv[12] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[10]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[10]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_6 to SRL00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_6 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14B.CLK to     R18C14B.Q1 SRL00/D01/SLICE_6 (from SRL00/sclk)
ROUTE         2     0.132     R18C14B.Q1 to     R18C14B.A1 SRL00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R18C14B.A1 to     R18C14B.F1 SRL00/D01/SLICE_6
ROUTE         1     0.000     R18C14B.F1 to    R18C14B.DI1 SRL00/D01/un1_sdiv[11] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[17]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[17]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_2 to SRL00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_2 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15B.CLK to     R18C15B.Q0 SRL00/D01/SLICE_2 (from SRL00/sclk)
ROUTE         5     0.132     R18C15B.Q0 to     R18C15B.A0 SRL00/D01/sdiv[17]
CTOF_DEL    ---     0.101     R18C15B.A0 to     R18C15B.F0 SRL00/D01/SLICE_2
ROUTE         1     0.000     R18C15B.F0 to    R18C15B.DI0 SRL00/D01/un1_sdiv[18] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[8]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14A.CLK to     R18C14A.Q1 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         2     0.132     R18C14A.Q1 to     R18C14A.A1 SRL00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R18C14A.A1 to     R18C14A.F1 SRL00/D01/SLICE_7
ROUTE         1     0.000     R18C14A.F1 to    R18C14A.DI1 SRL00/D01/un1_sdiv[9] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C14A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C14A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13B.CLK to     R18C13B.Q1 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R18C13B.Q1 to     R18C13B.A1 SRL00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R18C13B.A1 to     R18C13B.F1 SRL00/D01/SLICE_10
ROUTE         1     0.000     R18C13B.F1 to    R18C13B.DI1 SRL00/D01/un1_sdiv[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C13B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C13B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[15]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[15]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15A.CLK to     R18C15A.Q0 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         5     0.132     R18C15A.Q0 to     R18C15A.A0 SRL00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R18C15A.A0 to     R18C15A.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C15A.F0 to    R18C15A.DI0 SRL00/D01/un1_sdiv[16] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C15A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/outdiv  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/outdiv  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_15 to SRL00/D01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_15 to SRL00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19C.CLK to      R2C19C.Q0 SRL00/D01/SLICE_15 (from SRL00/sclk)
ROUTE        14     0.132      R2C19C.Q0 to      R2C19C.A0 clk00_c
CTOF_DEL    ---     0.101      R2C19C.A0 to      R2C19C.F0 SRL00/D01/SLICE_15
ROUTE         1     0.000      R2C19C.F0 to     R2C19C.DI0 SRL00/D01/outdiv_0 (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/D01/SLICE_15.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 235 connections (74.84% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
