<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku060-ffva1517-2-i" LaunchTime="1725868259">
  <File Type="PA-TCL" Name="gig_ethernet_pcs_pma_0_example_design.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="gig_ethernet_pcs_pma_0_example_design_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="gig_ethernet_pcs_pma_0_example_design_reports.tcl"/>
  <File Type="RDS-RDS" Name="gig_ethernet_pcs_pma_0_example_design.vds"/>
  <File Type="RDS-UTIL" Name="gig_ethernet_pcs_pma_0_example_design_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="gig_ethernet_pcs_pma_0_example_design_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="gig_ethernet_pcs_pma_0_example_design.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="gig_ethernet_pcs_pma_0_example_design_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="gig_ethernet_pcs_pma_0_example_design_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci"/>
        <Attr Name="ImportTime" Val="1723000389"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_clocking.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_reset_sync_ex.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_resets.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_support.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_sync_block_ex.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_tx_elastic_buffer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_example_design.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="gig_ethernet_pcs_pma_0_example_design"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/imports/gig_ethernet_pcs_pma_0_example_design.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
