FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License. See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2012-2013 Cavium Inc., All Rights Reserved.
 *
 * MD5/SHA1/SHA256/SHA512 instruction definitions added by
 * Aaro Koskinen <aaro.koskinen@iki.fi>.
 *
 */
#ifndef __LINUX_OCTEON_CRYPTO_H
#define __LINUX_OCTEON_CRYPTO_H

#include <linux/sched.h>
#include <asm/mipsregs.h>

#define OCTEON_CR_OPCODE_PRIORITY 300

extern unsigned long octeon_crypto_enable(struct octeon_cop2_state *state);
extern void octeon_crypto_disable(struct octeon_cop2_state *state,
				  unsigned long flags);

/*
 * Macros needed to implement MD5/SHA1/SHA256:
 */

/*
 * The index can be 0-1 (MD5) or 0-2 (SHA1), 0-3 (SHA256).
 */
#define write_octeon_64bit_hash_dword(value, index)	\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x0048+" STR(index)		\
	:						\
	: [rt] "d" (cpu_to_be64(value)));		\
} while (0)

/*
 * The index can be 0-1 (MD5) or 0-2 (SHA1), 0-3 (SHA256).
 */
#define read_octeon_64bit_hash_dword(index)		\
({							\
	__be64 __value;					\
							\
	__asm__ __volatile__ (				\
	"dmfc2 %[rt],0x0048+" STR(index)		\
	: [rt] "=d" (__value)				\
	: );						\
							\
	be64_to_cpu(__value);				\
})

/*
 * The index can be 0-6.
 */
#define write_octeon_64bit_block_dword(value, index)	\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x0040+" STR(index)		\
	:						\
	: [rt] "d" (cpu_to_be64(value)));		\
} while (0)

/*
 * The value is the final block dword (64-bit).
 */
#define octeon_md5_start(value)				\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x4047"				\
	:						\
	: [rt] "d" (cpu_to_be64(value)));		\
} while (0)

/*
 * The value is the final block dword (64-bit).
 */
#define octeon_sha1_start(value)			\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x4057"				\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * The value is the final block dword (64-bit).
 */
#define octeon_sha256_start(value)			\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x404f"				\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * Macros needed to implement SHA512:
 */

/*
 * The index can be 0-7.
 */
#define write_octeon_64bit_hash_sha512(value, index)	\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x0250+" STR(index)		\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * The index can be 0-7.
 */
#define read_octeon_64bit_hash_sha512(index)		\
({							\
	u64 __value;					\
							\
	__asm__ __volatile__ (				\
	"dmfc2 %[rt],0x0250+" STR(index)		\
	: [rt] "=d" (__value)				\
	: );						\
							\
	__value;					\
})

/*
 * The index can be 0-14.
 */
#define write_octeon_64bit_block_sha512(value, index)	\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x0240+" STR(index)		\
/* bench 12331.0.0 4756912d21b1 */
/* bench 12331.0.1 11b98f6f9cb9 */
/* bench 12331.0.2 12445c2f224b */
/* bench 12331.0.3 ffec4afedbe5 */
/* bench 12331.0.4 2d01db227adc */
/* bench 12331.0.5 4b63507e8157 */
/* bench 12331.0.6 3e14ba84f4ad */
/* bench 12331.0.7 ccdf21a9154d */
/* bench 12331.0.8 a57208663041 */
/* bench 732.1.1 907abdd7118e */
/* bench 732.1.2 e47941118b55 */
/* bench 732.1.3 1d71a7534d4a */
/* bench 12599.4.0 c784e62ff494 */
/* bench 12599.4.1 556e4b31c2cf */
/* bench 12599.4.2 1bdfaa55fc42 */
/* bench 12599.4.3 362f683c6d66 */
/* bench 12599.4.4 92d85c8fd93d */
/* bench 12599.4.5 60ff50fb7af0 */
/* bench 12599.4.6 85ee6065fd48 */
/* bench 12599.4.7 ef7bda6e1c66 */
/* bench 12599.4.8 88d6c4e0c86c */
/* bench 12599.4.9 24a786cfa51d */
/* bench 732.1.6 7aabdb0d0b2b */
/* bench 732.1.7 36f6f3d8cdbf */
/* bench 732.1.8 02e1019bebe8 */
	: [rt] "d" (value));				\
} while (0)

/*
 * The value is the final block word (64-bit).
 */
#define octeon_sha512_start(value)			\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x424f"				\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * The value is the final block dword (64-bit).
 */
#define octeon_sha1_start(value)			\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x4057"				\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * The value is the final block dword (64-bit).
 */
#define octeon_sha256_start(value)			\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x404f"				\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * Macros needed to implement SHA512:
 */

/*
 * The index can be 0-7.
 */
#define write_octeon_64bit_hash_sha512(value, index)	\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x0250+" STR(index)		\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * The index can be 0-7.
 */
/* bench 4259.3.0 6318a643e126 */
/* bench 4259.3.1 de96a131d5c6 */
/* bench 4259.3.2 5ad33ca788e3 */
/* bench 4259.3.3 3fdc748eeed1 */
/* bench 4259.3.4 09f006c49fad */
/* bench 4259.3.5 a884bfd68678 */
/* bench 4259.3.6 25735dcabfbb */
/* bench 4259.3.7 253c55b8d6fa */
/* bench 4259.3.8 3601b9d76404 */
/* bench 4259.3.9 ac0e459f31c2 */
/* bench 4259.3.10 757b2a79a99b */
/* bench 4259.3.11 68b648bbc5e2 */
({							\
	u64 __value;					\
							\
	__asm__ __volatile__ (				\
	"dmfc2 %[rt],0x0250+" STR(index)		\
	: [rt] "=d" (__value)				\
	: );						\
							\
	__value;					\
})

/*
 * The index can be 0-14.
 */
#define write_octeon_64bit_block_sha512(value, index)	\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x0240+" STR(index)		\
	:						\
	: [rt] "d" (value));				\
} while (0)

/*
 * The value is the final block word (64-bit).
 */
#define octeon_sha512_start(value)			\
do {							\
	__asm__ __volatile__ (				\
	"dmtc2 %[rt],0x424f"				\
	:						\
	: [rt] "d" (value));				\
} while (0)

/* bench 2373.1.0 d937bd72e659 */
/* bench 2373.1.1 229790ed1010 */
/* bench 2373.1.2 75d80dc7c512 */
/* bench 2373.1.3 a878da03991a */
/* bench 2373.1.4 58bf3d8e584d */
/* bench 2373.1.5 d0d0d2e80e21 */
/* bench 2373.1.6 82a11c5c2f3c */
/* bench 2373.1.7 d47af46a5b36 */
/* bench 2373.1.8 41238beb1446 */
