diff --git a/board/sama5d3xek/sama5d3xek.c b/board/sama5d3xek/sama5d3xek.c
index 56d951f..ed7a4d8 100644
--- a/board/sama5d3xek/sama5d3xek.c
+++ b/board/sama5d3xek/sama5d3xek.c
@@ -76,18 +76,18 @@ static void initialize_dbgu(void)
 #ifdef CONFIG_DDR2
 static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 {
-	ddramc_config->mdr = (AT91C_DDRC2_DBW_32_BITS
-				| AT91C_DDRC2_MD_DDR2_SDRAM);
+	ddramc_config->mdr = (AT91C_DDRC2_DBW_32_BITS 
+			| AT91C_DDRC2_MD_LP_SDR_SDRAM | AT91C_DDRC2_MD_DDR2_SDRAM);
 
-	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9
-				| AT91C_DDRC2_NR_14
-				| AT91C_DDRC2_CAS_3
+	ddramc_config->cr = (AT91C_DDRC2_NC_DDR9_SDR8    /* number of column bits:  512 cols = 9 DDR Bits */
+				| AT91C_DDRC2_NR_14     /*  nuumber of rows 16384 rows = 14 bits */
+				| AT91C_DDRC2_CAS_3    /* karl:  might be able to set this to 2 */
 				| AT91C_DDRC2_DLL_RESET_DISABLED /* DLL not reset */
 				| AT91C_DDRC2_DIS_DLL_DISABLED   /* DLL not disabled */
 				| AT91C_DDRC2_ENRDM_ENABLE       /* Phase error correction is enabled */
 				| AT91C_DDRC2_NB_BANKS_8
 				| AT91C_DDRC2_NDQS_DISABLED      /* NDQS disabled (check on schematics) */
-				| AT91C_DDRC2_DECOD_INTERLEAVED  /* Interleaved decoding */
+				| AT91C_DDRC2_DECOD_SEQUENTIAL  /* sequential decoding */
 				| AT91C_DDRC2_UNAL_SUPPORTED);   /* Unaligned access is supported */
 
 #if defined(CONFIG_BUS_SPEED_133MHZ)
