library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity jc2 is 
port(clk,en,rst:in std_logic;
q:inout std_logic_vector(3 downto 0));
end jc2;
architecture behavioral of jc2 is 
begin
  process(clk.rst)
    begin
      if rst='1' then q<="0001";
      elsif rising_edge(clk)then
        if en='1'then
          q<=(not q(0))&q(3 downto 1);
        end if;
      end process;
    end behavioral;