INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
