{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568477311659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568477311666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 12:08:31 2019 " "Processing started: Sat Sep 14 12:08:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568477311666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477311666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477311666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568477312862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568477312862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_nealc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_nealc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller_NealC-rtl " "Found design unit 1: sd_controller_NealC-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325121 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_NealC " "Found entity 1: sd_controller_NealC" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram16k-SYN " "Found design unit 1: internalram16k-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325127 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam16K " "Found entity 1: InternalRam16K" {  } { { "../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InternalRam32K-SYN " "Found design unit 1: InternalRam32K-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam32K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam32K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325134 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam32K " "Found entity 1: InternalRam32K" {  } { { "../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam32K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam32K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325141 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325148 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LATCH-behv " "Found design unit 1: OUT_LATCH-behv" {  } { { "../Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325155 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LATCH " "Found entity 1: OUT_LATCH" {  } { { "../Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325168 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325175 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325182 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325188 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325194 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325209 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325217 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325224 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325233 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325242 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325254 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325271 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325278 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325284 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_a_estf_v2_ep4ce22/z80-cpm-vga-ps2-128kram/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568477325291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325291 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "InternalSRAM2 Microcomputer.vhd(239) " "VHDL error at Microcomputer.vhd(239): name \"InternalSRAM2\" cannot be used because it is already used for a previously declared item" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 239 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1568477325296 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "address Microcomputer.vhd(242) " "VHDL Association List error at Microcomputer.vhd(242): formal \"address\" does not exist" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 242 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1568477325296 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address Microcomputer.vhd(239) " "VHDL error at Microcomputer.vhd(239): formal port or parameter \"address\" must have actual or default value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 239 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1568477325296 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "address InternalRam1K.vhd(45) " "HDL error at InternalRam1K.vhd(45): see declaration for object \"address\"" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam1K.vhd" 45 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568477325296 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data Microcomputer.vhd(239) " "VHDL error at Microcomputer.vhd(239): formal port or parameter \"data\" must have actual or default value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 239 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1568477325296 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "data InternalRam1K.vhd(47) " "HDL error at InternalRam1K.vhd(47): see declaration for object \"data\"" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam1K.vhd" 47 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568477325296 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wren Microcomputer.vhd(239) " "VHDL error at Microcomputer.vhd(239): formal port or parameter \"wren\" must have actual or default value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 239 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1568477325297 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wren InternalRam1K.vhd(48) " "HDL error at InternalRam1K.vhd(48): see declaration for object \"wren\"" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam1K.vhd" 48 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568477325297 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "q Microcomputer.vhd(239) " "VHDL error at Microcomputer.vhd(239): formal port or parameter \"q\" must have actual or default value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/Microcomputer.vhd" 239 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1568477325297 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "q InternalRam1K.vhd(49) " "HDL error at InternalRam1K.vhd(49): see declaration for object \"q\"" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_A_ESTF_V2_EP4CE22/Z80-CPM-VGA-PS2-128KRAM/Microcomputer/InternalRam1K.vhd" 49 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568477325297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568477325611 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 14 12:08:45 2019 " "Processing ended: Sat Sep 14 12:08:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568477325611 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568477325611 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568477325611 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477325611 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568477326289 ""}
