<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - doc-coverage.info - ROOT-Sim/src/arch/x86/disassemble.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">ROOT-Sim/src/arch/x86</a> - disassemble.h</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">doc-coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntry">147</td>
            <td class="headerCovTableEntryLo">2.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2020-01-30 11:31:10</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span><span class="lineNoCov">          0 : /**</span></a>
<a name="2"><span class="lineNum">       2 </span>            :  * @file arch/x86/disassemble.h</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * @brief x86 ISA disassembler header</a>
<a name="5"><span class="lineNum">       5 </span>            :  *</a>
<a name="6"><span class="lineNum">       6 </span>            :  * This is an x86 ISA disassembler. The disassembly (which is table-based)</a>
<a name="7"><span class="lineNum">       7 </span>            :  * extracts every possible information from an instruction, given a</a>
<a name="8"><span class="lineNum">       8 </span>            :  * pointer to it.</a>
<a name="9"><span class="lineNum">       9 </span>            :  *</a>
<a name="10"><span class="lineNum">      10 </span>            :  * This is a complete disassembler until SSE2 instructions. Newer</a>
<a name="11"><span class="lineNum">      11 </span>            :  * instructions support is far from complete. Although it has been</a>
<a name="12"><span class="lineNum">      12 </span>            :  * extensively tested (it has correctly disassembled the Linux kernel and</a>
<a name="13"><span class="lineNum">      13 </span>            :  * Photoshop), it is extremely possible that some bugs are hidden somewhere.</a>
<a name="14"><span class="lineNum">      14 </span>            :  *</a>
<a name="15"><span class="lineNum">      15 </span>            :  * @copyright</a>
<a name="16"><span class="lineNum">      16 </span>            :  * Copyright (C) 2008-2019 HPDCS Group</a>
<a name="17"><span class="lineNum">      17 </span>            :  * https://hpdcs.github.io</a>
<a name="18"><span class="lineNum">      18 </span>            :  *</a>
<a name="19"><span class="lineNum">      19 </span>            :  * This file is part of ROOT-Sim (ROme OpTimistic Simulator).</a>
<a name="20"><span class="lineNum">      20 </span>            :  *</a>
<a name="21"><span class="lineNum">      21 </span>            :  * ROOT-Sim is free software; you can redistribute it and/or modify it under the</a>
<a name="22"><span class="lineNum">      22 </span>            :  * terms of the GNU General Public License as published by the Free Software</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Foundation; only version 3 of the License applies.</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  * ROOT-Sim is distributed in the hope that it will be useful, but WITHOUT ANY</a>
<a name="26"><span class="lineNum">      26 </span>            :  * WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR</a>
<a name="27"><span class="lineNum">      27 </span>            :  * A PARTICULAR PURPOSE. See the GNU General Public License for more details.</a>
<a name="28"><span class="lineNum">      28 </span>            :  *</a>
<a name="29"><span class="lineNum">      29 </span>            :  * You should have received a copy of the GNU General Public License along with</a>
<a name="30"><span class="lineNum">      30 </span>            :  * ROOT-Sim; if not, write to the Free Software Foundation, Inc.,</a>
<a name="31"><span class="lineNum">      31 </span>            :  * 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</a>
<a name="32"><span class="lineNum">      32 </span>            :  *</a>
<a name="33"><span class="lineNum">      33 </span>            :  * @author Alessandro Pellegrini</a>
<a name="34"><span class="lineNum">      34 </span>            :  * @author Davide Cingolani</a>
<a name="35"><span class="lineNum">      35 </span>            :  * @author Simone Economo</a>
<a name="36"><span class="lineNum">      36 </span>            :  * @author Fernando Visca</a>
<a name="37"><span class="lineNum">      37 </span>            :  * @author Alice Porfirio</a>
<a name="38"><span class="lineNum">      38 </span>            :  *</a>
<a name="39"><span class="lineNum">      39 </span>            :  * @date September 19, 2008</a>
<a name="40"><span class="lineNum">      40 </span>            :  */</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #pragma once</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #if defined(__x86_64__)</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : #include &lt;stdint.h&gt;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &lt;stdbool.h&gt;</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : /// Data fields in instructions are 32-bits</a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">          1 : #define DATA_32 0x01</span></a>
<a name="51"><span class="lineNum">      51 </span>            : /// Address fields in instructions are 32-bits</a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">          1 : #define ADDR_32 0x02</span></a>
<a name="53"><span class="lineNum">      53 </span>            : /// Data fields in instructions are 64-bits</a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">          1 : #define DATA_64 0x04</span></a>
<a name="55"><span class="lineNum">      55 </span>            : /// Address fields in instructions are 64-bits</a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">          1 : #define ADDR_64 0x08</span></a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 : typedef struct insn_info_x86 {</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :         unsigned long flags;            // Insieme di flags contenente informazioni utili generiche riguardo l'istruzione</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :         unsigned char insn[15];         // I byte dell'istruzione (15 è il limite massimo)</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         unsigned char opcode[2];        // L'opcode dell'istruzione</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :         char mnemonic[16];              // Il nome dell'istruzione</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :         unsigned long initial;          // Posizione iniziale nel testo</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         unsigned long insn_size;        // Lunghezza dell'istruzione</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         unsigned long addr;             // Indirizzo puntato dall'istruzione, o 0x00</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         unsigned long span;             // Quanto in memoria verrà riscritto/letto, o 0x00</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         bool has_index_register;        // L'indirizzamento sfrutta un indice?</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         unsigned char ireg;             // Quale registro contiene l'indice?</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         char ireg_mnem[8];              // Mnemonico del registro di indice</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :         bool has_base_register;         // L'indirizzamento sfrutta una base?</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         unsigned char breg;             // Quale registro contiene la base?</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :         char breg_mnem[8];              // Mnemonico del registro</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         bool has_scale;                 // L'indirizzamento utilizza una scala</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         unsigned long scale;            // La scala</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         unsigned long disp_offset;      // Lo spiazzamento del displacement dall'inizio del testo, o 0x00</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :         int disp_size;                  // Dimensione in byte del displacement, o 0x00</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         long long disp;                 // Il valore dello spiazzamento</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         unsigned long immed_offset;     // [SE] Lo spiazzamento dei dati immediati dall'inizio del testo, o 0x00</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         int immed_size;                 // [SE] La dimensione dei dati immediati, o 0x00</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         unsigned long long immed;       // [SE] Il valore dei dati immediati</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         unsigned int opcode_size;       // [DC] Dimensione dell'opcode per l'istruzione</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         int32_t jump_dest;              // Dove punta la jmp</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :         bool uses_rip;</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :         unsigned char rex;              // Il byte REX, o 0x00</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         unsigned char modrm;            // Byte ModR/M o 0x00</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         unsigned char sib;              // Byte SIB o 0x00</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         unsigned char sse_prefix;       // Terzo byte dell'istruzione SSE/SSE2</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         unsigned char prefix[4];        // Prefissi all'istruzione o 0x00</span></a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :         bool dest_is_reg;   // [SE] Indica se la destinazione è un registro</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         unsigned char reg_dest;   // [SE] Codice del registro destinazione (se esiste)</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 : } insn_info_x86;</span></a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            : // [FV] Flags contenenti informazioni utili sul comportamento o la classe delle funzioni</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 : #define I_MEMRD         0x1     // Legge dalla memoria</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 : #define I_MEMWR         0x2     // Scrive sulla memoria</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 : #define I_CTRL          0x4     // Istruzioni della famiglia &quot;test&quot; e &quot;control&quot; che controllano valori di dati o singoli bit</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 : #define I_JUMP          0x8     // Istruzioni della famiglia &quot;jump&quot;, che modificano il flusso di esecuzione del processore</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : #define I_CALL          0x10    // Istruzione del tipo &quot;call&quot;</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 : #define I_RET           0x20    // Istruzione del tipo &quot;call&quot;</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : #define I_CONDITIONAL   0x40    // Istruzione che viene eseguite se e solo se e' soddisfatta una condizione</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 : #define I_STRING        0x80    // Opera su stringhe (e.g. movs, stos, cmps...)</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 : #define I_ALU           0x100   // Esegue operazioni di tipo logico-aritmetico</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 : #define I_FPU           0x200   // Utilizza la Floating Point Unit (FPU)</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 : #define I_MMX           0x400   // Istruzione che utilizza i registri MMX</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 : #define I_XMM           0x800   // Istruzione che utilizza i registri XMM</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 : #define I_SSE           0x1000  // Istruzione SSE</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 : #define I_SSE2          0x2000  // Istruzione SSE2</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 : #define I_PUSHPOP       0x4000  // Istruzione di tipo &quot;push&quot; o di tipo &quot;pop&quot;</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : #define I_STACK         0x8000  // Se l'istruzione opera nello stack</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : #define I_JUMPIND       0x10000 // Indirect Branch</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 : #define I_CALLIND       0x20000 // [SE] Indirect Call</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 : #define I_MEMIND        0x40000 // [SE] Indirect memory address load (LEA)</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : // [FV] Macro per il testing dei flags</a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 : #define IS_MEMRD(X)             ((X)-&gt;flags &amp; I_MEMRD)</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 : #define IS_MEMWR(X)             ((X)-&gt;flags &amp; I_MEMWR)</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 : #define IS_MEMIND(X)            ((X)-&gt;flags &amp; I_MEMIND)</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 : #define IS_CTRL(X)              ((X)-&gt;flags &amp; I_CTRL)</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 : #define IS_JUMP(X)              ((X)-&gt;flags &amp; I_JUMP)</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 : #define IS_JUMPIND(X)           ((X)-&gt;flags &amp; I_JUMPIND)</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 : #define IS_CALL(X)              ((X)-&gt;flags &amp; I_CALL)</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 : #define IS_CALLIND(X)           ((X)-&gt;flags &amp; I_CALLIND)</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 : #define IS_RET(X)               ((X)-&gt;flags &amp; I_RET)</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 : #define IS_CONDITIONAL(X)       ((X)-&gt;flags &amp; I_CONDITIONAL)</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 : #define IS_STRING(X)            ((X)-&gt;flags &amp; I_STRING)</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 : #define IS_ALU(X)               ((X)-&gt;flags &amp; I_ALU)</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 : #define IS_FPU(X)               ((X)-&gt;flags &amp; I_FPU)</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 : #define IS_MMX(X)               ((X)-&gt;flags &amp; I_MMX)</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 : #define IS_XMM(X)               ((X)-&gt;flags &amp; I_XMM)</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 : #define IS_SSE(X)               ((X)-&gt;flags &amp; I_SSE)</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 : #define IS_SSE2(X)              ((X)-&gt;flags &amp; I_SSE2)</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 : #define IS_PUSHPOP(X)           ((X)-&gt;flags &amp; I_PUSHPOP)</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 : #define IS_STACK(X)             ((X)-&gt;flags &amp; I_STACK)</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : // Strings to load macros from the configuration file</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : #define I_MEMRD_S       &quot;I_MEMRD&quot;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 : #define I_MEMWR_S       &quot;I_MEMWR&quot;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 : #define I_MEMIND_S      &quot;I_MEMIND&quot;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 : #define I_CTRL_S        &quot;I_CTRL&quot;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 : #define I_JUMP_S        &quot;I_JUMP&quot;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 : #define I_JUMPIND_S     &quot;I_JUMPIND&quot;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 : #define I_CALL_S        &quot;I_CALL&quot;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 : #define I_CALLIND_S     &quot;I_CALLIND&quot;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 : #define I_RET_S         &quot;I_RET&quot;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : #define I_CONDITIONAL_S &quot;I_CONDITIONAL&quot;</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 : #define I_STRING_S      &quot;I_STRING&quot;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 : #define I_ALU_S         &quot;I_ALU&quot;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 : #define I_FPU_S         &quot;I_FPU&quot;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 : #define I_MMX_S         &quot;I_MMX&quot;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 : #define I_XMM_S         &quot;I_XMM&quot;</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 : #define I_SSE_S         &quot;I_SSE&quot;</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 : #define I_SSE2_S        &quot;I_SSE2&quot;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 : #define I_PUSHPOP_S     &quot;I_PUSHPOP&quot;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 : #define I_STACK_S       &quot;I_STACK&quot;</span></a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            : // Arch-Dependent Instruction Sets</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 : #define UNRECOG_INSN    0</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 : #define X86_INSN        7</span></a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 : #define A32(f) ((f) &amp; ADDR_32) // Indirizzi a 32 bit?</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : #define D32(f) ((f) &amp; DATA_32) // Dati a 32 bit?</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 : #define A64(f) ((f) &amp; ADDR_64) // Indirizzi a 64 bit?</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : #define D64(f) ((f) &amp; DATA_64) // Dati a 64 bit?</span></a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : /* Test sui prefissi */</a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 : #define p_is_group1(p) (((p) == 0xf0)     /* lock */ \</span></a>
<a name="171"><span class="lineNum">     171 </span>            :                         || ((p) == 0xf2)  /* repne/repnz */ \</a>
<a name="172"><span class="lineNum">     172 </span>            :                         || ((p) == 0xf3)) /* rep/repe/repz */</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 : #define p_is_group2(p) (((p) == 0x2e)     /* CS override/branch not taken */ \</span></a>
<a name="175"><span class="lineNum">     175 </span>            :                         || ((p) == 0x36)  /* SS override */ \</a>
<a name="176"><span class="lineNum">     176 </span>            :                         || ((p) == 0x3e)  /* DS override/branch taken */ \</a>
<a name="177"><span class="lineNum">     177 </span>            :                         || ((p) == 0x26)  /* ES override */ \</a>
<a name="178"><span class="lineNum">     178 </span>            :                         || ((p) == 0x64)  /* FS override */ \</a>
<a name="179"><span class="lineNum">     179 </span>            :                         || ((p) == 0x65)) /* GS override */</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : #define p_is_group3(p) ((p) == 0x66) /* opsize override */</span></a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 : #define p_is_group4(p) ((p) == 0x67) /* addr size override */</span></a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : #define is_prefix(o) (p_is_group1 (o) || p_is_group2 (o) \</span></a>
<a name="186"><span class="lineNum">     186 </span>            :                       || p_is_group3 (o) || p_is_group4 (o))</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : #define is_sse_prefix(o) (((o) == 0xf2) || ((o) == 0xf3) || ((o) == 0x66))</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : #define is_rex_prefix(r, mode64) (((r) &gt;= 0x40 &amp;&amp; (r) &lt;= 0x4f ) &amp;&amp; (mode64))</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            : /* Recuperano i bit di interesse del byte REX (i primi 4 bit sono fissi e valgono 0100b) */</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 : #define REXW(r) (((r) &amp; 0x08) &gt;&gt; 3)</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 : #define REXR(r) (((r) &amp; 0x04) &gt;&gt; 2)</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 : #define REXX(r) (((r) &amp; 0x02) &gt;&gt; 1)</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 : #define REXB(r) (((r) &amp; 0x01))</span></a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            : /* Test per le operazioni Jcc */</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : // opcode nell'intervallo 70-7f,e3</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 : #define is_jcc_insn(o) (((o) == 0xe3) || (((o) &gt;= 0x70) &amp;&amp; ((o) &lt;= 0x7f)))</span></a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            : // opcode nell'intervallo 80-8f (quando il primo byte è 0f)</a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 : #define is_esc_jcc_insn(o) (((o) &gt;= 0x80) &amp;&amp; ((o) &lt;= 0x8f))</span></a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            : // Gli operandi dell'istruzione specificano se c'è o meno un byte ModR/M</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 : #define has_modrm(addr) (((addr) == ADDR_C)    \</span></a>
<a name="212"><span class="lineNum">     212 </span>            :                          || ((addr) == ADDR_D) \</a>
<a name="213"><span class="lineNum">     213 </span>            :                          || ((addr) == ADDR_E) \</a>
<a name="214"><span class="lineNum">     214 </span>            :                          || ((addr) == ADDR_G) \</a>
<a name="215"><span class="lineNum">     215 </span>            :                          || ((addr) == ADDR_M) \</a>
<a name="216"><span class="lineNum">     216 </span>            :                          || ((addr) == ADDR_P) \</a>
<a name="217"><span class="lineNum">     217 </span>            :                          || ((addr) == ADDR_Q) \</a>
<a name="218"><span class="lineNum">     218 </span>            :                          || ((addr) == ADDR_R) \</a>
<a name="219"><span class="lineNum">     219 </span>            :                          || ((addr) == ADDR_S) \</a>
<a name="220"><span class="lineNum">     220 </span>            :                          || ((addr) == ADDR_T) \</a>
<a name="221"><span class="lineNum">     221 </span>            :                          || ((addr) == ADDR_V) \</a>
<a name="222"><span class="lineNum">     222 </span>            :                          || ((addr) == ADDR_W))</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            : // È presente un byte SIB se il campo Mod non è 11b, il campo R/M è</a>
<a name="225"><span class="lineNum">     225 </span>            : // 100b e la modalità di indirizzamento è a 32 bit o 64 bit</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 : #define has_sib(modrm, addr) ((((modrm) &amp; 0x07) == 0x04) \</span></a>
<a name="227"><span class="lineNum">     227 </span>            :                               &amp;&amp; (((addr) == SIZE_32) || (addr) == SIZE_64) \</a>
<a name="228"><span class="lineNum">     228 </span>            :                               &amp;&amp; (((modrm) &amp; 0xC0) != 0xC0))</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : // Se il campo Mod è 01b, allora c'è uno spiazzamento di 1 byte. Se il campo</a>
<a name="231"><span class="lineNum">     231 </span>            : // Mod è 10b, e siamo in modalità di indirizzamento a 32/64 bit, allora c'è</a>
<a name="232"><span class="lineNum">     232 </span>            : // uno spiazzamento di 4 byte. Inoltre, se la modalità di indirizzamento è</a>
<a name="233"><span class="lineNum">     233 </span>            : // a 16 bit e il campo Mod è 10b, allora c'è uno spiazzamento di 2 byte.</a>
<a name="234"><span class="lineNum">     234 </span>            : // Se la modalità di indirizzamento è a 32 o 64 bit e sia il campo Mod è 00b sia</a>
<a name="235"><span class="lineNum">     235 </span>            : // il campo R/M è 101b, o il campo Mod è 10b, allora c'è uno spiazzamento</a>
<a name="236"><span class="lineNum">     236 </span>            : // di 4 byte. Altrimenti non c'è spiazzamento.</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 : #define disp_size(modrm, addr) ((((modrm) &amp; 0xC0) == 0x40) ? 1 \</span></a>
<a name="238"><span class="lineNum">     238 </span>            :                                : ((((addr) == SIZE_16) \</a>
<a name="239"><span class="lineNum">     239 </span>            :                                    &amp;&amp; ((((modrm) &amp; 0xC7) == 0x06) \</a>
<a name="240"><span class="lineNum">     240 </span>            :                                        || (((modrm) &amp; 0xC0) == 0x80))) ? 2 \</a>
<a name="241"><span class="lineNum">     241 </span>            :                                    : (((((addr) == SIZE_32) || (addr) == SIZE_64) \</a>
<a name="242"><span class="lineNum">     242 </span>            :                                       &amp;&amp; ((((modrm) &amp; 0xC7) == 0x05) \</a>
<a name="243"><span class="lineNum">     243 </span>            :                                           || (((modrm) &amp; 0xC0) == 0x80))) ? 4\</a>
<a name="244"><span class="lineNum">     244 </span>            :                                      : 0)))</a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 : enum addr_method {</span></a>
<a name="247"><span class="lineNum">     247 </span>            :   ADDR_0, /* Nessun metodo di indirizzamento */</a>
<a name="248"><span class="lineNum">     248 </span>            :   ADDR_A, /* Indirizzamento diretto, nessun byte ModR/M */</a>
<a name="249"><span class="lineNum">     249 </span>            :   ADDR_C, /* Il campo reg del byte ModR/M seleziona un registro di controllo */</a>
<a name="250"><span class="lineNum">     250 </span>            :   ADDR_D, /* Il campo reg del byte ModR/M seleziona un registro di debug */</a>
<a name="251"><span class="lineNum">     251 </span>            :   ADDR_E, /* Il byte ModR/M specifica l'operando: o un registro general purpose</a>
<a name="252"><span class="lineNum">     252 </span>            :              o un offset per un indirizzo di memoria da un segment register</a>
<a name="253"><span class="lineNum">     253 </span>            :              con un registro base, un registro d'indice, un fattore di scala</a>
<a name="254"><span class="lineNum">     254 </span>            :              o spiazzamento */</a>
<a name="255"><span class="lineNum">     255 </span>            :   ADDR_F, /* registro EFLAGS */</a>
<a name="256"><span class="lineNum">     256 </span>            :   ADDR_G, /* Il campo reg del byte ModR/M seleziona un registro generale */</a>
<a name="257"><span class="lineNum">     257 </span>            :   ADDR_I, /* Dati immediati */</a>
<a name="258"><span class="lineNum">     258 </span>            :   ADDR_J, /* L'istruzione contiene un offset relativo, da (E)IP */</a>
<a name="259"><span class="lineNum">     259 </span>            :   ADDR_M, /* Il byte ModR/M può riferirsi solo a memoria */</a>
<a name="260"><span class="lineNum">     260 </span>            :   ADDR_N, /* [FV] Il campo R/M del byte ModR/M indica un registro MMX */</a>
<a name="261"><span class="lineNum">     261 </span>            :   ADDR_O, /* Nessun byte ModR/M. L'op è codificata come word o dword o qword in 64bit */</a>
<a name="262"><span class="lineNum">     262 </span>            :   ADDR_P, /* Il campo reg del byte ModR/M seleziona un registro packed qword MMX */</a>
<a name="263"><span class="lineNum">     263 </span>            :   ADDR_Q, /* Il byte ModR/M specifica o un registro MMX o un indirizzo in memoria (scala, ecc...) */</a>
<a name="264"><span class="lineNum">     264 </span>            :   ADDR_R, /* Il campo reg del byte ModR/M si può riferire solo a un registro generale */</a>
<a name="265"><span class="lineNum">     265 </span>            :   ADDR_S, /* Il campo reg del byte ModR/M seleziona un segment register */</a>
<a name="266"><span class="lineNum">     266 </span>            :   ADDR_T, /* Il campo reg del byte ModR/M seleziona un registro di test */</a>
<a name="267"><span class="lineNum">     267 </span>            :   ADDR_U, // Alice: Il campo R/M del byte ModR/M seleziona un registro XMM</a>
<a name="268"><span class="lineNum">     268 </span>            :   ADDR_V, /* Il campo reg del byte ModR/M seleziona un registro MMX */</a>
<a name="269"><span class="lineNum">     269 </span>            :   ADDR_W, /* Il byte ModR/M seleziona un registro XMM o un indirizzo in memoria (scala, ecc...) */</a>
<a name="270"><span class="lineNum">     270 </span>            :   ADDR_X, /* Indirizzo di memoria da DS:SI */</a>
<a name="271"><span class="lineNum">     271 </span>            :   ADDR_Y, /* Indirizzo di memoria da ES:DI */</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :   /* Registri */</a>
<a name="274"><span class="lineNum">     274 </span>            :   R_START,</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :   R_AL,</a>
<a name="277"><span class="lineNum">     277 </span>            :   R_AH,</a>
<a name="278"><span class="lineNum">     278 </span>            :   R_AX,</a>
<a name="279"><span class="lineNum">     279 </span>            :   R_EAX,</a>
<a name="280"><span class="lineNum">     280 </span>            :   R_RAX,</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            :   R_BL,</a>
<a name="283"><span class="lineNum">     283 </span>            :   R_BH,</a>
<a name="284"><span class="lineNum">     284 </span>            :   R_BX,</a>
<a name="285"><span class="lineNum">     285 </span>            :   R_EBX,</a>
<a name="286"><span class="lineNum">     286 </span>            :   R_RBX,</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :   R_CL,</a>
<a name="289"><span class="lineNum">     289 </span>            :   R_CH,</a>
<a name="290"><span class="lineNum">     290 </span>            :   R_CX,</a>
<a name="291"><span class="lineNum">     291 </span>            :   R_ECX,</a>
<a name="292"><span class="lineNum">     292 </span>            :   R_RCX,</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :   R_DL,</a>
<a name="295"><span class="lineNum">     295 </span>            :   R_DH,</a>
<a name="296"><span class="lineNum">     296 </span>            :   R_DX,</a>
<a name="297"><span class="lineNum">     297 </span>            :   R_EDX,</a>
<a name="298"><span class="lineNum">     298 </span>            :   R_RDX,</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            :   R_SIL,</a>
<a name="301"><span class="lineNum">     301 </span>            :   R_SI,</a>
<a name="302"><span class="lineNum">     302 </span>            :   R_ESI,</a>
<a name="303"><span class="lineNum">     303 </span>            :   R_RSI,</a>
<a name="304"><span class="lineNum">     304 </span>            :   R_DIL,</a>
<a name="305"><span class="lineNum">     305 </span>            :   R_DI,</a>
<a name="306"><span class="lineNum">     306 </span>            :   R_EDI,</a>
<a name="307"><span class="lineNum">     307 </span>            :   R_RDI,</a>
<a name="308"><span class="lineNum">     308 </span>            :   R_BP,</a>
<a name="309"><span class="lineNum">     309 </span>            :   R_EBP,</a>
<a name="310"><span class="lineNum">     310 </span>            :   R_SPL,</a>
<a name="311"><span class="lineNum">     311 </span>            :   R_SP,</a>
<a name="312"><span class="lineNum">     312 </span>            :   R_ESP,</a>
<a name="313"><span class="lineNum">     313 </span>            :   R_RSP,</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :   /* segment registers */</a>
<a name="316"><span class="lineNum">     316 </span>            :   R_CS,</a>
<a name="317"><span class="lineNum">     317 </span>            :   R_DS,</a>
<a name="318"><span class="lineNum">     318 </span>            :   R_SS,</a>
<a name="319"><span class="lineNum">     319 </span>            :   R_ES,</a>
<a name="320"><span class="lineNum">     320 </span>            :   R_FS,</a>
<a name="321"><span class="lineNum">     321 </span>            :   R_GS,</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :   /* EFLAGS */</a>
<a name="324"><span class="lineNum">     324 </span>            :   R_F,</a>
<a name="325"><span class="lineNum">     325 </span>            :   R_EF,</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            :   /* EIP */</a>
<a name="328"><span class="lineNum">     328 </span>            :   R_IP,</a>
<a name="329"><span class="lineNum">     329 </span>            :   R_EIP,</a>
<a name="330"><span class="lineNum">     330 </span>            :   R_RIP,</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :   /* floating point registers */</a>
<a name="333"><span class="lineNum">     333 </span>            :   R_ST0,</a>
<a name="334"><span class="lineNum">     334 </span>            :   R_ST1,</a>
<a name="335"><span class="lineNum">     335 </span>            :   R_ST2,</a>
<a name="336"><span class="lineNum">     336 </span>            :   R_ST3,</a>
<a name="337"><span class="lineNum">     337 </span>            :   R_ST4,</a>
<a name="338"><span class="lineNum">     338 </span>            :   R_ST5,</a>
<a name="339"><span class="lineNum">     339 </span>            :   R_ST6,</a>
<a name="340"><span class="lineNum">     340 </span>            :   R_ST7,</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :   /* Extra registers in 64bit mode */</a>
<a name="343"><span class="lineNum">     343 </span>            :   R_R8L,</a>
<a name="344"><span class="lineNum">     344 </span>            :   R_R8W,</a>
<a name="345"><span class="lineNum">     345 </span>            :   R_R8D,</a>
<a name="346"><span class="lineNum">     346 </span>            :   R_R8,</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            :   R_R9L,</a>
<a name="349"><span class="lineNum">     349 </span>            :   R_R9W,</a>
<a name="350"><span class="lineNum">     350 </span>            :   R_R9D,</a>
<a name="351"><span class="lineNum">     351 </span>            :   R_R9,</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :   R_R10L,</a>
<a name="354"><span class="lineNum">     354 </span>            :   R_R10W,</a>
<a name="355"><span class="lineNum">     355 </span>            :   R_R10D,</a>
<a name="356"><span class="lineNum">     356 </span>            :   R_R10,</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :   R_R11L,</a>
<a name="359"><span class="lineNum">     359 </span>            :   R_R11W,</a>
<a name="360"><span class="lineNum">     360 </span>            :   R_R11D,</a>
<a name="361"><span class="lineNum">     361 </span>            :   R_R11,</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            :   R_R12L,</a>
<a name="364"><span class="lineNum">     364 </span>            :   R_R12W,</a>
<a name="365"><span class="lineNum">     365 </span>            :   R_R12D,</a>
<a name="366"><span class="lineNum">     366 </span>            :   R_R12,</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :   R_R13L,</a>
<a name="369"><span class="lineNum">     369 </span>            :   R_R13W,</a>
<a name="370"><span class="lineNum">     370 </span>            :   R_R13D,</a>
<a name="371"><span class="lineNum">     371 </span>            :   R_R13,</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :   R_R14L,</a>
<a name="374"><span class="lineNum">     374 </span>            :   R_R14W,</a>
<a name="375"><span class="lineNum">     375 </span>            :   R_R14D,</a>
<a name="376"><span class="lineNum">     376 </span>            :   R_R14,</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :   R_R15L,</a>
<a name="379"><span class="lineNum">     379 </span>            :   R_R15W,</a>
<a name="380"><span class="lineNum">     380 </span>            :   R_R15D,</a>
<a name="381"><span class="lineNum">     381 </span>            :   R_R15,</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            :   /* MMX registers */</a>
<a name="385"><span class="lineNum">     385 </span>            :   R_MM0,</a>
<a name="386"><span class="lineNum">     386 </span>            :   R_MM1,</a>
<a name="387"><span class="lineNum">     387 </span>            :   R_MM2,</a>
<a name="388"><span class="lineNum">     388 </span>            :   R_MM3,</a>
<a name="389"><span class="lineNum">     389 </span>            :   R_MM4,</a>
<a name="390"><span class="lineNum">     390 </span>            :   R_MM5,</a>
<a name="391"><span class="lineNum">     391 </span>            :   R_MM6,</a>
<a name="392"><span class="lineNum">     392 </span>            :   R_MM7,</a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            :   /* SSE/SSE2 registers */</a>
<a name="395"><span class="lineNum">     395 </span>            :   R_XMM0,</a>
<a name="396"><span class="lineNum">     396 </span>            :   R_XMM1,</a>
<a name="397"><span class="lineNum">     397 </span>            :   R_XMM2,</a>
<a name="398"><span class="lineNum">     398 </span>            :   R_XMM3,</a>
<a name="399"><span class="lineNum">     399 </span>            :   R_XMM4,</a>
<a name="400"><span class="lineNum">     400 </span>            :   R_XMM5,</a>
<a name="401"><span class="lineNum">     401 </span>            :   R_XMM6,</a>
<a name="402"><span class="lineNum">     402 </span>            :   R_XMM7,</a>
<a name="403"><span class="lineNum">     403 </span>            :   R_XMM8,</a>
<a name="404"><span class="lineNum">     404 </span>            :   R_XMM9,</a>
<a name="405"><span class="lineNum">     405 </span>            :   R_XMM10,</a>
<a name="406"><span class="lineNum">     406 </span>            :   R_XMM11,</a>
<a name="407"><span class="lineNum">     407 </span>            :   R_XMM12,</a>
<a name="408"><span class="lineNum">     408 </span>            :   R_XMM13,</a>
<a name="409"><span class="lineNum">     409 </span>            :   R_XMM14,</a>
<a name="410"><span class="lineNum">     410 </span>            :   R_XMM15,</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :   R_END,</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span>            :   /* Valore immediato interno all'istruzione (D0, D1) */</a>
<a name="415"><span class="lineNum">     415 </span>            :   IMMED_1, /* il valore 1 */</a>
<a name="416"><span class="lineNum">     416 </span>            : };</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 : enum operand_type {</span></a>
<a name="419"><span class="lineNum">     419 </span>            :   OP_0,  /* nessun tipo */</a>
<a name="420"><span class="lineNum">     420 </span>            :   OP_A,  /* due oper da 1 word o 2 operandi dword in mem (dipende dall'attr opsize) */</a>
<a name="421"><span class="lineNum">     421 </span>            :   OP_B,  /* byte, indifferentemente dall'attrib opsize */</a>
<a name="422"><span class="lineNum">     422 </span>            :   OP_C,  /* byte o word, a seconda dell'attrib opsize */</a>
<a name="423"><span class="lineNum">     423 </span>            :   OP_D,  /* dword, indifferentemente dall'attributo opsize */</a>
<a name="424"><span class="lineNum">     424 </span>            :   OP_DQ, /* dqword, indifferentemebre dall'attr opsize */</a>
<a name="425"><span class="lineNum">     425 </span>            :   OP_P,  /* puntatore di 32 o 48 bit a seconda dell'attributo opsize */</a>
<a name="426"><span class="lineNum">     426 </span>            :   OP_PI, /* Registro MMX qword */</a>
<a name="427"><span class="lineNum">     427 </span>            :   OP_PS, /* 128 bit packed single float [FV] o 256 bit */</a>
<a name="428"><span class="lineNum">     428 </span>            :   OP_Q,  /* qword, indifferentemente dall'att opsize */</a>
<a name="429"><span class="lineNum">     429 </span>            :   OP_S,  /* 6 byte pseudo-descriptor */</a>
<a name="430"><span class="lineNum">     430 </span>            :   OP_SS, /* Elemento scalare di un packed single float a 128 bit */</a>
<a name="431"><span class="lineNum">     431 </span>            :   OP_SI, /* registro dword (es: eax) */</a>
<a name="432"><span class="lineNum">     432 </span>            :   OP_V,  /* word o dword, a seconda dell'attributo opsize */</a>
<a name="433"><span class="lineNum">     433 </span>            :   OP_W,  /* word, indifferentemente dall'attributo opsize */</a>
<a name="434"><span class="lineNum">     434 </span>            :   OP_PD, /* registri dqword o xmm [FV] 128 bit o 256 bit packed double-precision float */</a>
<a name="435"><span class="lineNum">     435 </span>            :   OP_SD, /* registri qword o xmm */</a>
<a name="436"><span class="lineNum">     436 </span>            :   OP_E,  /* usato quando i registri sono codificati direttamente */</a>
<a name="437"><span class="lineNum">     437 </span>            :   OP_Y,  /* [FV] doubleword o quadword (in modalita' 64 bit), a seconda dell'attributo operand-size */</a>
<a name="438"><span class="lineNum">     438 </span>            :   OP_FS,         /* [FV] 14 o 24 byte in memoria, a seconda di operand-size (usato da istruzioni load/store FPU state) */</a>
<a name="439"><span class="lineNum">     439 </span>            :   OP_FSR,        /* [FV] 94 o 108 byte in memoria, a seconda di operand-size (usato da istruzioni FRSTOR/FSAVE FPU</a>
<a name="440"><span class="lineNum">     440 </span>            :                           * state piu' 80 bit registri FPU) */</a>
<a name="441"><span class="lineNum">     441 </span>            :   OP_M80,        /* 80 bit in memoria */</a>
<a name="442"><span class="lineNum">     442 </span>            :   OP_M512byte    /* 512 byte in memoria */</a>
<a name="443"><span class="lineNum">     443 </span>            : };</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 : enum op_size {</span></a>
<a name="446"><span class="lineNum">     446 </span>            :   SIZE_8, //Alice</a>
<a name="447"><span class="lineNum">     447 </span>            :   SIZE_16,</a>
<a name="448"><span class="lineNum">     448 </span>            :   SIZE_32,</a>
<a name="449"><span class="lineNum">     449 </span>            :   SIZE_64</a>
<a name="450"><span class="lineNum">     450 </span>            : };</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            : /* dimensione operando / indirizzo */</a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 : enum reg_size {</span></a>
<a name="454"><span class="lineNum">     454 </span>            :   REG_SIZE_8, REG_SIZE_16, REG_SIZE_32, REG_SIZE_64, REG_SIZE_128</a>
<a name="455"><span class="lineNum">     455 </span>            : };</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            : // Per tenere traccia dello stato dell'interpretazione</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 : struct disassembly_state {</span></a>
<a name="460"><span class="lineNum">     460 </span>            :   enum op_size opd_size;        // Dimensione dell'operando corrente</a>
<a name="461"><span class="lineNum">     461 </span>            :   enum op_size addr_size;       // Dimensione dell'indirizzo corrente</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :   unsigned char *text;          // Sezione testo corrente (su cui si opera)</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :   unsigned long pos;            // Posizione corrente nel testo</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :   unsigned char rex;            // Il byte REX, o 0x00</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :   bool mode64;                  // Stiamo eseguendo a 32 o a 64 bit?</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :   unsigned char opcode[2];      // Opcode corrente</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :   unsigned char modrm;          // Byte ModR/M o 0x00</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :   bool read_modrm;              // Indica se il byte ModR/M è stato letto</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :   unsigned char sib;            // Byte SIB o 0x00</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :   unsigned long disp_offset;    // L'inizio del displacement o 0</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :   int disp_size;                // Dimensione in byte del displacement</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :   unsigned long immed_offset;   // L'inizio dei dati immediati o 0</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :   int immed_size;               // La dimensione dei dati immediati</span></a>
<a name="474"><span class="lineNum">     474 </span>            :   enum addr_method addr[3];     // Codice per il metodo di indirizzamento</a>
<a name="475"><span class="lineNum">     475 </span>            :   enum operand_type op[3];      // Codice per il tipo di operando</a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :   unsigned char prefix[4];      // Prefissi all'istruzione o 0x00</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :   unsigned char sse_prefix;     // Terzo byte dell'istruzione SSE/SSE2</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :   unsigned long orig_pos;       // Posizione iniziale nel testo</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :   bool read_dest;               // Indica se è stata analizzata la destinazione</span></a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :   // [FV] Flag indicante se l'istruzione usi un indirizzamento RIP_Relative o meno</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :   bool uses_rip;</span></a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :   insn_info_x86 *instrument;    // Struttura dati per gestire l'instrumentazione</span></a>
<a name="485"><span class="lineNum">     485 </span>            : };</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 : struct _insn {</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :   char *instruction;    // Nome dell'istruzione (es: &quot;mov&quot;)</span></a>
<a name="490"><span class="lineNum">     490 </span>            :   enum addr_method addr_method[3];      // Metodo di indirizzamento (Appendice A di IA-32 SDM)</a>
<a name="491"><span class="lineNum">     491 </span>            :   enum operand_type operand_type[3];    // Tipo corrispondete (sempre dall'appendice A)</a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :   void (*esc_function)(struct disassembly_state *);     // Gestore dei byte addizionali dell'opcode</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :   unsigned long flags;  // Flag contenente info utili sull'istruzione (così come definiti in &quot;instruction.h&quot;)</span></a>
<a name="494"><span class="lineNum">     494 </span>            : };</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 : typedef struct _insn insn, *insn_table;</span></a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 : extern void x86_disassemble_instruction(unsigned char *text, unsigned long *pos, insn_info_x86 *instrument, char flags);</span></a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            : #endif /* defined(__x86_64__) */</a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
