/*
 * stm32f407xx.h
 *
 *  Created on: Jul 4, 2021
 *      Author: Navjeevan
 */

#ifndef STM32F407XX_H_
#define STM32F407XX_H_

/*MEMORY RELATED DEFINITIONS*/
#define FLASH_BASEADDR				0x80000000U			//BASE ADDRESS OF FLASH MEMORY
#define SRAM1_BASEADDR				0x20000000U			//BASE ADDRESS OF SRAM1
#define SRAM2_BASEADDR				0x2001C000U			//BASE ADDRESS OF SRAM2
#define SYSTEM_MEM_BASEADDR			0x1FFF0000U			//BASE ADDRESS OF SYSTEM MEMORY/ROM
#define OTP_AREA_BASEADDR			0x1FFF7800U			//BASE ADDRESS OF OTP AREAS

/*BUS RELATED DEFINITIONS*/
#define AHB1_BASEADDR				0x40020000U
#define AHB2_BASEADDR				0x50000000U
#define AHB3_BASEADDR				0xA0000000U
#define APB1_BASEADDR				0x40000000U
#define APB2_BASEADDR				0x40010000U

/*GPIO DEFINITIONS*/
#define GPIOA_BASEADDR				0x40020000U
#define GPIOB_BASEADDR				0x40020400U
#define GPIOC_BASEADDR				0x40020800U
#define GPIOD_BASEADDR
#define GPIOE_BASEADDR
#define GPIOF_BASEADDR
#define GPIOG_BASEADDR
#define GPIOH_BASEADDR
#define GPIOI_BASEADDR
#define GPIOJ_BASEADDR
#define

#endif /* STM32F407XX_H_ */
