["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/PC4$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegFD.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegFD$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/R_I.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/DataMemory.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/control_unit.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Branch.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Top.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Branch$.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/imm$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Fetch$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Core$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegFile$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegDE.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/control_unit$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/InstMem$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/M_ex$.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/InstMem.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/WriteBack.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Fetch.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/decode$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/WriteBack$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegMW$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/For_PC.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegFile.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Top$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegEM.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/PC4$.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/R_I$.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/ALU$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/Core.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/DataMemory$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/For_PC$.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegEM$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/PC$.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/PC4.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/decode.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/ALU.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/M_ex.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/PC$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegMW.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/RegDE$$anon$1.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/PC.class","/home/adeia/5 Stage/target/scala-2.12/classes/f_stage/imm.class","/home/adeia/5 Stage/target/scala-2.12/zinc/inc_compile_2.12.zip"]]