INFO: [HLS 200-10] Running 'E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'martina' (Windows NT_amd64 version 6.2) on Sat Dec 30 01:53:50 +0200 2023
INFO: [HLS 200-10] In directory 'E:/Martina/Senior2/ML/AlexNet/MP1'
INFO: [HLS 200-10] Opening project 'E:/Martina/Senior2/ML/AlexNet/MP1/MP1'.
INFO: [HLS 200-10] Adding design file 'MP1.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/Martina/Senior2/ML/AlexNet/MP1/MP1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MP1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.340 ; gain = 18.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.340 ; gain = 18.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 110.246 ; gain = 25.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 114.105 ; gain = 29.441
INFO: [XFORM 203-602] Inlining function 'max' into 'maxPooling' (MP1.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 140.004 ; gain = 55.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 141.980 ; gain = 57.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.824 seconds; current allocated memory: 101.242 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.692 seconds; current allocated memory: 101.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.329 seconds; current allocated memory: 101.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'maxPooling_pool_values_V' to 'maxPooling_pool_vbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPooling'.
INFO: [HLS 200-111]  Elapsed time: 1.891 seconds; current allocated memory: 102.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'main_convolutionOutput_V' to 'main_convolutionOcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_poolingResult_V' to 'main_poolingResuldEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 2.853 seconds; current allocated memory: 103.159 MB.
INFO: [RTMG 210-278] Implementing memory 'maxPooling_pool_vbkb_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'main_convolutionOcud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'main_convolutionOcud_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'main_poolingResuldEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:31 . Memory (MB): peak = 157.312 ; gain = 72.648
INFO: [SYSC 207-301] Generating SystemC RTL for main.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-112] Total elapsed time: 90.917 seconds; peak allocated memory: 103.159 MB.
