// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VAzadi_top_verilator__Syms.h"


void VAzadi_top_verilator::traceInitSub4(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11976,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+11977,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+11978,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+11980,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+11981,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+11982,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+11983,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+11984,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+11985,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+11986,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+11987,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+11988,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11989,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11990,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+11991,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+11992,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+11994,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+11995,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+11996,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+11997,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+11999,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+12000,"Azadi_top_verilator top_verilator i2c0 reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+12001,"Azadi_top_verilator top_verilator i2c0 reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+12002,"Azadi_top_verilator top_verilator i2c0 reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator i2c0 reg2hw rdata re", false,-1);
        tracep->declBus(c+12004,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+12005,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+12006,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata start q", false,-1);
        tracep->declBit(c+12007,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata start qe", false,-1);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata stop q", false,-1);
        tracep->declBit(c+12009,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata read q", false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata read qe", false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+12015,"Azadi_top_verilator top_verilator i2c0 reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+12017,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+12020,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+12022,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator i2c0 reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator i2c0 reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator i2c0 reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator i2c0 reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+12033,"Azadi_top_verilator top_verilator i2c0 reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+12034,"Azadi_top_verilator top_verilator i2c0 reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+12035,"Azadi_top_verilator top_verilator i2c0 reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+12036,"Azadi_top_verilator top_verilator i2c0 reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+12037,"Azadi_top_verilator top_verilator i2c0 reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+12038,"Azadi_top_verilator top_verilator i2c0 reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+12039,"Azadi_top_verilator top_verilator i2c0 reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+12040,"Azadi_top_verilator top_verilator i2c0 reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+12041,"Azadi_top_verilator top_verilator i2c0 reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator i2c0 reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+12043,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+12044,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+12046,"Azadi_top_verilator top_verilator i2c0 reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+12048,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+12049,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator i2c0 reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator i2c0 reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator i2c0 reg2hw txdata qe", false,-1);
        tracep->declBit(c+12053,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+12054,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+12055,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+12056,"Azadi_top_verilator top_verilator i2c0 reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+12057,"Azadi_top_verilator top_verilator i2c0 reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+10260,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+10261,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+10262,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+10263,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+10264,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+10265,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+10266,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+10267,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+10268,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+10269,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+10270,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+10271,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+10273,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+10274,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+10275,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+10276,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+10277,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+10278,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+10280,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+10282,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+10283,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+10284,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+10285,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+10287,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+10289,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+10291,"Azadi_top_verilator top_verilator i2c0 hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator i2c0 hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+10293,"Azadi_top_verilator top_verilator i2c0 hw2reg status rxfull d", false,-1);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator i2c0 hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+10295,"Azadi_top_verilator top_verilator i2c0 hw2reg status hostidle d", false,-1);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator i2c0 hw2reg status targetidle d", false,-1);
        tracep->declBit(c+10297,"Azadi_top_verilator top_verilator i2c0 hw2reg status rxempty d", false,-1);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator i2c0 hw2reg status txfull d", false,-1);
        tracep->declBit(c+10299,"Azadi_top_verilator top_verilator i2c0 hw2reg status acqfull d", false,-1);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator i2c0 hw2reg status txempty d", false,-1);
        tracep->declBit(c+10301,"Azadi_top_verilator top_verilator i2c0 hw2reg status acqempty d", false,-1);
        tracep->declBus(c+10302,"Azadi_top_verilator top_verilator i2c0 hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+10304,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+10306,"Azadi_top_verilator top_verilator i2c0 hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator i2c0 hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+10308,"Azadi_top_verilator top_verilator i2c0 hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator i2c0 hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+10310,"Azadi_top_verilator top_verilator i2c0 hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 scl_int", false,-1);
        tracep->declBit(c+12477,"Azadi_top_verilator top_verilator i2c0 sda_int", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg rst_ni", false,-1);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator i2c0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3123,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator i2c0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+11937,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11938,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+11939,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11940,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+11941,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+11942,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+11943,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+11944,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+11945,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+11946,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11947,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+11948,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+11950,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+11951,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+11952,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+11953,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11954,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+11955,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11956,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+11958,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+11959,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+11960,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+11961,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+11962,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11963,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+11964,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+11965,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+11966,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+11967,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+11968,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+11969,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+11970,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11971,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11972,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+11973,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+11974,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11976,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+11977,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+11978,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+11980,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+11981,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+11982,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+11983,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+11984,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+11985,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+11986,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+11987,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+11988,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11989,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11990,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+11991,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+11992,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+11994,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+11995,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+11996,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+11997,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+11999,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+12000,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+12001,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+12002,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw rdata re", false,-1);
        tracep->declBus(c+12004,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+12005,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+12006,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata start q", false,-1);
        tracep->declBit(c+12007,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata start qe", false,-1);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata stop q", false,-1);
        tracep->declBit(c+12009,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata read q", false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata read qe", false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+12015,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+12017,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+12020,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+12022,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+12033,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+12034,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+12035,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+12036,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+12037,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+12038,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+12039,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+12040,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+12041,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+12043,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+12044,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+12046,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+12048,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+12049,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw txdata qe", false,-1);
        tracep->declBit(c+12053,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+12054,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+12055,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+12056,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+12057,"Azadi_top_verilator top_verilator i2c0 u_reg reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+10260,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+10261,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+10262,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+10263,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+10264,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+10265,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+10266,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+10267,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+10268,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+10269,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+10270,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+10271,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+10273,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+10274,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+10275,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+10276,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+10277,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+10278,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+10280,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+10282,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+10283,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+10284,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+10285,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+10287,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+10289,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+10291,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+10293,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status rxfull d", false,-1);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+10295,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status hostidle d", false,-1);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status targetidle d", false,-1);
        tracep->declBit(c+10297,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status rxempty d", false,-1);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status txfull d", false,-1);
        tracep->declBit(c+10299,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status acqfull d", false,-1);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status txempty d", false,-1);
        tracep->declBit(c+10301,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg status acqempty d", false,-1);
        tracep->declBus(c+10302,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+10304,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+10306,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+10308,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+10310,"Azadi_top_verilator top_verilator i2c0 u_reg hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator i2c0 u_reg devmode_i", false,-1);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator i2c0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator i2c0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+12058,"Azadi_top_verilator top_verilator i2c0 u_reg reg_we", false,-1);
        tracep->declBit(c+12059,"Azadi_top_verilator top_verilator i2c0 u_reg reg_re", false,-1);
        tracep->declBus(c+8587,"Azadi_top_verilator top_verilator i2c0 u_reg reg_addr", false,-1, 6,0);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator i2c0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8589,"Azadi_top_verilator top_verilator i2c0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+12509,"Azadi_top_verilator top_verilator i2c0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+8781,"Azadi_top_verilator top_verilator i2c0 u_reg reg_error", false,-1);
        tracep->declBit(c+8782,"Azadi_top_verilator top_verilator i2c0 u_reg addrmiss", false,-1);
        tracep->declBit(c+12060,"Azadi_top_verilator top_verilator i2c0 u_reg wr_err", false,-1);
        tracep->declBus(c+12509,"Azadi_top_verilator top_verilator i2c0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+3123,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator i2c0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+2785,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_qs", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_wd", false,-1);
        tracep->declBit(c+12061,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_watermark_we", false,-1);
        tracep->declBit(c+2786,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_qs", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_wd", false,-1);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_watermark_we", false,-1);
        tracep->declBit(c+2787,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_qs", false,-1);
        tracep->declBit(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_wd", false,-1);
        tracep->declBit(c+12063,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_fmt_overflow_we", false,-1);
        tracep->declBit(c+2788,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_qs", false,-1);
        tracep->declBit(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_wd", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_rx_overflow_we", false,-1);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_qs", false,-1);
        tracep->declBit(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_wd", false,-1);
        tracep->declBit(c+12065,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_nak_we", false,-1);
        tracep->declBit(c+2790,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_qs", false,-1);
        tracep->declBit(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_wd", false,-1);
        tracep->declBit(c+12066,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_scl_interference_we", false,-1);
        tracep->declBit(c+2791,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_qs", false,-1);
        tracep->declBit(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_wd", false,-1);
        tracep->declBit(c+12067,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_interference_we", false,-1);
        tracep->declBit(c+2792,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_qs", false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_wd", false,-1);
        tracep->declBit(c+12068,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_stretch_timeout_we", false,-1);
        tracep->declBit(c+2793,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_qs", false,-1);
        tracep->declBit(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_wd", false,-1);
        tracep->declBit(c+12069,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_sda_unstable_we", false,-1);
        tracep->declBit(c+2794,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_qs", false,-1);
        tracep->declBit(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_wd", false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_trans_complete_we", false,-1);
        tracep->declBit(c+2795,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_qs", false,-1);
        tracep->declBit(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_wd", false,-1);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_empty_we", false,-1);
        tracep->declBit(c+2796,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_qs", false,-1);
        tracep->declBit(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_wd", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_nonempty_we", false,-1);
        tracep->declBit(c+2797,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_qs", false,-1);
        tracep->declBit(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_wd", false,-1);
        tracep->declBit(c+12073,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_tx_overflow_we", false,-1);
        tracep->declBit(c+2798,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_qs", false,-1);
        tracep->declBit(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_wd", false,-1);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_acq_overflow_we", false,-1);
        tracep->declBit(c+2799,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_qs", false,-1);
        tracep->declBit(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_wd", false,-1);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_ack_stop_we", false,-1);
        tracep->declBit(c+2800,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_qs", false,-1);
        tracep->declBit(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_wd", false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator i2c0 u_reg intr_state_host_timeout_we", false,-1);
        tracep->declBit(c+3052,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_qs", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_wd", false,-1);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_watermark_we", false,-1);
        tracep->declBit(c+3053,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_qs", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_wd", false,-1);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_watermark_we", false,-1);
        tracep->declBit(c+3054,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_qs", false,-1);
        tracep->declBit(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_wd", false,-1);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_fmt_overflow_we", false,-1);
        tracep->declBit(c+3055,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_qs", false,-1);
        tracep->declBit(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_wd", false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_rx_overflow_we", false,-1);
        tracep->declBit(c+3056,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_qs", false,-1);
        tracep->declBit(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_wd", false,-1);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_nak_we", false,-1);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_qs", false,-1);
        tracep->declBit(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_wd", false,-1);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_scl_interference_we", false,-1);
        tracep->declBit(c+3058,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_qs", false,-1);
        tracep->declBit(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_wd", false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_interference_we", false,-1);
        tracep->declBit(c+3059,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_qs", false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_wd", false,-1);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_stretch_timeout_we", false,-1);
        tracep->declBit(c+3060,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_qs", false,-1);
        tracep->declBit(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_wd", false,-1);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_sda_unstable_we", false,-1);
        tracep->declBit(c+3061,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_qs", false,-1);
        tracep->declBit(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_wd", false,-1);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_trans_complete_we", false,-1);
        tracep->declBit(c+3062,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_qs", false,-1);
        tracep->declBit(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_wd", false,-1);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_empty_we", false,-1);
        tracep->declBit(c+3063,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_qs", false,-1);
        tracep->declBit(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_wd", false,-1);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_nonempty_we", false,-1);
        tracep->declBit(c+3064,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_qs", false,-1);
        tracep->declBit(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_wd", false,-1);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_tx_overflow_we", false,-1);
        tracep->declBit(c+3065,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_qs", false,-1);
        tracep->declBit(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_wd", false,-1);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_acq_overflow_we", false,-1);
        tracep->declBit(c+3066,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_qs", false,-1);
        tracep->declBit(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_wd", false,-1);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_ack_stop_we", false,-1);
        tracep->declBit(c+3067,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_qs", false,-1);
        tracep->declBit(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_wd", false,-1);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator i2c0 u_reg intr_enable_host_timeout_we", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_watermark_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_watermark_we", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_watermark_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_watermark_we", false,-1);
        tracep->declBit(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_overflow_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_fmt_overflow_we", false,-1);
        tracep->declBit(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_overflow_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_rx_overflow_we", false,-1);
        tracep->declBit(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_nak_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_nak_we", false,-1);
        tracep->declBit(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_scl_interference_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_scl_interference_we", false,-1);
        tracep->declBit(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_interference_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_interference_we", false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_stretch_timeout_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_stretch_timeout_we", false,-1);
        tracep->declBit(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_unstable_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_sda_unstable_we", false,-1);
        tracep->declBit(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_trans_complete_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_trans_complete_we", false,-1);
        tracep->declBit(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_empty_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_empty_we", false,-1);
        tracep->declBit(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_nonempty_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_nonempty_we", false,-1);
        tracep->declBit(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_overflow_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_tx_overflow_we", false,-1);
        tracep->declBit(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_acq_overflow_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_acq_overflow_we", false,-1);
        tracep->declBit(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_ack_stop_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_ack_stop_we", false,-1);
        tracep->declBit(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_host_timeout_wd", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg intr_test_host_timeout_we", false,-1);
        tracep->declBit(c+3068,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_qs", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_wd", false,-1);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enablehost_we", false,-1);
        tracep->declBit(c+3069,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_qs", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_wd", false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator i2c0 u_reg ctrl_enabletarget_we", false,-1);
        tracep->declBit(c+10311,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtfull_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtfull_re", false,-1);
        tracep->declBit(c+10312,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxfull_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxfull_re", false,-1);
        tracep->declBit(c+10313,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtempty_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_fmtempty_re", false,-1);
        tracep->declBit(c+10314,"Azadi_top_verilator top_verilator i2c0 u_reg status_hostidle_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_hostidle_re", false,-1);
        tracep->declBit(c+10315,"Azadi_top_verilator top_verilator i2c0 u_reg status_targetidle_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_targetidle_re", false,-1);
        tracep->declBit(c+10316,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxempty_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_rxempty_re", false,-1);
        tracep->declBit(c+10317,"Azadi_top_verilator top_verilator i2c0 u_reg status_txfull_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_txfull_re", false,-1);
        tracep->declBit(c+10318,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqfull_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqfull_re", false,-1);
        tracep->declBit(c+10319,"Azadi_top_verilator top_verilator i2c0 u_reg status_txempty_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_txempty_re", false,-1);
        tracep->declBit(c+10320,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqempty_qs", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg status_acqempty_re", false,-1);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator i2c0 u_reg rdata_qs", false,-1, 7,0);
        tracep->declBit(c+8785,"Azadi_top_verilator top_verilator i2c0 u_reg rdata_re", false,-1);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_fbyte_wd", false,-1, 7,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_fbyte_we", false,-1);
        tracep->declBit(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_start_wd", false,-1);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_start_we", false,-1);
        tracep->declBit(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_stop_wd", false,-1);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_stop_we", false,-1);
        tracep->declBit(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_read_wd", false,-1);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_read_we", false,-1);
        tracep->declBit(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_rcont_wd", false,-1);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_rcont_we", false,-1);
        tracep->declBit(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_nakok_wd", false,-1);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator i2c0 u_reg fdata_nakok_we", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxrst_wd", false,-1);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxrst_we", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtrst_wd", false,-1);
        tracep->declBit(c+12102,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtrst_we", false,-1);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_qs", false,-1, 2,0);
        tracep->declBus(c+8607,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_wd", false,-1, 2,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_rxilvl_we", false,-1);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_qs", false,-1, 1,0);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_wd", false,-1, 1,0);
        tracep->declBit(c+12104,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_fmtilvl_we", false,-1);
        tracep->declBit(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_acqrst_wd", false,-1);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_acqrst_we", false,-1);
        tracep->declBit(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_txrst_wd", false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_ctrl_txrst_we", false,-1);
        tracep->declBus(c+10322,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_fmtlvl_qs", false,-1, 5,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_fmtlvl_re", false,-1);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_txlvl_qs", false,-1, 5,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_txlvl_re", false,-1);
        tracep->declBus(c+10324,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_rxlvl_qs", false,-1, 5,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_rxlvl_re", false,-1);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_acqlvl_qs", false,-1, 5,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg fifo_status_acqlvl_re", false,-1);
        tracep->declBit(c+3380,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_qs", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_wd", false,-1);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_txovrden_we", false,-1);
        tracep->declBit(c+3072,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_qs", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_wd", false,-1);
        tracep->declBit(c+12108,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sclval_we", false,-1);
        tracep->declBit(c+3073,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_qs", false,-1);
        tracep->declBit(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_wd", false,-1);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator i2c0 u_reg ovrd_sdaval_we", false,-1);
        tracep->declBus(c+10326,"Azadi_top_verilator top_verilator i2c0 u_reg val_scl_rx_qs", false,-1, 15,0);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator i2c0 u_reg val_scl_rx_re", false,-1);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator i2c0 u_reg val_sda_rx_qs", false,-1, 15,0);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator i2c0 u_reg val_sda_rx_re", false,-1);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_qs", false,-1, 15,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_wd", false,-1, 15,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_thigh_we", false,-1);
        tracep->declBus(c+3075,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_qs", false,-1, 15,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_wd", false,-1, 15,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator i2c0 u_reg timing0_tlow_we", false,-1);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_qs", false,-1, 15,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_wd", false,-1, 15,0);
        tracep->declBit(c+12112,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_r_we", false,-1);
        tracep->declBus(c+3076,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_qs", false,-1, 15,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_wd", false,-1, 15,0);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator i2c0 u_reg timing1_t_f_we", false,-1);
        tracep->declBus(c+3077,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_qs", false,-1, 15,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_wd", false,-1, 15,0);
        tracep->declBit(c+12114,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_tsu_sta_we", false,-1);
        tracep->declBus(c+3078,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_qs", false,-1, 15,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_wd", false,-1, 15,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator i2c0 u_reg timing2_thd_sta_we", false,-1);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_qs", false,-1, 15,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_wd", false,-1, 15,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_tsu_dat_we", false,-1);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_qs", false,-1, 15,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_wd", false,-1, 15,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator i2c0 u_reg timing3_thd_dat_we", false,-1);
        tracep->declBus(c+3383,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_qs", false,-1, 15,0);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_wd", false,-1, 15,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_tsu_sto_we", false,-1);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_qs", false,-1, 15,0);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_wd", false,-1, 15,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator i2c0 u_reg timing4_t_buf_we", false,-1);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_qs", false,-1, 30,0);
        tracep->declBus(c+8611,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_wd", false,-1, 30,0);
        tracep->declBit(c+12120,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_val_we", false,-1);
        tracep->declBit(c+3386,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_qs", false,-1);
        tracep->declBit(c+8612,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_wd", false,-1);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator i2c0 u_reg timeout_ctrl_en_we", false,-1);
        tracep->declBus(c+3387,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_qs", false,-1, 6,0);
        tracep->declBus(c+8613,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_wd", false,-1, 6,0);
        tracep->declBit(c+12122,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address0_we", false,-1);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_qs", false,-1, 6,0);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_wd", false,-1, 6,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask0_we", false,-1);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_qs", false,-1, 6,0);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_wd", false,-1, 6,0);
        tracep->declBit(c+12124,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_address1_we", false,-1);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_qs", false,-1, 6,0);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_wd", false,-1, 6,0);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator i2c0 u_reg target_id_mask1_we", false,-1);
        tracep->declBus(c+10328,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_abyte_qs", false,-1, 7,0);
        tracep->declBit(c+8788,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_abyte_re", false,-1);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_signal_qs", false,-1, 1,0);
        tracep->declBit(c+8788,"Azadi_top_verilator top_verilator i2c0 u_reg acqdata_signal_re", false,-1);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator i2c0 u_reg txdata_wd", false,-1, 7,0);
        tracep->declBit(c+12126,"Azadi_top_verilator top_verilator i2c0 u_reg txdata_we", false,-1);
        tracep->declBit(c+3080,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_qs", false,-1);
        tracep->declBit(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_wd", false,-1);
        tracep->declBit(c+12127,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableaddr_we", false,-1);
        tracep->declBit(c+3081,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_qs", false,-1);
        tracep->declBit(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_wd", false,-1);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enabletx_we", false,-1);
        tracep->declBit(c+3082,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_qs", false,-1);
        tracep->declBit(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_wd", false,-1);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_enableacq_we", false,-1);
        tracep->declBit(c+3083,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_qs", false,-1);
        tracep->declBit(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_wd", false,-1);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator i2c0 u_reg stretch_ctrl_stop_we", false,-1);
        tracep->declBus(c+3391,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_qs", false,-1, 31,0);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_wd", false,-1, 31,0);
        tracep->declBit(c+12131,"Azadi_top_verilator top_verilator i2c0 u_reg host_timeout_ctrl_we", false,-1);
        tracep->declBus(c+8617,"Azadi_top_verilator top_verilator i2c0 u_reg addr_hit", false,-1, 21,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3123,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+12059,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+12058,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+8587,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if addr_o", false,-1, 6,0);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+8589,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+12509,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+8781,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+3392,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+8618,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+14840,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+574,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+3393,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+12132,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+8619,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+575,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+576,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+577,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+12133,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+8621,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+8620,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+8622,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+8623,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+8624,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+8625,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+8626,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+8627,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+8628,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+8629,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+8630,"Azadi_top_verilator top_verilator i2c0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark rst_ni", false,-1);
        tracep->declBit(c+12061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wd", false,-1, 0,0);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark de", false,-1);
        tracep->declBus(c+10331,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+10015,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark qe", false,-1);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark qs", false,-1, 0,0);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en", false,-1);
        tracep->declBus(c+2807,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10330,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+10331,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10244,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2807,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+10332,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark de", false,-1);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+10016,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark qe", false,-1);
        tracep->declBus(c+2786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+2786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en", false,-1);
        tracep->declBus(c+2808,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10332,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+10333,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2786,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10245,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2808,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow rst_ni", false,-1);
        tracep->declBit(c+12063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wd", false,-1, 0,0);
        tracep->declBit(c+10334,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow de", false,-1);
        tracep->declBus(c+10335,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+8953,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow qe", false,-1);
        tracep->declBus(c+2787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+2787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10246,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en", false,-1);
        tracep->declBus(c+2809,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10334,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+10335,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2787,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10246,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2809,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_fmt_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+10336,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow de", false,-1);
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+8954,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow qe", false,-1);
        tracep->declBus(c+2788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+2788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en", false,-1);
        tracep->declBus(c+2810,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10336,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+10337,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2788,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10247,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2810,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak rst_ni", false,-1);
        tracep->declBit(c+12065,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak we", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wd", false,-1, 0,0);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak de", false,-1);
        tracep->declBus(c+10339,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak d", false,-1, 0,0);
        tracep->declBit(c+8955,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak qe", false,-1);
        tracep->declBus(c+2789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak q", false,-1, 0,0);
        tracep->declBus(c+2789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak qs", false,-1, 0,0);
        tracep->declBit(c+10248,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en", false,-1);
        tracep->declBus(c+2811,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12065,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb we", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10338,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb de", false,-1);
        tracep->declBus(c+10339,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10248,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2811,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_nak wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference rst_ni", false,-1);
        tracep->declBit(c+12066,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference we", false,-1);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wd", false,-1, 0,0);
        tracep->declBit(c+10340,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference de", false,-1);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+8956,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference qe", false,-1);
        tracep->declBus(c+2790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+2790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference qs", false,-1, 0,0);
        tracep->declBit(c+10249,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en", false,-1);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12066,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10340,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+10341,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10249,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_scl_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference rst_ni", false,-1);
        tracep->declBit(c+12067,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference we", false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wd", false,-1, 0,0);
        tracep->declBit(c+10342,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference de", false,-1);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+8957,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference qe", false,-1);
        tracep->declBus(c+2791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+2791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference qs", false,-1, 0,0);
        tracep->declBit(c+10250,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en", false,-1);
        tracep->declBus(c+2813,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12067,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10342,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10250,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2813,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout rst_ni", false,-1);
        tracep->declBit(c+12068,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wd", false,-1, 0,0);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout de", false,-1);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+8958,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout qe", false,-1);
        tracep->declBus(c+2792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+2792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout qs", false,-1, 0,0);
        tracep->declBit(c+10251,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en", false,-1);
        tracep->declBus(c+2814,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12068,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10344,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10251,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2814,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_stretch_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable rst_ni", false,-1);
        tracep->declBit(c+12069,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wd", false,-1, 0,0);
        tracep->declBit(c+10346,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable de", false,-1);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+8959,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable qe", false,-1);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable qs", false,-1, 0,0);
        tracep->declBit(c+10252,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en", false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12069,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10346,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb de", false,-1);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10252,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_sda_unstable wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete rst_ni", false,-1);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wd", false,-1, 0,0);
        tracep->declBit(c+10348,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete de", false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+8960,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete qe", false,-1);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete qs", false,-1, 0,0);
        tracep->declBit(c+10253,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en", false,-1);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10348,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb de", false,-1);
        tracep->declBus(c+10349,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10253,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_trans_complete wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty rst_ni", false,-1);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+10350,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty de", false,-1);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+8961,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty qe", false,-1);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+10254,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en", false,-1);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10350,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+10351,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10254,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty rst_ni", false,-1);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wd", false,-1, 0,0);
        tracep->declBit(c+10352,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty de", false,-1);
        tracep->declBus(c+10353,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+8962,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty qe", false,-1);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty qs", false,-1, 0,0);
        tracep->declBit(c+10255,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en", false,-1);
        tracep->declBus(c+2818,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12072,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10352,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb de", false,-1);
        tracep->declBus(c+10353,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10255,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2818,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_nonempty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow rst_ni", false,-1);
        tracep->declBit(c+12073,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+10354,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow de", false,-1);
        tracep->declBus(c+10355,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+8963,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow qe", false,-1);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10256,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12073,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10354,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+10355,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10256,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_tx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow rst_ni", false,-1);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow we", false,-1);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wd", false,-1, 0,0);
        tracep->declBit(c+10356,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow de", false,-1);
        tracep->declBus(c+10357,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+8964,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow qe", false,-1);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow qs", false,-1, 0,0);
        tracep->declBit(c+10257,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en", false,-1);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12074,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10356,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+10357,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10257,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_acq_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop rst_ni", false,-1);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop we", false,-1);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wd", false,-1, 0,0);
        tracep->declBit(c+10358,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop de", false,-1);
        tracep->declBus(c+10359,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+8965,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop qe", false,-1);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop qs", false,-1, 0,0);
        tracep->declBit(c+10258,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12075,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10358,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+10359,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10258,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_ack_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout rst_ni", false,-1);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout we", false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wd", false,-1, 0,0);
        tracep->declBit(c+10360,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout de", false,-1);
        tracep->declBus(c+10361,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+7242,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout qe", false,-1);
        tracep->declBus(c+2800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+2800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout qs", false,-1, 0,0);
        tracep->declBit(c+10259,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en", false,-1);
        tracep->declBus(c+2822,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+12076,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10360,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+10361,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10259,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+2822,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_state_host_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark rst_ni", false,-1);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+10017,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark qe", false,-1);
        tracep->declBus(c+3052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+3052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark qs", false,-1, 0,0);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en", false,-1);
        tracep->declBus(c+8789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12077,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8789,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3052,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+10018,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark qe", false,-1);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en", false,-1);
        tracep->declBus(c+8790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12078,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8790,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow rst_ni", false,-1);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+10019,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow qe", false,-1);
        tracep->declBus(c+3054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+3054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en", false,-1);
        tracep->declBus(c+8791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8791,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3054,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_fmt_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+10020,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow qe", false,-1);
        tracep->declBus(c+3055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+3055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en", false,-1);
        tracep->declBus(c+8792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8792,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3055,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak rst_ni", false,-1);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak we", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak d", false,-1, 0,0);
        tracep->declBit(c+8966,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak qe", false,-1);
        tracep->declBus(c+3056,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak q", false,-1, 0,0);
        tracep->declBus(c+3056,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak qs", false,-1, 0,0);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en", false,-1);
        tracep->declBus(c+8793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb we", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3056,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12081,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8793,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3056,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_nak wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference rst_ni", false,-1);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference we", false,-1);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+8967,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference qe", false,-1);
        tracep->declBus(c+3057,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+3057,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference qs", false,-1, 0,0);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en", false,-1);
        tracep->declBus(c+8794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3057,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12082,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8794,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3057,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_scl_interference wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference rst_ni", false,-1);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference we", false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+8968,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference qe", false,-1);
        tracep->declBus(c+3058,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+3058,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference qs", false,-1, 0,0);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en", false,-1);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb we", false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3058,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12083,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8795,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3058,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_interference wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout rst_ni", false,-1);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+8969,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout qe", false,-1);
        tracep->declBus(c+3059,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+3059,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout qs", false,-1, 0,0);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en", false,-1);
        tracep->declBus(c+8796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3059,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12084,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8796,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3059,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_stretch_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable rst_ni", false,-1);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+8970,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable qe", false,-1);
        tracep->declBus(c+3060,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+3060,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable qs", false,-1, 0,0);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en", false,-1);
        tracep->declBus(c+8797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3060,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12085,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8797,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3060,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_sda_unstable wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete rst_ni", false,-1);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+8971,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete qe", false,-1);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete qs", false,-1, 0,0);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en", false,-1);
        tracep->declBus(c+8798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12086,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8798,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_trans_complete wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty rst_ni", false,-1);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+8972,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty qe", false,-1);
        tracep->declBus(c+3062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+3062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en", false,-1);
        tracep->declBus(c+8799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12087,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8799,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3062,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty rst_ni", false,-1);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+8973,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty qe", false,-1);
        tracep->declBus(c+3063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+3063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty qs", false,-1, 0,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en", false,-1);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8800,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3063,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_nonempty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow rst_ni", false,-1);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+8974,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow qe", false,-1);
        tracep->declBus(c+3064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+3064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en", false,-1);
        tracep->declBus(c+8801,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8801,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3064,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_tx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow rst_ni", false,-1);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow we", false,-1);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+8975,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow qe", false,-1);
        tracep->declBus(c+3065,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+3065,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow qs", false,-1, 0,0);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en", false,-1);
        tracep->declBus(c+8802,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3065,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12090,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8802,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3065,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_acq_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop rst_ni", false,-1);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop we", false,-1);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+8976,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop qe", false,-1);
        tracep->declBus(c+3066,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+3066,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop qs", false,-1, 0,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en", false,-1);
        tracep->declBus(c+8803,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3066,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12091,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8803,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3066,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_ack_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout rst_ni", false,-1);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout we", false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+8977,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout qe", false,-1);
        tracep->declBus(c+3067,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+3067,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout qs", false,-1, 0,0);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en", false,-1);
        tracep->declBus(c+8804,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3067,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12092,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8804,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3067,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_enable_host_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qre", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_watermark qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qre", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qre", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_fmt_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qre", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_rx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak we", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qre", false,-1);
        tracep->declBus(c+8594,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_nak qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference we", false,-1);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qre", false,-1);
        tracep->declBus(c+8595,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_scl_interference qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference we", false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qre", false,-1);
        tracep->declBus(c+8596,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_interference qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qre", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_stretch_timeout qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qre", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_sda_unstable qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qre", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_trans_complete qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qre", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_empty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qre", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_nonempty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qre", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_tx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow we", false,-1);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qre", false,-1);
        tracep->declBus(c+8603,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_acq_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop we", false,-1);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qre", false,-1);
        tracep->declBus(c+8604,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_ack_stop qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout re", false,-1);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout we", false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout d", false,-1, 0,0);
        tracep->declBit(c+8783,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qre", false,-1);
        tracep->declBus(c+8605,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_intr_test_host_timeout qs", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost rst_ni", false,-1);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost d", false,-1, 0,0);
        tracep->declBit(c+8978,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost qe", false,-1);
        tracep->declBus(c+3068,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost q", false,-1, 0,0);
        tracep->declBus(c+3068,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost qs", false,-1, 0,0);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en", false,-1);
        tracep->declBus(c+8805,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3068,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12093,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8805,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3068,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enablehost wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget rst_ni", false,-1);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget d", false,-1, 0,0);
        tracep->declBit(c+7243,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget qe", false,-1);
        tracep->declBus(c+3069,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget q", false,-1, 0,0);
        tracep->declBus(c+3069,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget qs", false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en", false,-1);
        tracep->declBus(c+8806,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3069,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12094,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8806,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3069,"Azadi_top_verilator top_verilator i2c0 u_reg u_ctrl_enabletarget wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull wd", false,-1, 0,0);
        tracep->declBus(c+10311,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull q", false,-1, 0,0);
        tracep->declBus(c+10311,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtfull qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull wd", false,-1, 0,0);
        tracep->declBus(c+10312,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull q", false,-1, 0,0);
        tracep->declBus(c+10312,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxfull qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty wd", false,-1, 0,0);
        tracep->declBus(c+10313,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty q", false,-1, 0,0);
        tracep->declBus(c+10313,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_fmtempty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle wd", false,-1, 0,0);
        tracep->declBus(c+10314,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle q", false,-1, 0,0);
        tracep->declBus(c+10314,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_hostidle qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle wd", false,-1, 0,0);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle q", false,-1, 0,0);
        tracep->declBus(c+10315,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_targetidle qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty wd", false,-1, 0,0);
        tracep->declBus(c+10316,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty q", false,-1, 0,0);
        tracep->declBus(c+10316,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_rxempty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull wd", false,-1, 0,0);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull q", false,-1, 0,0);
        tracep->declBus(c+10317,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txfull qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull wd", false,-1, 0,0);
        tracep->declBus(c+10318,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull q", false,-1, 0,0);
        tracep->declBus(c+10318,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqfull qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty wd", false,-1, 0,0);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty q", false,-1, 0,0);
        tracep->declBus(c+10319,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_txempty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty DW", false,-1, 31,0);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty wd", false,-1, 0,0);
        tracep->declBus(c+10320,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qe", false,-1);
        tracep->declBit(c+8784,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty q", false,-1, 0,0);
        tracep->declBus(c+10320,"Azadi_top_verilator top_verilator i2c0 u_reg u_status_acqempty qs", false,-1, 0,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata DW", false,-1, 31,0);
        tracep->declBit(c+8785,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata we", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata wd", false,-1, 7,0);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata d", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qe", false,-1);
        tracep->declBit(c+8785,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qre", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata q", false,-1, 7,0);
        tracep->declBus(c+10321,"Azadi_top_verilator top_verilator i2c0 u_reg u_rdata qs", false,-1, 7,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte RESVAL", false,-1, 7,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte rst_ni", false,-1);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte we", false,-1);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte d", false,-1, 7,0);
        tracep->declBit(c+10021,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte qe", false,-1);
        tracep->declBus(c+3394,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte q", false,-1, 7,0);
        tracep->declBus(c+3394,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte qs", false,-1, 7,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en", false,-1);
        tracep->declBus(c+8807,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_data", false,-1, 7,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb we", false,-1);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+3394,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+12095,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8807,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+3394,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_fbyte wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start rst_ni", false,-1);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start d", false,-1, 0,0);
        tracep->declBit(c+6005,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start qe", false,-1);
        tracep->declBus(c+3395,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start q", false,-1, 0,0);
        tracep->declBus(c+3395,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start qs", false,-1, 0,0);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en", false,-1);
        tracep->declBus(c+8808,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3395,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12096,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8808,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3395,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_start wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop rst_ni", false,-1);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop d", false,-1, 0,0);
        tracep->declBit(c+6006,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop qe", false,-1);
        tracep->declBus(c+3396,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop q", false,-1, 0,0);
        tracep->declBus(c+3396,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop qs", false,-1, 0,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en", false,-1);
        tracep->declBus(c+8809,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+8599,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3396,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8809,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3396,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read rst_ni", false,-1);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read d", false,-1, 0,0);
        tracep->declBit(c+6007,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read qe", false,-1);
        tracep->declBus(c+3397,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read q", false,-1, 0,0);
        tracep->declBus(c+3397,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read qs", false,-1, 0,0);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en", false,-1);
        tracep->declBus(c+8810,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb we", false,-1);
        tracep->declBus(c+8600,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3397,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8810,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3397,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_read wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont rst_ni", false,-1);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont d", false,-1, 0,0);
        tracep->declBit(c+6008,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont qe", false,-1);
        tracep->declBus(c+3398,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont q", false,-1, 0,0);
        tracep->declBus(c+3398,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont qs", false,-1, 0,0);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en", false,-1);
        tracep->declBus(c+8811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb we", false,-1);
        tracep->declBus(c+8601,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3398,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12099,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8811,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3398,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_rcont wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok rst_ni", false,-1);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok d", false,-1, 0,0);
        tracep->declBit(c+6009,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok qe", false,-1);
        tracep->declBus(c+3399,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok q", false,-1, 0,0);
        tracep->declBus(c+3399,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok qs", false,-1, 0,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en", false,-1);
        tracep->declBus(c+8812,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb we", false,-1);
        tracep->declBus(c+8602,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3399,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12100,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8812,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3399,"Azadi_top_verilator top_verilator i2c0 u_reg u_fdata_nakok wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst rst_ni", false,-1);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst d", false,-1, 0,0);
        tracep->declBit(c+6010,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst qe", false,-1);
        tracep->declBus(c+3400,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst q", false,-1, 0,0);
        tracep->declBus(c+3400,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst qs", false,-1, 0,0);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en", false,-1);
        tracep->declBus(c+8813,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3400,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12101,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8813,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3400,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst rst_ni", false,-1);
        tracep->declBit(c+12102,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst d", false,-1, 0,0);
        tracep->declBit(c+6011,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst qe", false,-1);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst q", false,-1, 0,0);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst qs", false,-1, 0,0);
        tracep->declBit(c+12102,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en", false,-1);
        tracep->declBus(c+8814,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12102,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12102,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8814,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3401,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl rst_ni", false,-1);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl we", false,-1);
        tracep->declBus(c+8607,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl d", false,-1, 2,0);
        tracep->declBit(c+6012,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl qe", false,-1);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl q", false,-1, 2,0);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl qs", false,-1, 2,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en", false,-1);
        tracep->declBus(c+8815,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+8607,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+12103,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8815,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3070,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl rst_ni", false,-1);
        tracep->declBit(c+12104,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl we", false,-1);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wd", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl de", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl d", false,-1, 1,0);
        tracep->declBit(c+6013,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl qe", false,-1);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl q", false,-1, 1,0);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl qs", false,-1, 1,0);
        tracep->declBit(c+12104,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en", false,-1);
        tracep->declBus(c+8816,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_data", false,-1, 1,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12104,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+8608,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+12104,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8816,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_fmtilvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst rst_ni", false,-1);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst d", false,-1, 0,0);
        tracep->declBit(c+6014,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst qe", false,-1);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst q", false,-1, 0,0);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst qs", false,-1, 0,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en", false,-1);
        tracep->declBus(c+8817,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+8597,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12105,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8817,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3402,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_acqrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst rst_ni", false,-1);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst d", false,-1, 0,0);
        tracep->declBit(c+10022,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst qe", false,-1);
        tracep->declBus(c+3403,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst q", false,-1, 0,0);
        tracep->declBus(c+3403,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst qs", false,-1, 0,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en", false,-1);
        tracep->declBus(c+8818,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+8598,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3403,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8818,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3403,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl DW", false,-1, 31,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl we", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl wd", false,-1, 5,0);
        tracep->declBus(c+10322,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl d", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qe", false,-1);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qre", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl q", false,-1, 5,0);
        tracep->declBus(c+10322,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_fmtlvl qs", false,-1, 5,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl DW", false,-1, 31,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl we", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl wd", false,-1, 5,0);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl d", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qe", false,-1);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qre", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl q", false,-1, 5,0);
        tracep->declBus(c+10323,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_txlvl qs", false,-1, 5,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl DW", false,-1, 31,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl we", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl wd", false,-1, 5,0);
        tracep->declBus(c+10324,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl d", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qe", false,-1);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qre", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl q", false,-1, 5,0);
        tracep->declBus(c+10324,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_rxlvl qs", false,-1, 5,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl DW", false,-1, 31,0);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl we", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl wd", false,-1, 5,0);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl d", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qe", false,-1);
        tracep->declBit(c+8786,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qre", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl q", false,-1, 5,0);
        tracep->declBus(c+10325,"Azadi_top_verilator top_verilator i2c0 u_reg u_fifo_status_acqlvl qs", false,-1, 5,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden rst_ni", false,-1);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden d", false,-1, 0,0);
        tracep->declBit(c+10023,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden qe", false,-1);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden q", false,-1, 0,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden qs", false,-1, 0,0);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en", false,-1);
        tracep->declBus(c+8819,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8819,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_txovrden wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval rst_ni", false,-1);
        tracep->declBit(c+12108,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval d", false,-1, 0,0);
        tracep->declBit(c+10024,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval qe", false,-1);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval q", false,-1, 0,0);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval qs", false,-1, 0,0);
        tracep->declBit(c+12108,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en", false,-1);
        tracep->declBus(c+8820,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12108,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12108,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8820,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sclval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval rst_ni", false,-1);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval d", false,-1, 0,0);
        tracep->declBit(c+10025,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval qe", false,-1);
        tracep->declBus(c+3073,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval q", false,-1, 0,0);
        tracep->declBus(c+3073,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval qs", false,-1, 0,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en", false,-1);
        tracep->declBus(c+8821,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3073,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12109,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8821,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3073,"Azadi_top_verilator top_verilator i2c0 u_reg u_ovrd_sdaval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx DW", false,-1, 31,0);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx we", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx wd", false,-1, 15,0);
        tracep->declBus(c+10326,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx d", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qe", false,-1);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qre", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx q", false,-1, 15,0);
        tracep->declBus(c+10326,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_scl_rx qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx DW", false,-1, 31,0);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx we", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx wd", false,-1, 15,0);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx d", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qe", false,-1);
        tracep->declBit(c+8787,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qre", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx q", false,-1, 15,0);
        tracep->declBus(c+10327,"Azadi_top_verilator top_verilator i2c0 u_reg u_val_sda_rx qs", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh rst_ni", false,-1);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh d", false,-1, 15,0);
        tracep->declBit(c+10026,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh qe", false,-1);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh q", false,-1, 15,0);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh qs", false,-1, 15,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en", false,-1);
        tracep->declBus(c+8822,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12110,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8822,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3074,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_thigh wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow rst_ni", false,-1);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow d", false,-1, 15,0);
        tracep->declBit(c+10027,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow qe", false,-1);
        tracep->declBus(c+3075,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow q", false,-1, 15,0);
        tracep->declBus(c+3075,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow qs", false,-1, 15,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en", false,-1);
        tracep->declBus(c+8823,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3075,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12111,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8823,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3075,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing0_tlow wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r rst_ni", false,-1);
        tracep->declBit(c+12112,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r d", false,-1, 15,0);
        tracep->declBit(c+10028,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r qe", false,-1);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r q", false,-1, 15,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r qs", false,-1, 15,0);
        tracep->declBit(c+12112,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en", false,-1);
        tracep->declBus(c+8824,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12112,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12112,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8824,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_r wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f rst_ni", false,-1);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f d", false,-1, 15,0);
        tracep->declBit(c+10029,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f qe", false,-1);
        tracep->declBus(c+3076,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f q", false,-1, 15,0);
        tracep->declBus(c+3076,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f qs", false,-1, 15,0);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en", false,-1);
        tracep->declBus(c+8825,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3076,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12113,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8825,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3076,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing1_t_f wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta rst_ni", false,-1);
        tracep->declBit(c+12114,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta d", false,-1, 15,0);
        tracep->declBit(c+10030,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta qe", false,-1);
        tracep->declBus(c+3077,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+3077,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta qs", false,-1, 15,0);
        tracep->declBit(c+12114,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en", false,-1);
        tracep->declBus(c+8826,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12114,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3077,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12114,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8826,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3077,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_tsu_sta wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta rst_ni", false,-1);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta d", false,-1, 15,0);
        tracep->declBit(c+10031,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta qe", false,-1);
        tracep->declBus(c+3078,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta q", false,-1, 15,0);
        tracep->declBus(c+3078,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta qs", false,-1, 15,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en", false,-1);
        tracep->declBus(c+8827,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3078,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8827,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3078,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing2_thd_sta wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat rst_ni", false,-1);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat d", false,-1, 15,0);
        tracep->declBit(c+10032,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat qe", false,-1);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat qs", false,-1, 15,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en", false,-1);
        tracep->declBus(c+8828,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8828,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_tsu_dat wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat rst_ni", false,-1);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat d", false,-1, 15,0);
        tracep->declBit(c+10033,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat qe", false,-1);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat q", false,-1, 15,0);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat qs", false,-1, 15,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en", false,-1);
        tracep->declBus(c+8829,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12117,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8829,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing3_thd_dat wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto rst_ni", false,-1);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto d", false,-1, 15,0);
        tracep->declBit(c+8979,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto qe", false,-1);
        tracep->declBus(c+3383,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+3383,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto qs", false,-1, 15,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en", false,-1);
        tracep->declBus(c+8830,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb we", false,-1);
        tracep->declBus(c+8609,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3383,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12118,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8830,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3383,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_tsu_sto wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf rst_ni", false,-1);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf d", false,-1, 15,0);
        tracep->declBit(c+8980,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf qe", false,-1);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf q", false,-1, 15,0);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf qs", false,-1, 15,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en", false,-1);
        tracep->declBus(c+8831,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb we", false,-1);
        tracep->declBus(c+8610,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+12119,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8831,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3384,"Azadi_top_verilator top_verilator i2c0 u_reg u_timing4_t_buf wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+15408,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15504,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val RESVAL", false,-1, 30,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val rst_ni", false,-1);
        tracep->declBit(c+12120,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val we", false,-1);
        tracep->declBus(c+8611,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wd", false,-1, 30,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val de", false,-1);
        tracep->declBus(c+15504,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val d", false,-1, 30,0);
        tracep->declBit(c+8981,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val qe", false,-1);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val q", false,-1, 30,0);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val qs", false,-1, 30,0);
        tracep->declBit(c+12120,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en", false,-1);
        tracep->declBus(c+8832,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_data", false,-1, 30,0);
        tracep->declBus(c+15408,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12120,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb we", false,-1);
        tracep->declBus(c+8611,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wd", false,-1, 30,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb de", false,-1);
        tracep->declBus(c+15504,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb d", false,-1, 30,0);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb q", false,-1, 30,0);
        tracep->declBit(c+12120,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8832,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data", false,-1, 30,0);
        tracep->declBus(c+3385,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q", false,-1, 30,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en rst_ni", false,-1);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en we", false,-1);
        tracep->declBus(c+8612,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en d", false,-1, 0,0);
        tracep->declBit(c+8982,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en qe", false,-1);
        tracep->declBus(c+3386,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en q", false,-1, 0,0);
        tracep->declBus(c+3386,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en qs", false,-1, 0,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en", false,-1);
        tracep->declBus(c+8833,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+8612,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3386,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12121,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8833,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3386,"Azadi_top_verilator top_verilator i2c0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 rst_ni", false,-1);
        tracep->declBit(c+12122,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 we", false,-1);
        tracep->declBus(c+8613,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 d", false,-1, 6,0);
        tracep->declBit(c+8983,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 qe", false,-1);
        tracep->declBus(c+3387,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 q", false,-1, 6,0);
        tracep->declBus(c+3387,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 qs", false,-1, 6,0);
        tracep->declBit(c+12122,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en", false,-1);
        tracep->declBus(c+8834,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_data", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12122,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8613,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+3387,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+12122,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8834,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+3387,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address0 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 rst_ni", false,-1);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 we", false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 d", false,-1, 6,0);
        tracep->declBit(c+8984,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 qe", false,-1);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 q", false,-1, 6,0);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 qs", false,-1, 6,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en", false,-1);
        tracep->declBus(c+8835,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_data", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8614,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+12123,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8835,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+3388,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask0 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 rst_ni", false,-1);
        tracep->declBit(c+12124,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 we", false,-1);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 d", false,-1, 6,0);
        tracep->declBit(c+8985,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 qe", false,-1);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 q", false,-1, 6,0);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 qs", false,-1, 6,0);
        tracep->declBit(c+12124,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en", false,-1);
        tracep->declBus(c+8836,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_data", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12124,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8615,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+12124,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8836,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+3389,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_address1 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 RESVAL", false,-1, 6,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 rst_ni", false,-1);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 we", false,-1);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 d", false,-1, 6,0);
        tracep->declBit(c+8986,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 qe", false,-1);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 q", false,-1, 6,0);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 qs", false,-1, 6,0);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en", false,-1);
        tracep->declBus(c+8837,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_data", false,-1, 6,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8616,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wd", false,-1, 6,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15505,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb d", false,-1, 6,0);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb q", false,-1, 6,0);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8837,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb wr_data", false,-1, 6,0);
        tracep->declBus(c+3390,"Azadi_top_verilator top_verilator i2c0 u_reg u_target_id_mask1 wr_en_data_arb gen_w unused_q", false,-1, 6,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte DW", false,-1, 31,0);
        tracep->declBit(c+8788,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte we", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte wd", false,-1, 7,0);
        tracep->declBus(c+10328,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte d", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qe", false,-1);
        tracep->declBit(c+8788,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qre", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte q", false,-1, 7,0);
        tracep->declBus(c+10328,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_abyte qs", false,-1, 7,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal DW", false,-1, 31,0);
        tracep->declBit(c+8788,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal we", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal wd", false,-1, 1,0);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal d", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qe", false,-1);
        tracep->declBit(c+8788,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qre", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal q", false,-1, 1,0);
        tracep->declBus(c+10329,"Azadi_top_verilator top_verilator i2c0 u_reg u_acqdata_signal qs", false,-1, 1,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata RESVAL", false,-1, 7,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata rst_ni", false,-1);
        tracep->declBit(c+12126,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata we", false,-1);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata d", false,-1, 7,0);
        tracep->declBit(c+10034,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata qe", false,-1);
        tracep->declBus(c+3404,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata q", false,-1, 7,0);
        tracep->declBus(c+3404,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata qs", false,-1, 7,0);
        tracep->declBit(c+12126,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en", false,-1);
        tracep->declBus(c+8838,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_data", false,-1, 7,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12126,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb we", false,-1);
        tracep->declBus(c+8606,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+3404,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+12126,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8838,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+3404,"Azadi_top_verilator top_verilator i2c0 u_reg u_txdata wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr rst_ni", false,-1);
        tracep->declBit(c+12127,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr d", false,-1, 0,0);
        tracep->declBit(c+8987,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr qe", false,-1);
        tracep->declBus(c+3080,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr q", false,-1, 0,0);
        tracep->declBus(c+3080,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr qs", false,-1, 0,0);
        tracep->declBit(c+12127,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en", false,-1);
        tracep->declBus(c+8839,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12127,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb we", false,-1);
        tracep->declBus(c+8590,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3080,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12127,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8839,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3080,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableaddr wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx rst_ni", false,-1);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx d", false,-1, 0,0);
        tracep->declBit(c+8988,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx qe", false,-1);
        tracep->declBus(c+3081,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx q", false,-1, 0,0);
        tracep->declBus(c+3081,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx qs", false,-1, 0,0);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en", false,-1);
        tracep->declBus(c+8840,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb we", false,-1);
        tracep->declBus(c+8591,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3081,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12128,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8840,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3081,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enabletx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq rst_ni", false,-1);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq d", false,-1, 0,0);
        tracep->declBit(c+8989,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq qe", false,-1);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq q", false,-1, 0,0);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq qs", false,-1, 0,0);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en", false,-1);
        tracep->declBus(c+8841,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb we", false,-1);
        tracep->declBus(c+8592,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12129,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8841,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_enableacq wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop rst_ni", false,-1);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop d", false,-1, 0,0);
        tracep->declBit(c+8990,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop qe", false,-1);
        tracep->declBus(c+3083,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop q", false,-1, 0,0);
        tracep->declBus(c+3083,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop qs", false,-1, 0,0);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en", false,-1);
        tracep->declBus(c+8842,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb we", false,-1);
        tracep->declBus(c+8593,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3083,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+12130,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8842,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3083,"Azadi_top_verilator top_verilator i2c0 u_reg u_stretch_ctrl_stop wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl rst_ni", false,-1);
        tracep->declBit(c+12131,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl we", false,-1);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl d", false,-1, 31,0);
        tracep->declBit(c+8991,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl qe", false,-1);
        tracep->declBus(c+3391,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBus(c+3391,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl qs", false,-1, 31,0);
        tracep->declBit(c+12131,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en", false,-1);
        tracep->declBus(c+8843,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+12131,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb we", false,-1);
        tracep->declBus(c+8588,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3391,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+12131,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8843,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+3391,"Azadi_top_verilator top_verilator i2c0 u_reg u_host_timeout_ctrl wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core rst_ni", false,-1);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+11937,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11938,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+11939,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11940,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+11941,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+11942,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+11943,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+11944,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+11945,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+11946,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11947,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+11948,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+11950,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+11951,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+11952,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+11953,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11954,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+11955,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11956,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+11958,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+11959,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+11960,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+11961,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+11962,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11963,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+11964,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+11965,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+11966,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+11967,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+11968,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+11969,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+11970,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11971,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11972,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+11973,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+11974,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11976,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test nak q", false,-1);
        tracep->declBit(c+11977,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test nak qe", false,-1);
        tracep->declBit(c+11978,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test scl_interference q", false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test scl_interference qe", false,-1);
        tracep->declBit(c+11980,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_interference q", false,-1);
        tracep->declBit(c+11981,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_interference qe", false,-1);
        tracep->declBit(c+11982,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test stretch_timeout q", false,-1);
        tracep->declBit(c+11983,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test stretch_timeout qe", false,-1);
        tracep->declBit(c+11984,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_unstable q", false,-1);
        tracep->declBit(c+11985,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test sda_unstable qe", false,-1);
        tracep->declBit(c+11986,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test trans_complete q", false,-1);
        tracep->declBit(c+11987,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test trans_complete qe", false,-1);
        tracep->declBit(c+11988,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11989,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11990,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_nonempty q", false,-1);
        tracep->declBit(c+11991,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_nonempty qe", false,-1);
        tracep->declBit(c+11992,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_overflow q", false,-1);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test tx_overflow qe", false,-1);
        tracep->declBit(c+11994,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test acq_overflow q", false,-1);
        tracep->declBit(c+11995,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test acq_overflow qe", false,-1);
        tracep->declBit(c+11996,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test ack_stop q", false,-1);
        tracep->declBit(c+11997,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test ack_stop qe", false,-1);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test host_timeout q", false,-1);
        tracep->declBit(c+11999,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw intr_test host_timeout qe", false,-1);
        tracep->declBit(c+12000,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ctrl enablehost q", false,-1);
        tracep->declBit(c+12001,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ctrl enabletarget q", false,-1);
        tracep->declBus(c+12002,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw rdata re", false,-1);
        tracep->declBus(c+12004,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata fbyte q", false,-1, 7,0);
        tracep->declBit(c+12005,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata fbyte qe", false,-1);
        tracep->declBit(c+12006,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata start q", false,-1);
        tracep->declBit(c+12007,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata start qe", false,-1);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata stop q", false,-1);
        tracep->declBit(c+12009,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata stop qe", false,-1);
        tracep->declBit(c+12010,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata read q", false,-1);
        tracep->declBit(c+12011,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata read qe", false,-1);
        tracep->declBit(c+12012,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata rcont q", false,-1);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata rcont qe", false,-1);
        tracep->declBit(c+12014,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata nakok q", false,-1);
        tracep->declBit(c+12015,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fdata nakok qe", false,-1);
        tracep->declBit(c+12016,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+12017,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtrst q", false,-1);
        tracep->declBit(c+12019,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtrst qe", false,-1);
        tracep->declBus(c+12020,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+12021,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+12022,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtilvl q", false,-1, 1,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl fmtilvl qe", false,-1);
        tracep->declBit(c+12024,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl acqrst q", false,-1);
        tracep->declBit(c+12025,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl acqrst qe", false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+12027,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBit(c+12028,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd txovrden q", false,-1);
        tracep->declBit(c+12029,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd sclval q", false,-1);
        tracep->declBit(c+12030,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw ovrd sdaval q", false,-1);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing0 thigh q", false,-1, 15,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing0 tlow q", false,-1, 15,0);
        tracep->declBus(c+12033,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing1 t_r q", false,-1, 15,0);
        tracep->declBus(c+12034,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing1 t_f q", false,-1, 15,0);
        tracep->declBus(c+12035,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing2 tsu_sta q", false,-1, 15,0);
        tracep->declBus(c+12036,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing2 thd_sta q", false,-1, 15,0);
        tracep->declBus(c+12037,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing3 tsu_dat q", false,-1, 15,0);
        tracep->declBus(c+12038,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing3 thd_dat q", false,-1, 15,0);
        tracep->declBus(c+12039,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing4 tsu_sto q", false,-1, 15,0);
        tracep->declBus(c+12040,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timing4 t_buf q", false,-1, 15,0);
        tracep->declBus(c+12041,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timeout_ctrl val q", false,-1, 30,0);
        tracep->declBit(c+12042,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw timeout_ctrl en q", false,-1);
        tracep->declBus(c+12043,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id address0 q", false,-1, 6,0);
        tracep->declBus(c+12044,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id mask0 q", false,-1, 6,0);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id address1 q", false,-1, 6,0);
        tracep->declBus(c+12046,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw target_id mask1 q", false,-1, 6,0);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata abyte q", false,-1, 7,0);
        tracep->declBit(c+12048,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata abyte re", false,-1);
        tracep->declBus(c+12049,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata signal q", false,-1, 1,0);
        tracep->declBit(c+12050,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw acqdata signal re", false,-1);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw txdata q", false,-1, 7,0);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw txdata qe", false,-1);
        tracep->declBit(c+12053,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enableaddr q", false,-1);
        tracep->declBit(c+12054,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enabletx q", false,-1);
        tracep->declBit(c+12055,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl enableacq q", false,-1);
        tracep->declBit(c+12056,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw stretch_ctrl stop q", false,-1);
        tracep->declBus(c+12057,"Azadi_top_verilator top_verilator i2c0 i2c_core reg2hw host_timeout_ctrl q", false,-1, 31,0);
        tracep->declBit(c+10260,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_watermark d", false,-1);
        tracep->declBit(c+10261,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_watermark de", false,-1);
        tracep->declBit(c+10262,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+10263,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+10264,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_overflow d", false,-1);
        tracep->declBit(c+10265,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state fmt_overflow de", false,-1);
        tracep->declBit(c+10266,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+10267,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+10268,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state nak d", false,-1);
        tracep->declBit(c+10269,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state nak de", false,-1);
        tracep->declBit(c+10270,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state scl_interference d", false,-1);
        tracep->declBit(c+10271,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state scl_interference de", false,-1);
        tracep->declBit(c+10272,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_interference d", false,-1);
        tracep->declBit(c+10273,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_interference de", false,-1);
        tracep->declBit(c+10274,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state stretch_timeout d", false,-1);
        tracep->declBit(c+10275,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state stretch_timeout de", false,-1);
        tracep->declBit(c+10276,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_unstable d", false,-1);
        tracep->declBit(c+10277,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state sda_unstable de", false,-1);
        tracep->declBit(c+10278,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state trans_complete d", false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state trans_complete de", false,-1);
        tracep->declBit(c+10280,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+10281,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+10282,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_nonempty d", false,-1);
        tracep->declBit(c+10283,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_nonempty de", false,-1);
        tracep->declBit(c+10284,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_overflow d", false,-1);
        tracep->declBit(c+10285,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state tx_overflow de", false,-1);
        tracep->declBit(c+10286,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state acq_overflow d", false,-1);
        tracep->declBit(c+10287,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state acq_overflow de", false,-1);
        tracep->declBit(c+10288,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state ack_stop d", false,-1);
        tracep->declBit(c+10289,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state ack_stop de", false,-1);
        tracep->declBit(c+10290,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state host_timeout d", false,-1);
        tracep->declBit(c+10291,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg intr_state host_timeout de", false,-1);
        tracep->declBit(c+10292,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status fmtfull d", false,-1);
        tracep->declBit(c+10293,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status rxfull d", false,-1);
        tracep->declBit(c+10294,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status fmtempty d", false,-1);
        tracep->declBit(c+10295,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status hostidle d", false,-1);
        tracep->declBit(c+10296,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status targetidle d", false,-1);
        tracep->declBit(c+10297,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status rxempty d", false,-1);
        tracep->declBit(c+10298,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status txfull d", false,-1);
        tracep->declBit(c+10299,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status acqfull d", false,-1);
        tracep->declBit(c+10300,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status txempty d", false,-1);
        tracep->declBit(c+10301,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg status acqempty d", false,-1);
        tracep->declBus(c+10302,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status fmtlvl d", false,-1, 5,0);
        tracep->declBus(c+10304,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+10305,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+10306,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg fifo_status acqlvl d", false,-1, 5,0);
        tracep->declBus(c+10307,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg val scl_rx d", false,-1, 15,0);
        tracep->declBus(c+10308,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg val sda_rx d", false,-1, 15,0);
        tracep->declBus(c+10309,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg acqdata abyte d", false,-1, 7,0);
        tracep->declBus(c+10310,"Azadi_top_verilator top_verilator i2c0 i2c_core hw2reg acqdata signal d", false,-1, 1,0);
        tracep->declBit(c+14867,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_i", false,-1);
        tracep->declBit(c+12476,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_o", false,-1);
        tracep->declBit(c+14869,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_i", false,-1);
        tracep->declBit(c+12477,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_o", false,-1);
        tracep->declBit(c+5965,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_fmt_watermark_o", false,-1);
        tracep->declBit(c+5966,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_rx_watermark_o", false,-1);
        tracep->declBit(c+5967,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_fmt_overflow_o", false,-1);
        tracep->declBit(c+2718,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_rx_overflow_o", false,-1);
        tracep->declBit(c+2719,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_nak_o", false,-1);
        tracep->declBit(c+2720,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_scl_interference_o", false,-1);
        tracep->declBit(c+2721,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_sda_interference_o", false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_stretch_timeout_o", false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_sda_unstable_o", false,-1);
        tracep->declBit(c+2724,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_trans_complete_o", false,-1);
        tracep->declBit(c+2725,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_empty_o", false,-1);
        tracep->declBit(c+2726,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_nonempty_o", false,-1);
        tracep->declBit(c+2727,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_tx_overflow_o", false,-1);
        tracep->declBit(c+2728,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_acq_overflow_o", false,-1);
        tracep->declBit(c+2729,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_ack_stop_o", false,-1);
        tracep->declBit(c+5968,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_host_timeout_o", false,-1);
        tracep->declBus(c+12134,"Azadi_top_verilator top_verilator i2c0 i2c_core thigh", false,-1, 15,0);
        tracep->declBus(c+12135,"Azadi_top_verilator top_verilator i2c0 i2c_core tlow", false,-1, 15,0);
        tracep->declBus(c+12136,"Azadi_top_verilator top_verilator i2c0 i2c_core t_r", false,-1, 15,0);
        tracep->declBus(c+12137,"Azadi_top_verilator top_verilator i2c0 i2c_core t_f", false,-1, 15,0);
        tracep->declBus(c+12138,"Azadi_top_verilator top_verilator i2c0 i2c_core thd_sta", false,-1, 15,0);
        tracep->declBus(c+12139,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_sta", false,-1, 15,0);
        tracep->declBus(c+12140,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_sto", false,-1, 15,0);
        tracep->declBus(c+12141,"Azadi_top_verilator top_verilator i2c0 i2c_core tsu_dat", false,-1, 15,0);
        tracep->declBus(c+12142,"Azadi_top_verilator top_verilator i2c0 i2c_core thd_dat", false,-1, 15,0);
        tracep->declBus(c+12143,"Azadi_top_verilator top_verilator i2c0 i2c_core t_buf", false,-1, 15,0);
        tracep->declBus(c+12144,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_timeout", false,-1, 30,0);
        tracep->declBit(c+12145,"Azadi_top_verilator top_verilator i2c0 i2c_core timeout_enable", false,-1);
        tracep->declBit(c+12146,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_addr", false,-1);
        tracep->declBit(c+12147,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_tx", false,-1);
        tracep->declBit(c+12148,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_en_acq", false,-1);
        tracep->declBit(c+12149,"Azadi_top_verilator top_verilator i2c0 i2c_core stretch_stop", false,-1);
        tracep->declBus(c+12150,"Azadi_top_verilator top_verilator i2c0 i2c_core host_timeout", false,-1, 31,0);
        tracep->declBit(c+12510,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_out_fsm", false,-1);
        tracep->declBit(c+12511,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_out_fsm", false,-1);
        tracep->declBit(c+14841,"Azadi_top_verilator top_verilator i2c0 i2c_core event_fmt_watermark", false,-1);
        tracep->declBit(c+14842,"Azadi_top_verilator top_verilator i2c0 i2c_core event_rx_watermark", false,-1);
        tracep->declBit(c+14843,"Azadi_top_verilator top_verilator i2c0 i2c_core event_fmt_overflow", false,-1);
        tracep->declBit(c+10184,"Azadi_top_verilator top_verilator i2c0 i2c_core event_rx_overflow", false,-1);
        tracep->declBit(c+12512,"Azadi_top_verilator top_verilator i2c0 i2c_core event_nak", false,-1);
        tracep->declBit(c+2997,"Azadi_top_verilator top_verilator i2c0 i2c_core event_scl_interference", false,-1);
        tracep->declBit(c+12513,"Azadi_top_verilator top_verilator i2c0 i2c_core event_sda_interference", false,-1);
        tracep->declBit(c+12514,"Azadi_top_verilator top_verilator i2c0 i2c_core event_stretch_timeout", false,-1);
        tracep->declBit(c+2998,"Azadi_top_verilator top_verilator i2c0 i2c_core event_sda_unstable", false,-1);
        tracep->declBit(c+10185,"Azadi_top_verilator top_verilator i2c0 i2c_core event_trans_complete", false,-1);
        tracep->declBit(c+12515,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_empty", false,-1);
        tracep->declBit(c+10186,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_nonempty", false,-1);
        tracep->declBit(c+14844,"Azadi_top_verilator top_verilator i2c0 i2c_core event_tx_overflow", false,-1);
        tracep->declBit(c+10362,"Azadi_top_verilator top_verilator i2c0 i2c_core event_acq_overflow", false,-1);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator i2c0 i2c_core event_ack_stop", false,-1);
        tracep->declBit(c+14845,"Azadi_top_verilator top_verilator i2c0 i2c_core event_host_timeout", false,-1);
        tracep->declBus(c+10035,"Azadi_top_verilator top_verilator i2c0 i2c_core scl_rx_val", false,-1, 15,0);
        tracep->declBus(c+10036,"Azadi_top_verilator top_verilator i2c0 i2c_core sda_rx_val", false,-1, 15,0);
        tracep->declBit(c+12151,"Azadi_top_verilator top_verilator i2c0 i2c_core override", false,-1);
        tracep->declBit(c+12152,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wvalid", false,-1);
        tracep->declBit(c+10187,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wready", false,-1);
        tracep->declBus(c+12153,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_wdata", false,-1, 12,0);
        tracep->declBus(c+10188,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+12154,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rvalid", false,-1);
        tracep->declBit(c+10189,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rready", false,-1);
        tracep->declBus(c+12155,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_rdata", false,-1, 12,0);
        tracep->declBit(c+2958,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_fifo_full", false,-1);
        tracep->declBus(c+12516,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_byte", false,-1, 7,0);
        tracep->declBit(c+12517,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_start_before", false,-1);
        tracep->declBit(c+12518,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_stop_after", false,-1);
        tracep->declBit(c+12519,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_read_bytes", false,-1);
        tracep->declBit(c+12520,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_read_continue", false,-1);
        tracep->declBit(c+12156,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_flag_nak_ok", false,-1);
        tracep->declBit(c+12521,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_rxrst", false,-1);
        tracep->declBit(c+12522,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_fmtrst", false,-1);
        tracep->declBus(c+12157,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_rxilvl", false,-1, 2,0);
        tracep->declBus(c+12158,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_fmtilvl", false,-1, 1,0);
        tracep->declBit(c+10190,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wvalid", false,-1);
        tracep->declBit(c+10191,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wready", false,-1);
        tracep->declBus(c+11686,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_wdata", false,-1, 7,0);
        tracep->declBus(c+10192,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+10193,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rvalid", false,-1);
        tracep->declBit(c+12159,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rready", false,-1);
        tracep->declBus(c+14846,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_rdata", false,-1, 7,0);
        tracep->declBit(c+10194,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_fifo_full", false,-1);
        tracep->declBit(c+12523,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_watermark_d", false,-1);
        tracep->declBit(c+10037,"Azadi_top_verilator top_verilator i2c0 i2c_core fmt_watermark_q", false,-1);
        tracep->declBit(c+12524,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_watermark_d", false,-1);
        tracep->declBit(c+10038,"Azadi_top_verilator top_verilator i2c0 i2c_core rx_watermark_q", false,-1);
        tracep->declBit(c+12160,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wvalid", false,-1);
        tracep->declBit(c+10195,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wready", false,-1);
        tracep->declBus(c+12161,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_wdata", false,-1, 7,0);
        tracep->declBus(c+10196,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+12525,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rvalid", false,-1);
        tracep->declBit(c+10197,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rready", false,-1);
        tracep->declBus(c+12162,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_rdata", false,-1, 7,0);
        tracep->declBit(c+10198,"Azadi_top_verilator top_verilator i2c0 i2c_core tx_fifo_full", false,-1);
        tracep->declBit(c+12526,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wvalid", false,-1);
        tracep->declBit(c+10199,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wready", false,-1);
        tracep->declBus(c+12527,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_wdata", false,-1, 9,0);
        tracep->declBus(c+14847,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_depth", false,-1, 5,0);
        tracep->declBit(c+10200,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rvalid", false,-1);
        tracep->declBit(c+12163,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rready", false,-1);
        tracep->declBus(c+10201,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_rdata", false,-1, 9,0);
        tracep->declBit(c+10202,"Azadi_top_verilator top_verilator i2c0 i2c_core acq_fifo_full", false,-1);
        tracep->declBit(c+12528,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_txrst", false,-1);
        tracep->declBit(c+12529,"Azadi_top_verilator top_verilator i2c0 i2c_core i2c_fifo_acqrst", false,-1);
        tracep->declBit(c+10203,"Azadi_top_verilator top_verilator i2c0 i2c_core host_idle", false,-1);
        tracep->declBit(c+10204,"Azadi_top_verilator top_verilator i2c0 i2c_core target_idle", false,-1);
        tracep->declBit(c+12164,"Azadi_top_verilator top_verilator i2c0 i2c_core host_enable", false,-1);
        tracep->declBit(c+12165,"Azadi_top_verilator top_verilator i2c0 i2c_core target_enable", false,-1);
        tracep->declBus(c+12166,"Azadi_top_verilator top_verilator i2c0 i2c_core target_address0", false,-1, 6,0);
        tracep->declBus(c+12167,"Azadi_top_verilator top_verilator i2c0 i2c_core target_mask0", false,-1, 6,0);
        tracep->declBus(c+12168,"Azadi_top_verilator top_verilator i2c0 i2c_core target_address1", false,-1, 6,0);
        tracep->declBus(c+12169,"Azadi_top_verilator top_verilator i2c0 i2c_core target_mask1", false,-1, 6,0);
        tracep->declBit(c+12170,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_fifo_ctrl_rxilvl_qe", false,-1);
        tracep->declBit(c+12171,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_fifo_ctrl_fmtilvl_qe", false,-1);
        tracep->declBus(c+12172,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_rx_fifo_rdata_q", false,-1, 7,0);
        tracep->declBus(c+12173,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_acq_fifo_adata_q", false,-1, 7,0);
        tracep->declBus(c+12174,"Azadi_top_verilator top_verilator i2c0 i2c_core unused_acq_fifo_signal_q", false,-1, 1,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Pass", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rst_ni", false,-1);
        tracep->declBit(c+12522,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo clr_i", false,-1);
        tracep->declBit(c+12152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wvalid_i", false,-1);
        tracep->declBit(c+10187,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wready_o", false,-1);
        tracep->declBus(c+12153,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+12154,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rvalid_o", false,-1);
        tracep->declBit(c+10189,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rready_i", false,-1);
        tracep->declBus(c+12155,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo rdata_o", false,-1, 12,0);
        tracep->declBit(c+2958,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo full_o", false,-1);
        tracep->declBus(c+10188,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2928,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+2929,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+12530,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14848,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2959,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2930,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+2958,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+12175,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2931,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2932,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2933,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+2934,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+2873,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+2874,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+2875,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+2876,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+2877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(4)", false,-1, 12,0);
        tracep->declBus(c+2878,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(5)", false,-1, 12,0);
        tracep->declBus(c+2879,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(6)", false,-1, 12,0);
        tracep->declBus(c+2880,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(7)", false,-1, 12,0);
        tracep->declBus(c+2881,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(8)", false,-1, 12,0);
        tracep->declBus(c+2882,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(9)", false,-1, 12,0);
        tracep->declBus(c+2883,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(10)", false,-1, 12,0);
        tracep->declBus(c+2884,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(11)", false,-1, 12,0);
        tracep->declBus(c+2885,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(12)", false,-1, 12,0);
        tracep->declBus(c+2886,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(13)", false,-1, 12,0);
        tracep->declBus(c+2887,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(14)", false,-1, 12,0);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(15)", false,-1, 12,0);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(16)", false,-1, 12,0);
        tracep->declBus(c+2890,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(17)", false,-1, 12,0);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(18)", false,-1, 12,0);
        tracep->declBus(c+2892,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(19)", false,-1, 12,0);
        tracep->declBus(c+2893,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(20)", false,-1, 12,0);
        tracep->declBus(c+2894,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(21)", false,-1, 12,0);
        tracep->declBus(c+2895,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(22)", false,-1, 12,0);
        tracep->declBus(c+2896,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(23)", false,-1, 12,0);
        tracep->declBus(c+2897,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(24)", false,-1, 12,0);
        tracep->declBus(c+2898,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(25)", false,-1, 12,0);
        tracep->declBus(c+2899,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(26)", false,-1, 12,0);
        tracep->declBus(c+2900,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(27)", false,-1, 12,0);
        tracep->declBus(c+2901,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(28)", false,-1, 12,0);
        tracep->declBus(c+2902,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(29)", false,-1, 12,0);
        tracep->declBus(c+2903,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(30)", false,-1, 12,0);
        tracep->declBus(c+2904,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage(31)", false,-1, 12,0);
        tracep->declBus(c+14849,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+14850,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fmtfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Pass", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rst_ni", false,-1);
        tracep->declBit(c+12521,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo clr_i", false,-1);
        tracep->declBit(c+10190,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wvalid_i", false,-1);
        tracep->declBit(c+10191,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wready_o", false,-1);
        tracep->declBus(c+11686,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+10193,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rvalid_o", false,-1);
        tracep->declBit(c+12159,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rready_i", false,-1);
        tracep->declBus(c+14846,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo rdata_o", false,-1, 7,0);
        tracep->declBit(c+10194,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo full_o", false,-1);
        tracep->declBus(c+10192,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10145,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+10146,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+14851,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14852,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+10205,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+10039,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+10194,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+10205,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+10147,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+10148,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+10149,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+10150,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+10046,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+10047,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+10048,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+10049,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+10050,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+10051,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+10052,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+10053,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+10054,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+10055,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+10056,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+10057,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+10058,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+10059,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+10060,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+10061,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+10062,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+10063,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+10064,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+10065,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+10066,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+10067,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+10068,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+10069,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+10070,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+10071,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+10072,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+10073,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+10074,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+10075,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+10076,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+10077,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+14853,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+14853,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_rxfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Pass", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rst_ni", false,-1);
        tracep->declBit(c+12528,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo clr_i", false,-1);
        tracep->declBit(c+12160,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wvalid_i", false,-1);
        tracep->declBit(c+10195,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wready_o", false,-1);
        tracep->declBus(c+12161,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+12525,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rvalid_o", false,-1);
        tracep->declBit(c+10197,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rready_i", false,-1);
        tracep->declBus(c+12162,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo rdata_o", false,-1, 7,0);
        tracep->declBit(c+10198,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo full_o", false,-1);
        tracep->declBus(c+10196,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10151,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+10152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+12531,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14854,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+10206,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+10153,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+10198,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+12176,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+10154,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+10155,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+10156,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+10157,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+10078,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+10079,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+10080,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+10081,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+10082,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+10083,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+10084,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+10085,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+10086,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+10087,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+10088,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+10089,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+10090,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+10091,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+10092,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+10093,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+10094,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+10095,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+10096,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+10097,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+10098,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+10099,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+10100,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+10101,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+10102,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+10103,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+10104,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+10105,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+10106,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+10107,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+10108,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+10109,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+14855,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+14856,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_txfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Pass", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rst_ni", false,-1);
        tracep->declBit(c+12529,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo clr_i", false,-1);
        tracep->declBit(c+12526,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wvalid_i", false,-1);
        tracep->declBit(c+10199,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wready_o", false,-1);
        tracep->declBus(c+12527,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo wdata_i", false,-1, 9,0);
        tracep->declBit(c+10200,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rvalid_o", false,-1);
        tracep->declBit(c+12163,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rready_i", false,-1);
        tracep->declBus(c+10201,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo rdata_o", false,-1, 9,0);
        tracep->declBit(c+10202,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo full_o", false,-1);
        tracep->declBus(c+14847,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10158,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+10159,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+12532,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14857,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+10207,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+10040,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo under_rst", false,-1);
        tracep->declBit(c+10202,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+10207,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+10160,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+10161,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+10162,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+10163,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+10110,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(0)", false,-1, 9,0);
        tracep->declBus(c+10111,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(1)", false,-1, 9,0);
        tracep->declBus(c+10112,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(2)", false,-1, 9,0);
        tracep->declBus(c+10113,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(3)", false,-1, 9,0);
        tracep->declBus(c+10114,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(4)", false,-1, 9,0);
        tracep->declBus(c+10115,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(5)", false,-1, 9,0);
        tracep->declBus(c+10116,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(6)", false,-1, 9,0);
        tracep->declBus(c+10117,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(7)", false,-1, 9,0);
        tracep->declBus(c+10118,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(8)", false,-1, 9,0);
        tracep->declBus(c+10119,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(9)", false,-1, 9,0);
        tracep->declBus(c+10120,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(10)", false,-1, 9,0);
        tracep->declBus(c+10121,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(11)", false,-1, 9,0);
        tracep->declBus(c+10122,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(12)", false,-1, 9,0);
        tracep->declBus(c+10123,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(13)", false,-1, 9,0);
        tracep->declBus(c+10124,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(14)", false,-1, 9,0);
        tracep->declBus(c+10125,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(15)", false,-1, 9,0);
        tracep->declBus(c+10126,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(16)", false,-1, 9,0);
        tracep->declBus(c+10127,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(17)", false,-1, 9,0);
        tracep->declBus(c+10128,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(18)", false,-1, 9,0);
        tracep->declBus(c+10129,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(19)", false,-1, 9,0);
        tracep->declBus(c+10130,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(20)", false,-1, 9,0);
        tracep->declBus(c+10131,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(21)", false,-1, 9,0);
        tracep->declBus(c+10132,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(22)", false,-1, 9,0);
        tracep->declBus(c+10133,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(23)", false,-1, 9,0);
        tracep->declBus(c+10134,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(24)", false,-1, 9,0);
        tracep->declBus(c+10135,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(25)", false,-1, 9,0);
        tracep->declBus(c+10136,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(26)", false,-1, 9,0);
        tracep->declBus(c+10137,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(27)", false,-1, 9,0);
        tracep->declBus(c+10138,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(28)", false,-1, 9,0);
        tracep->declBus(c+10139,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(29)", false,-1, 9,0);
        tracep->declBus(c+10140,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(30)", false,-1, 9,0);
        tracep->declBus(c+10141,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage(31)", false,-1, 9,0);
        tracep->declBus(c+14858,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo storage_rdata", false,-1, 9,0);
        tracep->declBus(c+14858,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_acqfifo gen_normal_fifo rdata_int", false,-1, 9,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rst_ni", false,-1);
        tracep->declBit(c+14867,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_i", false,-1);
        tracep->declBit(c+12510,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_o", false,-1);
        tracep->declBit(c+14869,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_i", false,-1);
        tracep->declBit(c+12511,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_o", false,-1);
        tracep->declBit(c+12164,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_enable_i", false,-1);
        tracep->declBit(c+12165,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_enable_i", false,-1);
        tracep->declBit(c+12154,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_rvalid_i", false,-1);
        tracep->declBit(c+12152,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_wvalid_i", false,-1);
        tracep->declBus(c+10188,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_depth_i", false,-1, 5,0);
        tracep->declBit(c+10189,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_fifo_rready_o", false,-1);
        tracep->declBus(c+12516,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_byte_i", false,-1, 7,0);
        tracep->declBit(c+12517,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_start_before_i", false,-1);
        tracep->declBit(c+12518,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_stop_after_i", false,-1);
        tracep->declBit(c+12519,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_read_bytes_i", false,-1);
        tracep->declBit(c+12520,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_read_continue_i", false,-1);
        tracep->declBit(c+12156,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm fmt_flag_nak_ok_i", false,-1);
        tracep->declBit(c+10190,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rx_fifo_wvalid_o", false,-1);
        tracep->declBus(c+11686,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rx_fifo_wdata_o", false,-1, 7,0);
        tracep->declBit(c+12525,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rvalid_i", false,-1);
        tracep->declBit(c+12160,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_wvalid_i", false,-1);
        tracep->declBus(c+10196,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_depth_i", false,-1, 5,0);
        tracep->declBit(c+10197,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rready_o", false,-1);
        tracep->declBus(c+12162,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tx_fifo_rdata_i", false,-1, 7,0);
        tracep->declBit(c+10199,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wready_i", false,-1);
        tracep->declBit(c+12526,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wvalid_o", false,-1);
        tracep->declBus(c+12527,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm acq_fifo_wdata_o", false,-1, 9,0);
        tracep->declBit(c+10203,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_idle_o", false,-1);
        tracep->declBit(c+10204,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_idle_o", false,-1);
        tracep->declBus(c+12134,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thigh_i", false,-1, 15,0);
        tracep->declBus(c+12135,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tlow_i", false,-1, 15,0);
        tracep->declBus(c+12136,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_r_i", false,-1, 15,0);
        tracep->declBus(c+12137,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_f_i", false,-1, 15,0);
        tracep->declBus(c+12138,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thd_sta_i", false,-1, 15,0);
        tracep->declBus(c+12139,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_sta_i", false,-1, 15,0);
        tracep->declBus(c+12140,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_sto_i", false,-1, 15,0);
        tracep->declBus(c+12141,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tsu_dat_i", false,-1, 15,0);
        tracep->declBus(c+12142,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm thd_dat_i", false,-1, 15,0);
        tracep->declBus(c+12143,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm t_buf_i", false,-1, 15,0);
        tracep->declBus(c+12144,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_timeout_i", false,-1, 30,0);
        tracep->declBit(c+12145,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm timeout_enable_i", false,-1);
        tracep->declBit(c+12146,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_addr_i", false,-1);
        tracep->declBit(c+12147,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_tx_i", false,-1);
        tracep->declBit(c+12148,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_en_acq_i", false,-1);
        tracep->declBit(c+12149,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch_stop_i", false,-1);
        tracep->declBus(c+12150,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_timeout_i", false,-1, 31,0);
        tracep->declBus(c+12166,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_address0_i", false,-1, 6,0);
        tracep->declBus(c+12167,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_mask0_i", false,-1, 6,0);
        tracep->declBus(c+12168,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_address1_i", false,-1, 6,0);
        tracep->declBus(c+12169,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm target_mask1_i", false,-1, 6,0);
        tracep->declBit(c+12512,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_nak_o", false,-1);
        tracep->declBit(c+2997,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_scl_interference_o", false,-1);
        tracep->declBit(c+12513,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_sda_interference_o", false,-1);
        tracep->declBit(c+12514,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_stretch_timeout_o", false,-1);
        tracep->declBit(c+2998,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_sda_unstable_o", false,-1);
        tracep->declBit(c+10185,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_trans_complete_o", false,-1);
        tracep->declBit(c+12515,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_tx_empty_o", false,-1);
        tracep->declBit(c+10186,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_tx_nonempty_o", false,-1);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_ack_stop_o", false,-1);
        tracep->declBit(c+14845,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm event_host_timeout_o", false,-1);
        tracep->declBus(c+10041,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_q", false,-1, 19,0);
        tracep->declBus(c+12533,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_d", false,-1, 19,0);
        tracep->declBit(c+12534,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm load_tcount", false,-1);
        tracep->declBus(c+10042,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stretch", false,-1, 30,0);
        tracep->declBus(c+10043,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_index", false,-1, 2,0);
        tracep->declBit(c+10208,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_decr", false,-1);
        tracep->declBit(c+10209,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_clr", false,-1);
        tracep->declBus(c+12535,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_num", false,-1, 8,0);
        tracep->declBus(c+10044,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_index", false,-1, 8,0);
        tracep->declBit(c+10210,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_decr", false,-1);
        tracep->declBit(c+12536,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm byte_clr", false,-1);
        tracep->declBit(c+12510,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_temp", false,-1);
        tracep->declBit(c+12511,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_temp", false,-1);
        tracep->declBit(c+2982,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_i_q", false,-1);
        tracep->declBit(c+2983,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm sda_i_q", false,-1);
        tracep->declBus(c+11687,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm read_byte", false,-1, 7,0);
        tracep->declBit(c+11688,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm read_byte_clr", false,-1);
        tracep->declBit(c+11689,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm shift_data_en", false,-1);
        tracep->declBit(c+2801,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm no_stop", false,-1);
        tracep->declBit(c+10211,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm log_start", false,-1);
        tracep->declBit(c+10212,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm log_stop", false,-1);
        tracep->declBit(c+10213,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm restart", false,-1);
        tracep->declBit(c+2960,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm start_det", false,-1);
        tracep->declBit(c+2802,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm stop_det", false,-1);
        tracep->declBit(c+14859,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address0_match", false,-1);
        tracep->declBit(c+14860,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address1_match", false,-1);
        tracep->declBit(c+12177,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm address_match", false,-1);
        tracep->declBus(c+2935,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm input_byte", false,-1, 7,0);
        tracep->declBit(c+12537,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm input_byte_clr", false,-1);
        tracep->declBus(c+10045,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm scl_high_cnt", false,-1, 31,0);
        tracep->declBus(c+2803,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_idx", false,-1, 3,0);
        tracep->declBit(c+2984,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm bit_ack", false,-1);
        tracep->declBit(c+2936,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm rw_bit", false,-1);
        tracep->declBit(c+2804,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm host_ack", false,-1);
        tracep->declBus(c+12538,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm tcount_sel", false,-1, 3,0);
        tracep->declBus(c+2805,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm state_q", false,-1, 5,0);
        tracep->declBus(c+12539,"Azadi_top_verilator top_verilator i2c0 i2c_core u_i2c_fsm state_d", false,-1, 5,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark rst_ni", false,-1);
        tracep->declBus(c+14841,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12178,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12179,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12180,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12181,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12540,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5965,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+12541,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark rst_ni", false,-1);
        tracep->declBus(c+14842,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12182,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12183,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12184,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12185,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12542,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12479,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5966,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+12543,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow rst_ni", false,-1);
        tracep->declBus(c+14843,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12186,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12187,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12188,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12189,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12544,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12480,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5967,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+12545,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_fmt_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow rst_ni", false,-1);
        tracep->declBus(c+10184,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12190,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12191,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12192,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12193,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12546,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12481,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2718,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+12547,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_rx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak rst_ni", false,-1);
        tracep->declBus(c+12512,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12194,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12195,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12196,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12197,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12548,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12482,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2719,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak intr_o", false,-1, 0,0);
        tracep->declBus(c+12549,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_nak new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference rst_ni", false,-1);
        tracep->declBus(c+2997,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12198,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12199,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12200,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12201,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12550,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12483,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2720,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference intr_o", false,-1, 0,0);
        tracep->declBus(c+12551,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_scl_interference new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference rst_ni", false,-1);
        tracep->declBus(c+12513,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12202,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12203,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12204,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12205,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12552,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12484,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2721,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference intr_o", false,-1, 0,0);
        tracep->declBus(c+12553,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_interference new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout rst_ni", false,-1);
        tracep->declBus(c+12514,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12206,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12207,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12208,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12209,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12554,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12485,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2722,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+12555,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_stretch_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable rst_ni", false,-1);
        tracep->declBus(c+2998,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12210,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12211,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12212,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12213,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12556,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12486,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2723,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable intr_o", false,-1, 0,0);
        tracep->declBus(c+12557,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_sda_unstable new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete rst_ni", false,-1);
        tracep->declBus(c+10185,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12214,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12215,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12216,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12217,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12558,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12487,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2724,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete intr_o", false,-1, 0,0);
        tracep->declBus(c+12559,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_trans_complete new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty rst_ni", false,-1);
        tracep->declBus(c+12515,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12218,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12219,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12220,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12221,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12560,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12488,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2725,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty intr_o", false,-1, 0,0);
        tracep->declBus(c+12561,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_empty new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty rst_ni", false,-1);
        tracep->declBus(c+10186,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12222,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12223,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12224,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12225,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12562,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12489,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2726,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty intr_o", false,-1, 0,0);
        tracep->declBus(c+12563,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_nonempty new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow rst_ni", false,-1);
        tracep->declBus(c+14844,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12226,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12227,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12228,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12229,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12564,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12490,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2727,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+12565,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_tx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow rst_ni", false,-1);
        tracep->declBus(c+10362,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12230,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12231,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12232,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12233,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12566,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12491,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2728,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+12567,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_acq_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop rst_ni", false,-1);
        tracep->declBus(c+2981,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12234,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12235,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12236,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12237,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12568,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12492,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2729,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop intr_o", false,-1, 0,0);
        tracep->declBus(c+12569,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_ack_stop new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout rst_ni", false,-1);
        tracep->declBus(c+14845,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+12238,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+12239,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+12240,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+12241,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+12570,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+12493,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5968,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+12571,"Azadi_top_verilator top_verilator i2c0 i2c_core intr_hw_host_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+15506,"Azadi_top_verilator u_jtagdpi ListenPort", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator u_jtagdpi clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator u_jtagdpi rst_ni", false,-1);
        tracep->declBit(c+5955,"Azadi_top_verilator u_jtagdpi jtag_tck", false,-1);
        tracep->declBit(c+5957,"Azadi_top_verilator u_jtagdpi jtag_tms", false,-1);
        tracep->declBit(c+5956,"Azadi_top_verilator u_jtagdpi jtag_tdi", false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator u_jtagdpi jtag_tdo", false,-1);
        tracep->declBit(c+5958,"Azadi_top_verilator u_jtagdpi jtag_trst_n", false,-1);
        tracep->declBit(c+5959,"Azadi_top_verilator u_jtagdpi jtag_srst_n", false,-1);
        tracep->declQuad(c+384,"Azadi_top_verilator u_jtagdpi ctx", false,-1, 63,0);
        tracep->declBit(c+15507,"jtag_pkg JTAG_REQ_DEFAULT tck", false,-1);
        tracep->declBit(c+15508,"jtag_pkg JTAG_REQ_DEFAULT tms", false,-1);
        tracep->declBit(c+15509,"jtag_pkg JTAG_REQ_DEFAULT trst_n", false,-1);
        tracep->declBit(c+15510,"jtag_pkg JTAG_REQ_DEFAULT tdi", false,-1);
        tracep->declBit(c+15511,"jtag_pkg JTAG_RSP_DEFAULT tdo", false,-1);
        tracep->declBit(c+15512,"jtag_pkg JTAG_RSP_DEFAULT tdo_oe", false,-1);
        tracep->declBus(c+15513,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+15514,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+15513,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+15515,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+15517,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+15519,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+15141,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+15378,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+15379,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+15380,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+15381,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+14908,"dm DTM_SUCCESS", false,-1, 1,0);
        tracep->declBus(c+15521,"cb_filter_pkg EgSeeds(0) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+15522,"cb_filter_pkg EgSeeds(0) XorSeed", false,-1, 31,0);
        tracep->declBus(c+15523,"cb_filter_pkg EgSeeds(1) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+15524,"cb_filter_pkg EgSeeds(1) XorSeed", false,-1, 31,0);
        tracep->declBus(c+15525,"cb_filter_pkg EgSeeds(2) PermuteSeed", false,-1, 31,0);
        tracep->declBus(c+15526,"cb_filter_pkg EgSeeds(2) XorSeed", false,-1, 31,0);
        tracep->declBus(c+15527,"defs_div_sqrt_mvp C_RM", false,-1, 31,0);
        tracep->declBus(c+14982,"defs_div_sqrt_mvp C_RM_NEAREST", false,-1, 2,0);
        tracep->declBus(c+15378,"defs_div_sqrt_mvp C_RM_TRUNC", false,-1, 2,0);
        tracep->declBus(c+15379,"defs_div_sqrt_mvp C_RM_PLUSINF", false,-1, 2,0);
        tracep->declBus(c+15380,"defs_div_sqrt_mvp C_RM_MINUSINF", false,-1, 2,0);
        tracep->declBus(c+15528,"defs_div_sqrt_mvp C_PC", false,-1, 31,0);
        tracep->declBus(c+15529,"defs_div_sqrt_mvp C_FS", false,-1, 31,0);
        tracep->declBus(c+15529,"defs_div_sqrt_mvp C_IUNC", false,-1, 31,0);
        tracep->declBus(c+15120,"defs_div_sqrt_mvp Iteration_unit_num_S", false,-1, 1,0);
        tracep->declBus(c+15530,"defs_div_sqrt_mvp C_OP_FP64", false,-1, 31,0);
        tracep->declBus(c+15531,"defs_div_sqrt_mvp C_MANT_FP64", false,-1, 31,0);
        tracep->declBus(c+15532,"defs_div_sqrt_mvp C_EXP_FP64", false,-1, 31,0);
        tracep->declBus(c+15533,"defs_div_sqrt_mvp C_BIAS_FP64", false,-1, 31,0);
        tracep->declBus(c+15534,"defs_div_sqrt_mvp C_BIAS_AONE_FP64", false,-1, 10,0);
        tracep->declBus(c+15535,"defs_div_sqrt_mvp C_HALF_BIAS_FP64", false,-1, 31,0);
        tracep->declBus(c+15536,"defs_div_sqrt_mvp C_EXP_ZERO_FP64", false,-1, 10,0);
        tracep->declBus(c+15537,"defs_div_sqrt_mvp C_EXP_ONE_FP64", false,-1, 12,0);
        tracep->declBus(c+15115,"defs_div_sqrt_mvp C_EXP_INF_FP64", false,-1, 10,0);
        tracep->declQuad(c+15538,"defs_div_sqrt_mvp C_MANT_ZERO_FP64", false,-1, 51,0);
        tracep->declQuad(c+15116,"defs_div_sqrt_mvp C_MANT_NAN_FP64", false,-1, 51,0);
        tracep->declQuad(c+15540,"defs_div_sqrt_mvp C_PZERO_FP64", false,-1, 63,0);
        tracep->declQuad(c+15542,"defs_div_sqrt_mvp C_MZERO_FP64", false,-1, 63,0);
        tracep->declQuad(c+15544,"defs_div_sqrt_mvp C_QNAN_FP64", false,-1, 63,0);
        tracep->declBus(c+15546,"defs_div_sqrt_mvp C_OP_FP32", false,-1, 31,0);
        tracep->declBus(c+15547,"defs_div_sqrt_mvp C_MANT_FP32", false,-1, 31,0);
        tracep->declBus(c+15548,"defs_div_sqrt_mvp C_EXP_FP32", false,-1, 31,0);
        tracep->declBus(c+15549,"defs_div_sqrt_mvp C_BIAS_FP32", false,-1, 31,0);
        tracep->declBus(c+15550,"defs_div_sqrt_mvp C_BIAS_AONE_FP32", false,-1, 7,0);
        tracep->declBus(c+15551,"defs_div_sqrt_mvp C_HALF_BIAS_FP32", false,-1, 31,0);
        tracep->declBus(c+14895,"defs_div_sqrt_mvp C_EXP_ZERO_FP32", false,-1, 7,0);
        tracep->declBus(c+15113,"defs_div_sqrt_mvp C_EXP_INF_FP32", false,-1, 7,0);
        tracep->declBus(c+15552,"defs_div_sqrt_mvp C_MANT_ZERO_FP32", false,-1, 22,0);
        tracep->declBus(c+14881,"defs_div_sqrt_mvp C_PZERO_FP32", false,-1, 31,0);
        tracep->declBus(c+15553,"defs_div_sqrt_mvp C_MZERO_FP32", false,-1, 31,0);
        tracep->declBus(c+15554,"defs_div_sqrt_mvp C_QNAN_FP32", false,-1, 31,0);
        tracep->declBus(c+15555,"defs_div_sqrt_mvp C_OP_FP16", false,-1, 31,0);
        tracep->declBus(c+15556,"defs_div_sqrt_mvp C_MANT_FP16", false,-1, 31,0);
        tracep->declBus(c+15557,"defs_div_sqrt_mvp C_EXP_FP16", false,-1, 31,0);
        tracep->declBus(c+15558,"defs_div_sqrt_mvp C_BIAS_FP16", false,-1, 31,0);
        tracep->declBus(c+15559,"defs_div_sqrt_mvp C_BIAS_AONE_FP16", false,-1, 4,0);
        tracep->declBus(c+15560,"defs_div_sqrt_mvp C_HALF_BIAS_FP16", false,-1, 31,0);
        tracep->declBus(c+15561,"defs_div_sqrt_mvp C_EXP_ZERO_FP16", false,-1, 4,0);
        tracep->declBus(c+15118,"defs_div_sqrt_mvp C_EXP_INF_FP16", false,-1, 4,0);
        tracep->declBus(c+15562,"defs_div_sqrt_mvp C_MANT_ZERO_FP16", false,-1, 9,0);
        tracep->declBus(c+15501,"defs_div_sqrt_mvp C_PZERO_FP16", false,-1, 15,0);
        tracep->declBus(c+15563,"defs_div_sqrt_mvp C_MZERO_FP16", false,-1, 15,0);
        tracep->declBus(c+15564,"defs_div_sqrt_mvp C_QNAN_FP16", false,-1, 15,0);
        tracep->declBus(c+15555,"defs_div_sqrt_mvp C_OP_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15560,"defs_div_sqrt_mvp C_MANT_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15548,"defs_div_sqrt_mvp C_EXP_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15549,"defs_div_sqrt_mvp C_BIAS_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+15550,"defs_div_sqrt_mvp C_BIAS_AONE_FP16ALT", false,-1, 7,0);
        tracep->declBus(c+15551,"defs_div_sqrt_mvp C_HALF_BIAS_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+14895,"defs_div_sqrt_mvp C_EXP_ZERO_FP16ALT", false,-1, 7,0);
        tracep->declBus(c+15113,"defs_div_sqrt_mvp C_EXP_INF_FP16ALT", false,-1, 7,0);
        tracep->declBus(c+15505,"defs_div_sqrt_mvp C_MANT_ZERO_FP16ALT", false,-1, 6,0);
        tracep->declBus(c+15565,"defs_div_sqrt_mvp C_QNAN_FP16ALT", false,-1, 15,0);
        tracep->declBus(c+15566,"tl_periph_pkg ADDR_SPACE_UART0", false,-1, 31,0);
        tracep->declBus(c+15567,"tl_periph_pkg ADDR_SPACE_UART1", false,-1, 31,0);
        tracep->declBus(c+15568,"tl_periph_pkg ADDR_SPACE_SPI0", false,-1, 31,0);
        tracep->declBus(c+15569,"tl_periph_pkg ADDR_SPACE_SPI1", false,-1, 31,0);
        tracep->declBus(c+15570,"tl_periph_pkg ADDR_SPACE_SPI2", false,-1, 31,0);
        tracep->declBus(c+15571,"tl_periph_pkg ADDR_SPACE_PWM", false,-1, 31,0);
        tracep->declBus(c+15572,"tl_periph_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+15573,"tl_periph_pkg ADDR_SPACE_I2C0", false,-1, 31,0);
        tracep->declBus(c+15574,"tl_periph_pkg ADDR_SPACE_I2C1", false,-1, 31,0);
        tracep->declBus(c+15575,"tl_periph_pkg ADDR_SPACE_CAN0", false,-1, 31,0);
        tracep->declBus(c+15576,"tl_periph_pkg ADDR_SPACE_CAN1", false,-1, 31,0);
        tracep->declBus(c+15577,"tl_periph_pkg ADDR_SPACE_ADC", false,-1, 31,0);
        tracep->declBus(c+15578,"tl_periph_pkg ADDR_SPACE_QSPI", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_UART0", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_UART1", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_SPI0", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_SPI1", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_SPI2", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_PWM", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_I2C0", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_I2C1", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_CAN0", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_CAN1", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_ADC", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_periph_pkg ADDR_MASK_QSPI", false,-1, 31,0);
        tracep->declBus(c+15126,"tl_periph_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+15200,"tl_periph_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+14882,"tl_main_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+15580,"tl_main_pkg ADDR_SPACE_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+15581,"tl_main_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+15582,"tl_main_pkg ADDR_SPACE_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+15583,"tl_main_pkg ADDR_SPACE_TIMER0", false,-1, 31,0);
        tracep->declBus(c+15584,"tl_main_pkg ADDR_SPACE_TIMER1", false,-1, 31,0);
        tracep->declBus(c+15585,"tl_main_pkg ADDR_SPACE_TIMER2", false,-1, 31,0);
        tracep->declBus(c+15586,"tl_main_pkg ADDR_SPACE_TIMER3", false,-1, 31,0);
        tracep->declBus(c+15587,"tl_main_pkg ADDR_SPACE_TIMER4", false,-1, 31,0);
        tracep->declBus(c+15588,"tl_main_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+15566,"tl_main_pkg ADDR_SPACE_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_TIMER0", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_TIMER1", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_TIMER2", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_TIMER3", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_TIMER4", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+15579,"tl_main_pkg ADDR_MASK_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+15195,"tl_main_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+15392,"tl_main_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith DCCM M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni", false,-1);
        tracep->declBit(c+7516,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+7517,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7518,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7519,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7520,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7521,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7522,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7523,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7524,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+7525,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+7526,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7527,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7528,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7529,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7530,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7531,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7532,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7533,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+7534,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+7535,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7536,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7537,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7538,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7539,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7540,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7541,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+7542,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+7543,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+7544,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7545,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7546,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7547,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7548,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7549,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7550,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+7551,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o d_ready", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_valid", false,-1);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_error", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith DCCM IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM STIDW", false,-1, 31,0);
        tracep->declBit(c+7552,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+7553,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7554,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7555,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7556,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7557,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7558,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7559,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7560,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+7561,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+7562,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7563,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7564,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7565,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7566,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7567,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7568,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7569,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+7570,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+7571,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7572,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7573,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7574,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7575,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7576,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7577,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+7578,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+7579,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+7580,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7581,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7582,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7583,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7584,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7586,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+7587,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+7588,"Azadi_top_verilator top_verilator main_swith DCCM hrequest", false,-1, 1,0);
        tracep->declBus(c+7589,"Azadi_top_verilator top_verilator main_swith DCCM hgrant", false,-1, 1,0);
        tracep->declBit(c+13311,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13312,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13313,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13314,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13315,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13316,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13317,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13318,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13319,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+3009,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3010,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+3011,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+3012,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+3013,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3014,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+3015,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+3016,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+7590,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid", false,-1);
        tracep->declBit(c+3017,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready", false,-1);
        tracep->declBit(c+13320,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_valid", false,-1);
        tracep->declBus(c+13321,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13322,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13323,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13324,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13325,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13326,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13327,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13328,"Azadi_top_verilator top_verilator main_swith DCCM arb_data d_ready", false,-1);
        tracep->declBus(c+14861,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+13329,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+3018,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13330,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+7591,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7592,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7593,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7594,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7595,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7596,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7597,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7598,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7599,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7600,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7601,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+7602,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7603,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7604,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7605,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7606,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7607,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7608,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7609,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7610,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7611,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7612,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13311,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13312,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13313,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13314,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13315,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13316,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13317,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13318,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13319,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+3009,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3010,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3011,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3012,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3013,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3014,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3015,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+3016,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13331,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3019,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13332,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13331,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3019,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13332,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3020,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13335,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3021,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3020,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13335,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3021,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+7588,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+13336+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+7589,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+7613,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+7590,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13342,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+3017,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+7614,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+7615,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+7616,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2806,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+7617,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+7618,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM rst_ni", false,-1);
        tracep->declBit(c+12800,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+12801,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12802,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12803,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12804,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12805,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12806,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12807,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12808,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+12809,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+12810,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12811,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12812,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12813,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12814,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12815,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12816,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12817,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+4286,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+4287,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4288,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4289,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4290,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4291,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4292,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4293,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+4294,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+4295,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4301,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4302,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+4303,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o d_ready", false,-1);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_valid", false,-1);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4865,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4866,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_error", false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM STIDW", false,-1, 31,0);
        tracep->declBit(c+12818,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+12819,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12820,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12821,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12822,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12823,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12824,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12825,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12826,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+12827,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+12828,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12829,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12830,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12831,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12832,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12833,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12834,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12835,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+4304,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4307,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4308,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4309,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4310,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4311,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+4312,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+4313,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+4314,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4315,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4316,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4317,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4318,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4319,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4320,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+4321,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+12836,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrequest", false,-1, 1,0);
        tracep->declBus(c+4322,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hgrant", false,-1, 1,0);
        tracep->declBit(c+12837,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12838,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12839,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12840,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12841,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12842,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12843,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12844,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12845,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+4871,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+4872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4873,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+4874,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+4875,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+4878,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+4879,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+12846,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_valid", false,-1);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_ready", false,-1);
        tracep->declBit(c+12847,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_valid", false,-1);
        tracep->declBus(c+12848,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+12849,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+12850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+12851,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+12852,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+12853,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+12854,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+12855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data d_ready", false,-1);
        tracep->declBus(c+14862,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+12856,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+4881,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+12857,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+12858,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12860,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12861,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12862,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12863,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12864,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12865,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12866,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+12867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+12869,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+12870,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12871,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+12872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+12873,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+12874,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+12875,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12876,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+12877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+12878,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+12879,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+12837,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+12838,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12839,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12840,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12841,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12842,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12843,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12844,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12845,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4871,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4873,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4874,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4875,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4876,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4878,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4879,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4865,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4866,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+12880,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4882,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+12881,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12880,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4882,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+12881,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4883,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12884,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4884,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4883,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12884,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4884,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+12836,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+12885+i*3,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4322,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+4323,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+12846,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+12891,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+4880,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13187,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+4324,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+13188,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+3967,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+4325,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+4326,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_0 M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni", false,-1);
        tracep->declBit(c+7619,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+7620,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7621,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7622,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7623,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7624,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7625,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7626,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7627,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+7628,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+7629,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7630,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7631,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7632,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7633,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7634,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7635,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7636,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+7637,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+7638,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7639,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7640,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7641,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7642,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7643,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7644,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+7645,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+7646,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+7647,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7648,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7649,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7650,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7651,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7652,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7653,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+7654,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW", false,-1, 31,0);
        tracep->declBit(c+7655,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+7656,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7657,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7658,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7659,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7660,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7661,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7662,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7663,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+7664,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+7665,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7666,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7667,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7668,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7669,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7670,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7671,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7672,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+7673,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+7674,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7675,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7676,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7677,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7678,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7679,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7680,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+7681,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+7682,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+7683,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7684,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7685,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7686,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7687,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7688,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7689,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+7690,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+7691,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest", false,-1, 1,0);
        tracep->declBus(c+7692,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant", false,-1, 1,0);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7694,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7695,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7696,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7697,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7698,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7699,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7700,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+3084,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+3085,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+3087,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+3088,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3090,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+3091,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+3092,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid", false,-1);
        tracep->declBit(c+3093,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready", false,-1);
        tracep->declBit(c+7703,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_valid", false,-1);
        tracep->declBus(c+7704,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+7705,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+7706,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+7707,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+7708,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+7709,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+7710,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+7711,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data d_ready", false,-1);
        tracep->declBus(c+3094,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+7712,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+3095,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+7713,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7715,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7716,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7717,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7718,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7719,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7720,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7721,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7722,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7723,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7724,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+7725,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7728,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7729,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7730,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7731,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7734,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7735,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+7693,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7694,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7695,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7696,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7697,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7698,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7699,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7700,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7701,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+3084,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+3085,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3087,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3088,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3090,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3091,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+3092,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7736,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3096,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7737,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7736,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3096,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7737,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3097,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7740,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3098,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3097,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7740,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3098,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+7691,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7741+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+7692,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+7747,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+7702,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+7748,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+3093,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+7751,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+7752,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+7753,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+3100,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+7754,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+7755,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_1 M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni", false,-1);
        tracep->declBit(c+9330,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+9331,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9332,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9333,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9334,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9335,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9336,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9337,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9338,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+9339,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+9340,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9341,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9342,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9343,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9344,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9345,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9346,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9347,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+9348,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+9349,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9350,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9351,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9352,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9353,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9354,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9355,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+9356,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+9357,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+9358,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9359,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9360,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9361,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9362,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9363,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9364,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+9365,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+9172,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_valid", false,-1);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9177,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9178,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9179,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9180,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15214,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15215,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15216,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15217,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15218,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15219,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15220,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15221,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_error", false,-1);
        tracep->declBit(c+15222,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW", false,-1, 31,0);
        tracep->declBit(c+9366,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+9367,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9368,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9369,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9370,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9371,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9372,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9373,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9374,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+9375,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+9376,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9377,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9378,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9379,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9380,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9381,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9382,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9383,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+9384,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+9385,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9386,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9387,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9388,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9389,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9390,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9391,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+9392,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+9393,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+9394,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9395,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9396,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9397,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9398,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9399,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9400,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+9401,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+9402,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest", false,-1, 1,0);
        tracep->declBus(c+9403,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant", false,-1, 1,0);
        tracep->declBit(c+9404,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9405,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9406,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9407,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9408,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9409,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9410,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9411,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9412,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+388,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+393,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+9413,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid", false,-1);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready", false,-1);
        tracep->declBit(c+9414,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_valid", false,-1);
        tracep->declBus(c+9415,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+9416,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+9417,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+9418,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+9419,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+9420,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+9422,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data d_ready", false,-1);
        tracep->declBus(c+396,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+9423,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+397,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+9424,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9426,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9427,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9428,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9429,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9430,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9431,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9432,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9433,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9434,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9435,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+9436,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9437,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9438,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9439,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9440,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9441,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9442,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9443,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9444,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9445,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9446,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+9404,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9405,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9406,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9407,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9408,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9409,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9410,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9411,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9412,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+388,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+393,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9172,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9177,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9178,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9179,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9180,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15214,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15215,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15216,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15217,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15218,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15219,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15220,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15221,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15222,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9447,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15591,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9448,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9447,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15591,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9448,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15592,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9451,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15593,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15592,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9451,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15593,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+9402,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+9452+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+9403,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+9458,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+9413,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+9459,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+9462,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+9463,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+9464,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+6119,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+9465,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+9466,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_2 M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni", false,-1);
        tracep->declBit(c+9467,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+9468,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9469,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9470,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9471,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9472,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9473,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9474,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9475,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+9476,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+9477,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9478,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9479,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9480,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9481,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9482,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9483,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9484,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+9485,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+9486,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9487,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9488,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9489,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9490,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9491,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9492,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+9493,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+9494,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+9495,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9496,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9497,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9498,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9499,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9500,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9501,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+9502,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+9181,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_valid", false,-1);
        tracep->declBus(c+9182,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9186,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9187,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9188,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9189,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15223,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15224,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15225,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15226,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15227,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15228,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15229,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15230,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_error", false,-1);
        tracep->declBit(c+15231,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW", false,-1, 31,0);
        tracep->declBit(c+9503,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+9504,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9505,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9506,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9507,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9508,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9509,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9510,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9511,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+9512,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+9513,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9514,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9515,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9516,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9517,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9518,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9519,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9520,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+9521,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+9522,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9523,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9524,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9525,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9526,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9527,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9528,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+9529,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+9530,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+9531,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9532,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9533,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9534,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9535,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9536,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9537,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+9538,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+9539,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest", false,-1, 1,0);
        tracep->declBus(c+9540,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant", false,-1, 1,0);
        tracep->declBit(c+9541,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9542,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9543,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9544,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9545,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9546,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9547,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9548,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9549,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+398,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+9550,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid", false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready", false,-1);
        tracep->declBit(c+9551,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_valid", false,-1);
        tracep->declBus(c+9552,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+9553,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+9554,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+9555,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+9556,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+9557,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+9558,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+9559,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data d_ready", false,-1);
        tracep->declBus(c+408,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+9560,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+9561,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+9562,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9563,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9564,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9565,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9566,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9567,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9568,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9569,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9570,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9571,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9572,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+9573,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9574,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9575,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9576,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9577,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9578,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9579,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9580,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9581,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9582,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9583,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+9541,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9542,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9543,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9544,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9545,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9546,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9547,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9548,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9549,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+398,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9181,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9182,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9186,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9187,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9188,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9189,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15223,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15224,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15225,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15226,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15227,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15228,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15229,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15230,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15231,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9584,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15595,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9585,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9584,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15595,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9585,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15596,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9588,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15597,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15596,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9588,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15597,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+9539,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+9589+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+9540,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+9595,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+9550,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+9596,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+6120,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+9602,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+9603,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_3 M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni", false,-1);
        tracep->declBit(c+13660,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+13661,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13662,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13663,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13664,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13665,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13666,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13667,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13668,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+13669,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+13670,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13671,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13672,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13673,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13674,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13675,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13676,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13677,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+597,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+598,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+599,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+600,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+601,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+602,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+603,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+604,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+605,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+606,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+607,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+608,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+609,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+610,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+611,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+612,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+613,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+614,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+13622,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_valid", false,-1);
        tracep->declBus(c+13623,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13624,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13625,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13626,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15232,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15233,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15234,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15235,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15236,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15237,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15238,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15239,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_error", false,-1);
        tracep->declBit(c+15240,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW", false,-1, 31,0);
        tracep->declBit(c+13678,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+13679,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13680,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13681,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13682,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13683,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13684,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13685,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13686,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+13687,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+13688,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13689,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13690,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13691,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13692,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13693,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13694,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13695,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+615,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+616,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+617,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+618,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+619,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+620,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+621,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+622,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+623,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+624,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+625,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+626,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+627,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+628,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+629,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+630,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+631,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+632,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+13696,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest", false,-1, 1,0);
        tracep->declBus(c+633,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant", false,-1, 1,0);
        tracep->declBit(c+13697,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13698,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13699,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13702,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13703,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13705,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+415,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+13706,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid", false,-1);
        tracep->declBit(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready", false,-1);
        tracep->declBit(c+13707,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_valid", false,-1);
        tracep->declBus(c+13708,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13709,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13710,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13711,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13712,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13713,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13714,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13715,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data d_ready", false,-1);
        tracep->declBus(c+420,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+13716,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+421,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13717,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+13718,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13720,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13721,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13722,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13723,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13724,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13725,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13726,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+13727,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13728,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+13729,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13730,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13732,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13734,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13735,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13736,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13737,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+13738,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13739,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13697,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13698,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13699,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13700,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13701,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13702,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13703,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13704,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13705,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+415,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13622,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13623,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13624,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13625,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13626,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15232,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15233,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15234,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15235,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15236,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15237,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15238,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15239,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15240,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13740,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15599,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13741,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13740,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15599,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13741,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15600,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13744,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15601,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15600,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13744,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15601,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+13696,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+13745+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+633,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+12242,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+13706,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13751,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13754,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+634,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+13755,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+578,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+635,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+636,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_4 M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni", false,-1);
        tracep->declBit(c+9604,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+9605,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9606,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9607,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9608,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9609,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9610,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9611,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9612,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+9613,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+9614,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9615,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9616,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9617,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9618,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9619,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9620,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9621,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+9622,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+9623,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9624,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9625,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9626,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9627,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9628,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9629,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+9630,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+9631,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+9632,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9633,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9634,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9635,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9636,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9637,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9638,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+9639,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+10732,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_valid", false,-1);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+10734,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+10735,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+10740,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o d_ready", false,-1);
        tracep->declBit(c+15241,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_valid", false,-1);
        tracep->declBus(c+15242,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15243,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15244,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15245,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15246,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15247,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15248,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_error", false,-1);
        tracep->declBit(c+15249,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW", false,-1, 31,0);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9647,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+9649,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9651,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9652,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9653,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9654,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9655,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9656,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9657,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+9658,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+9659,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9660,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9661,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9662,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9663,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9665,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_error", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub5(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9666,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+9667,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+9668,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9669,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9670,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9671,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9672,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9673,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9674,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+9675,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+9676,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest", false,-1, 1,0);
        tracep->declBus(c+9677,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant", false,-1, 1,0);
        tracep->declBit(c+10913,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+10914,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+10915,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+10916,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+10917,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+10918,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+10919,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+10920,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+10921,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+9678,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid", false,-1);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready", false,-1);
        tracep->declBit(c+10922,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_valid", false,-1);
        tracep->declBus(c+10923,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+10924,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+10925,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+10926,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+10927,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+10928,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+10929,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+10930,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data d_ready", false,-1);
        tracep->declBus(c+432,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+10931,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+433,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+10932,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+9679,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9680,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9681,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9682,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9683,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9685,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9687,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9688,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+9690,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+9691,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+9694,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+9696,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+9699,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+9700,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+10913,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+10914,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+10915,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+10916,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+10917,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+10918,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+10919,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+10920,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+10921,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+10732,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+10734,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+10735,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+10740,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15241,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15242,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15243,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15244,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15245,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15246,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15247,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15248,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15249,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+10933,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15603,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+10934,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+10933,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15603,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+10934,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15604,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+10937,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15605,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15604,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+10937,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15605,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+9676,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+10938+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+9677,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+9701,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+9678,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+10944,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+9702,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+9703,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+9704,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+9171,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+9705,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+9706,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith PLIC M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni", false,-1);
        tracep->declBit(c+7756,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+7757,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7758,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7759,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7760,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7761,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7762,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7763,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7764,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+7765,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+7766,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7767,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7768,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7769,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7770,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7771,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7772,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7773,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+10947,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+10948,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10949,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10950,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10951,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10952,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10953,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10954,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+10955,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+10956,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+10957,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10958,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10959,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10960,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10961,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10962,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10963,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+10964,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith PLIC IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC STIDW", false,-1, 31,0);
        tracep->declBit(c+7774,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+7775,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7776,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7777,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7778,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7779,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7780,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7781,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7782,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+7783,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+7784,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7785,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7786,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7787,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7788,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7789,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7790,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7791,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+10965,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+10966,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10967,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10968,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10969,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10970,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10971,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10972,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+10973,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+10974,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+10975,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10976,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10977,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10978,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10979,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10980,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10981,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+10982,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+7792,"Azadi_top_verilator top_verilator main_swith PLIC hrequest", false,-1, 1,0);
        tracep->declBus(c+10983,"Azadi_top_verilator top_verilator main_swith PLIC hgrant", false,-1, 1,0);
        tracep->declBit(c+7793,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7794,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7795,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7796,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7797,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7798,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7799,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7800,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7801,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+3930,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+3931,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3932,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+3933,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+3934,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+3935,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3936,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+3937,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+3938,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid", false,-1);
        tracep->declBit(c+3939,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready", false,-1);
        tracep->declBit(c+7803,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_valid", false,-1);
        tracep->declBus(c+7804,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+7805,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+7806,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+7807,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+7808,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+7809,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+7810,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator main_swith PLIC arb_data d_ready", false,-1);
        tracep->declBus(c+3940,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+7812,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+3941,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+7813,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged", false,-1);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7816,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7817,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7818,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7819,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7820,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7821,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7822,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7823,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7824,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+7825,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+7826,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+7831,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+7833,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+7834,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+7835,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+7793,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7794,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7795,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7796,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7797,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7798,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7799,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7800,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7801,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+3930,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+3931,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3932,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3933,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3934,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3935,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3936,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3937,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+3938,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7836,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3942,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7837,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7836,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3942,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7837,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3943,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7840,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3944,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3943,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7840,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3944,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+7792,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7841+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+10983,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+10984,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+7802,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+7847,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+3939,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+7850,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+7851,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+7852,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+3946,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+7853,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+7854,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M", false,-1, 31,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass", false,-1, 1,0);
        tracep->declBus(c+15589,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass", false,-1, 1,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth", false,-1, 7,0);
        tracep->declBus(c+15590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth", false,-1, 7,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni", false,-1);
        tracep->declBit(c+6895,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+6896,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6897,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6898,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6899,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6900,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6901,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6902,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6903,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+6904,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+6905,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6906,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6907,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6908,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6909,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6910,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6911,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6912,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+10985,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+10986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10987,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10988,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10989,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10990,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10991,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10992,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+10993,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+10994,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+10995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10996,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10998,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10999,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+11000,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+11001,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+11002,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW", false,-1, 31,0);
        tracep->declBit(c+6913,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+6914,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6915,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6916,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6917,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6918,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6919,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6920,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6921,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+6922,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+6923,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6924,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6925,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6926,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6927,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6928,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6929,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6930,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+11003,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+11004,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11005,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+11006,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+11007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+11008,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+11009,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+11010,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+11011,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+11012,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+11013,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11014,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+11015,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+11016,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+11017,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+11018,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+11019,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+11020,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBus(c+6931,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest", false,-1, 1,0);
        tracep->declBus(c+11021,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant", false,-1, 1,0);
        tracep->declBit(c+6932,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6933,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6934,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6935,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6936,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6937,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6939,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6940,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+11022,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+11023,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11024,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+11025,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+11026,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+11027,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11028,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+11029,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+11030,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+6941,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid", false,-1);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready", false,-1);
        tracep->declBit(c+6942,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_valid", false,-1);
        tracep->declBus(c+6943,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+6944,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+6945,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+6946,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+6947,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+6948,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+6949,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+6950,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data d_ready", false,-1);
        tracep->declBus(c+11032,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+13756,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+11033,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13757,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged", false,-1);
        tracep->declBit(c+6951,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6952,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6953,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6954,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6955,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6956,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6957,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6958,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6959,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6960,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6961,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+6962,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6969,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+6971,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+6972,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+6932,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6933,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6934,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6935,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6936,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6937,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6938,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6939,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6940,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+11022,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+11023,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11024,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11025,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11026,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11027,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11028,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11029,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+11030,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+6973,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+6974,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+6973,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11034,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+6974,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+11035,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6977,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+11036,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11035,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6977,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+11036,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+6931,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6978+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+11021,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+6984,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+6941,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+6985,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+6988,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+6989,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+6990,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+6015,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+6991,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+6992,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14910,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15607,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15608,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15609,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15610,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15611,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15612,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15613,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15614,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15615,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15616,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15617,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15618,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15619,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15620,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+434+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+15128,"rv_plic_reg_pkg NumSrc", false,-1, 31,0);
        tracep->declBus(c+15126,"rv_plic_reg_pkg NumTarget", false,-1, 31,0);
        tracep->declBus(c+15273,"rv_plic_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+15621,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15622,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15623,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15624,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15625,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15626,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15627,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15628,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15629,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15630,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15631,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15632,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15633,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15634,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15635,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15636,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15637,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15638,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15639,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15640,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15641,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15642,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15643,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15644,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15645,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15646,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15647,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15648,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15649,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15650,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15651,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15652,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15653,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15654,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15655,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15656,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15657,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15658,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+449+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+15375,"uart_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+14910,"uart_reg_pkg UART_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15607,"uart_reg_pkg UART_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15608,"uart_reg_pkg UART_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15609,"uart_reg_pkg UART_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15610,"uart_reg_pkg UART_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15611,"uart_reg_pkg UART_RDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15612,"uart_reg_pkg UART_WDATA_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15613,"uart_reg_pkg UART_FIFO_CTRL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15614,"uart_reg_pkg UART_FIFO_STATUS_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15615,"uart_reg_pkg UART_OVRD_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15616,"uart_reg_pkg UART_VAL_OFFSET", false,-1, 5,0);
        tracep->declBus(c+15617,"uart_reg_pkg UART_TIMEOUT_CTRL_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+487+i*1,"uart_reg_pkg UART_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+15384,"i2c_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+15505,"i2c_reg_pkg I2C_INTR_STATE_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15659,"i2c_reg_pkg I2C_INTR_ENABLE_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15660,"i2c_reg_pkg I2C_INTR_TEST_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15661,"i2c_reg_pkg I2C_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15662,"i2c_reg_pkg I2C_STATUS_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15663,"i2c_reg_pkg I2C_RDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15664,"i2c_reg_pkg I2C_FDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15665,"i2c_reg_pkg I2C_FIFO_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15666,"i2c_reg_pkg I2C_FIFO_STATUS_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15667,"i2c_reg_pkg I2C_OVRD_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15668,"i2c_reg_pkg I2C_VAL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15669,"i2c_reg_pkg I2C_TIMING0_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15670,"i2c_reg_pkg I2C_TIMING1_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15671,"i2c_reg_pkg I2C_TIMING2_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15672,"i2c_reg_pkg I2C_TIMING3_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15673,"i2c_reg_pkg I2C_TIMING4_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15121,"i2c_reg_pkg I2C_TIMEOUT_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15674,"i2c_reg_pkg I2C_TARGET_ID_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15675,"i2c_reg_pkg I2C_ACQDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15676,"i2c_reg_pkg I2C_TXDATA_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15677,"i2c_reg_pkg I2C_STRETCH_CTRL_OFFSET", false,-1, 6,0);
        tracep->declBus(c+15678,"i2c_reg_pkg I2C_HOST_TIMEOUT_CTRL_OFFSET", false,-1, 6,0);
        {int i; for (i=0; i<22; i++) {
                tracep->declBus(c+499+i*1,"i2c_reg_pkg I2C_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+15126,"rv_timer_reg_pkg N_HARTS", false,-1, 31,0);
        tracep->declBus(c+15126,"rv_timer_reg_pkg N_TIMERS", false,-1, 31,0);
        tracep->declBus(c+15273,"rv_timer_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+15621,"rv_timer_reg_pkg RV_TIMER_CTRL_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15655,"rv_timer_reg_pkg RV_TIMER_CFG0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15656,"rv_timer_reg_pkg RV_TIMER_TIMER_V_LOWER0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15657,"rv_timer_reg_pkg RV_TIMER_TIMER_V_UPPER0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15658,"rv_timer_reg_pkg RV_TIMER_COMPARE_LOWER0_0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15679,"rv_timer_reg_pkg RV_TIMER_COMPARE_UPPER0_0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15680,"rv_timer_reg_pkg RV_TIMER_INTR_ENABLE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15681,"rv_timer_reg_pkg RV_TIMER_INTR_STATE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+15682,"rv_timer_reg_pkg RV_TIMER_INTR_TEST0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<9; i++) {
                tracep->declBus(c+521+i*1,"rv_timer_reg_pkg RV_TIMER_PERMIT", true,(i+0), 3,0);}}
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7591,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7592,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7593,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7594,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7595,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7596,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7597,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7598,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7599,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+7855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+7856,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+7857,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+7858,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+7859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+7860,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+7861,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+7862,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+7863,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7864,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7865,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7866,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7867,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7869,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7870,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7871,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+7873,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+7874,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7875,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+7876,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+7877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+7878,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7879,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+7880,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+7881,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7882,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7883,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7884,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7882,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7883,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7884,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+7887,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+7889,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7887,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+7889,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7602,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7603,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7604,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7605,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7606,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7607,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7608,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7609,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7610,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+7891,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+7892,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+7893,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+7894,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+7895,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+7896,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+7897,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+7898,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+7899,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7900,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7901,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7902,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7903,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7904,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7905,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7906,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7907,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7908,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+7909,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+7910,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7911,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+7912,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+7913,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+7914,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7915,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+7916,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+7917,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7918,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7919,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7920,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7918,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7919,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7920,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7924,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+7925,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7924,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+7925,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+12858,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+12859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12860,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12861,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12862,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12863,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12864,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12865,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12866,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4327,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4328,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4329,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4330,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4331,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4332,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4334,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4335,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12894,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12895,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12896,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12897,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12898,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12899,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12900,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12901,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12902,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4336,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4338,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4342,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4343,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4344,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+12903,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4345,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+12904,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12903,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4345,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+12904,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4346,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12907,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4347,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4346,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12907,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4347,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+12869,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+12870,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12871,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12873,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12874,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12875,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12876,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4349,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4351,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4352,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4353,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4354,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4355,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4356,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4357,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12908,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12909,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12910,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12911,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12912,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12913,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12914,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12915,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12916,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4358,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4359,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4360,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4361,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4362,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4363,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4364,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4365,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4366,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+12917,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+12918,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12917,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+12918,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4368,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12921,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4369,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4368,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12921,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4369,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7714,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7715,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7716,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7717,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7718,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7719,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7720,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7721,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7722,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+7927,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+7928,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+7929,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+7934,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+7935,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7936,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7937,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7939,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7940,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7941,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7942,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7943,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7944,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+7945,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+7946,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7947,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+7948,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+7949,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+7950,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7951,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+7952,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+7953,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7954,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7955,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7956,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7954,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7955,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7956,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+7959,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7960,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+7961,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7959,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7960,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+7961,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7725,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7726,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7727,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7728,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7729,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7730,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7731,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7732,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7733,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+7963,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+7964,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+7965,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+7966,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+7967,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+7968,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+7969,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+7970,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+7971,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7972,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7973,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7974,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7975,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7976,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7977,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7978,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7979,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7980,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+7981,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+7982,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+7983,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+7984,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+7985,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+7986,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+7987,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+7988,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+7989,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7990,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7991,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7992,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7990,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7991,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7992,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+7995,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7996,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+7997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7995,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7996,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+7997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+9425,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9426,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9427,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9428,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9429,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9430,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9431,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9432,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9433,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9707,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9708,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9709,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9710,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9711,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9712,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9713,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9714,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9715,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9716,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9717,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9718,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9719,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9720,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9721,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9722,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9723,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9724,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9725,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9726,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9727,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9728,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9732,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9733,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9734,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9735,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9736,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9734,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9735,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9736,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9739,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9740,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9741,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9739,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9740,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9741,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+9436,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9437,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9438,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9439,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9440,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9441,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9442,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9443,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9444,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9743,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9744,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9745,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9746,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9747,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9748,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9749,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9751,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9752,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9753,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9754,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9756,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9757,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9758,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9759,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9760,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9761,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9762,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9763,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9764,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9765,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9766,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9767,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9772,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9770,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9771,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9772,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9777,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9775,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9776,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9777,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+9562,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9563,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9564,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9565,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9566,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9567,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9568,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9569,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9570,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9779,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9780,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9781,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9782,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9783,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9784,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9785,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9786,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9787,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9788,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9789,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9790,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9791,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9792,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9793,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9794,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9795,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9796,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9797,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9798,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9799,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9800,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9801,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9802,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9803,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9804,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9805,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9808,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9806,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9807,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9808,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9813,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9811,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9812,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9813,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+9573,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9574,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9575,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9576,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9577,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9578,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9579,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9580,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9581,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9815,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9816,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9817,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9818,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9819,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9820,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9821,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9822,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9823,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9824,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9825,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9826,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9827,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9828,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9829,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9830,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9831,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9832,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9833,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9834,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9835,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9836,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9837,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9838,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9839,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9840,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9841,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9842,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9843,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9844,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9842,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9843,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9844,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9847,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9848,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9849,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9847,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9848,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9849,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13718,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13719,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13720,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13721,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13722,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13723,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13724,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13725,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13726,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+637,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+638,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+639,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+640,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+641,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+642,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+643,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+644,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+645,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13758,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13759,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13760,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13761,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13762,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13763,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13764,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13765,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13766,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+646,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+647,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+648,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+649,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+650,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+651,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+652,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+653,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+654,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13767,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+655,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13768,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13767,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+655,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13768,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+656,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13771,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+657,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+656,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13771,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+657,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13729,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13730,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13731,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13732,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13733,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13734,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13735,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13736,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13737,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+659,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+660,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+661,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+662,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+663,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+664,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+665,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+666,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+667,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13772,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13773,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13774,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13775,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13776,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13777,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13778,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13779,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13780,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+668,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+669,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+670,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+671,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+672,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+673,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+674,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+675,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+676,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13781,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13782,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13781,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+677,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13782,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+678,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13785,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+679,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+678,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13785,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+679,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+9679,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9680,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9681,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9682,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9683,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9684,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9685,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9687,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9851,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9852,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9853,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9854,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9856,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9857,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9858,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9860,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9861,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9862,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9863,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9864,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9865,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9866,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9867,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9869,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9870,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9871,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9873,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9874,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9875,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9876,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9879,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9880,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9878,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9879,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9880,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9885,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9883,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9884,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9885,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+9690,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+9691,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+9692,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+9693,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+9694,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+9696,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+9698,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+9887,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+9888,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+9889,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+9890,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+9891,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+9892,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+9893,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+9894,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+9895,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+9896,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+9897,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9898,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+9899,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+9900,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+9901,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+9902,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9903,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+9904,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+9905,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+9906,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+9907,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+9908,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+9909,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+9910,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+9911,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+9912,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+9913,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+9914,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9915,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+9916,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+9914,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9915,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+9916,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+9920,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9921,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9919,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+9920,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9921,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7814,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7816,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7817,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7818,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7819,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7820,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7821,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7822,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+11038,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+11039,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11042,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11043,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11044,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11045,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+11046,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7999,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+8000,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8001,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8002,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8003,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8004,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8005,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8006,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8007,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+11047,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+11048,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11049,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11050,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11051,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11052,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11053,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11054,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+11055,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+8008,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11056,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+8009,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+8008,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11056,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+8009,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+11057,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+8012,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+11058,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11057,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+8012,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+11058,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+7825,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+7826,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7831,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7833,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+11060,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+11061,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11062,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11063,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11064,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11065,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11066,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11067,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+11068,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+8013,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+8014,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8015,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8016,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8017,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8018,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8019,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8020,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8021,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+11069,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+11070,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11071,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11072,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11073,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11074,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11075,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11076,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+11077,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+8022,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11078,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+8023,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+8022,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11078,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+8023,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+11079,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+8026,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+11080,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11079,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+8026,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+11080,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6951,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6952,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6953,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6954,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6955,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6956,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6957,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6958,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6959,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+11082,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+11083,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11084,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11085,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11086,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11087,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11088,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11089,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+11090,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+6993,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+6994,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6995,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6996,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6998,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6999,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7000,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7001,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+11091,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+11092,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11093,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11094,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11095,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11096,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11097,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11098,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+11099,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7002,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11100,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7003,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7002,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11100,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7003,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7006,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+11102,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7006,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+11102,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+6962,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+6963,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6964,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6965,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6966,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6967,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6968,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6969,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6970,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+11104,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+11105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11106,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11107,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11108,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11109,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11110,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11111,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+11112,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+7007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+7008,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7009,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+7010,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+7011,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+7012,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+7013,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7014,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+7015,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+11113,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+11114,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11115,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11116,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11117,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11118,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11119,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11120,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+11121,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7016,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11122,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7017,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7016,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11122,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7017,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+11123,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7020,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+11124,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11123,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7020,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+11124,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+12922,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+12923,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12924,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12925,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12926,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12927,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12928,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12929,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12930,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+4371,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+4372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4373,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4374,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4376,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4377,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4378,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+4379,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12931,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12932,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12933,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12934,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12935,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12936,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12937,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12938,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12939,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+4380,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+4381,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4382,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4383,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4384,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4385,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4386,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4387,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+4388,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+12940,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4389,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+12941,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12940,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4389,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+12941,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+4390,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12944,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+4391,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4390,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12944,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+4391,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+12945,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+12946,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12947,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12948,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12949,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12950,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12951,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12952,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12953,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+4393,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+4394,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4395,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4396,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4397,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4398,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4399,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4400,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+4401,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12954,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12955,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12956,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12957,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12958,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12959,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12960,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12961,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12962,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+4402,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+4403,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4404,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4405,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4406,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4407,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4408,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4409,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+4410,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+12963,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4411,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+12964,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12963,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4411,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+12964,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+4412,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12967,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+4413,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4412,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12967,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+4413,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+12968,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+12969,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12970,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12971,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12972,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12973,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12974,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12975,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12976,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+4415,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+4416,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4417,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4418,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4419,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4420,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4421,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4422,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+4423,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+12977,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+12978,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12979,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12980,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12981,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12982,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12983,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12984,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12985,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+4424,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+4425,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4426,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4427,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4428,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4429,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4430,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4431,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+4432,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+12986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+12987,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+12986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4433,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+12987,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+4434,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12990,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+4435,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4434,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12990,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+4435,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2117,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2118,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2119,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2120,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2121,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2122,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2123,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2124,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2125,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11127,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11128,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11129,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11130,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11131,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11133,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11134,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2127,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2128,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2129,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2134,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11135,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11136,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11137,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11138,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11139,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11140,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11141,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11142,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11143,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2135,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11144,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2136,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2135,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11144,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2136,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11145,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2139,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11146,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11145,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2139,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11146,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2140,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2141,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2142,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2143,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2144,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2145,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2146,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2147,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2148,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11148,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11149,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11150,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11151,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11152,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11153,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11155,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11156,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2149,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2150,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2151,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2152,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2153,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2155,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2156,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11159,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11160,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11161,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11162,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11164,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11166,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2159,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11166,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2159,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2162,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11168,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11167,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2162,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11168,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2164,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2166,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2167,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2168,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2170,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2171,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11170,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11171,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11172,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11173,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11174,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11175,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11176,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11177,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11178,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2172,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2173,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2174,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2175,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2176,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2177,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2179,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2180,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11179,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11180,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11181,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11182,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11183,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11184,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11185,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11186,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11187,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11188,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2182,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2181,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11188,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2182,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11189,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2185,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11190,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11189,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2185,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11190,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2186,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2187,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2188,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2189,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2190,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2191,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2192,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2193,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2194,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11192,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11193,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11194,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11195,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11196,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11197,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11198,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11199,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11200,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2195,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2196,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2197,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2198,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2199,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2200,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2202,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2203,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11202,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11203,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11204,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11205,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11206,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11207,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11208,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2204,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2205,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2204,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11210,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2205,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2208,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11212,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11211,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2208,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11212,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2210,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2211,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2212,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2214,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2215,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2216,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2217,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11214,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11215,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11216,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11217,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11219,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11220,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11221,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11222,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2219,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2220,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2221,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2222,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2223,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2224,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2225,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2226,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11223,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11224,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11225,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11226,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11227,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11228,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11229,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11230,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11231,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2227,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2228,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2227,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11232,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2228,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2231,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11234,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11233,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2231,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11234,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2232,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2233,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2234,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2239,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2240,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11236,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11237,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11238,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11239,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11240,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11241,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11242,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11243,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11244,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2241,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2242,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2243,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2248,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2249,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11245,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11247,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11248,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11249,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11250,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11251,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11252,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11253,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2250,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2251,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2250,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11254,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2251,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2254,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11256,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11255,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2254,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11256,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2255,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2256,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2257,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2258,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2259,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2260,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2261,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2262,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2263,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11258,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11259,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11260,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11261,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11262,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11263,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11264,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11265,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11266,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2264,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2265,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2266,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2268,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2269,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2270,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2271,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2272,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11268,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11269,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11270,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11271,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11272,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11273,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11274,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11275,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2273,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2274,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2273,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11276,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2274,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2277,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11278,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11277,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2277,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11278,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2278,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2279,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2280,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2281,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2282,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2283,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2284,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2285,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2286,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11280,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11281,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11282,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11283,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11284,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11285,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11286,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11287,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11288,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2287,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2288,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2289,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2290,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2291,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2292,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2293,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2294,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2295,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11289,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11290,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11291,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11292,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11293,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11294,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11295,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11296,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11297,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2296,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2297,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2296,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11298,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2297,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11299,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11299,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2302,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2303,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2304,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2305,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2306,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2307,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2308,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2309,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11302,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11303,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11304,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11305,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11306,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11307,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11308,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11309,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11310,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2310,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2311,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2312,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2313,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2314,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2315,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2316,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2317,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2318,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11311,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11312,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11313,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11314,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11315,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11316,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11317,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11318,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11319,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2319,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2320,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2319,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11320,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2320,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2323,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11322,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11321,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2323,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11322,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2324,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2325,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2326,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2327,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2328,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2329,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2330,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2331,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2332,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11324,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11325,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11326,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11327,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11328,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11329,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11330,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11331,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11332,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2333,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2334,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2335,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2336,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2337,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2338,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2339,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2340,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2341,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11333,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11334,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11335,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11336,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11337,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11338,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11339,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11340,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11341,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2342,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11342,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2343,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2342,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11342,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2343,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11343,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2346,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11344,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11343,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2346,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11344,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2347,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+2348,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2349,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2350,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2351,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2352,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2353,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2354,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2355,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+11346,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+11347,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11348,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11349,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11350,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11351,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11352,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11353,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+11354,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+2356,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+2357,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+2358,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+2359,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+2360,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+2361,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+2362,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+2363,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+2364,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+11355,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+11356,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11357,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11358,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11359,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11360,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11361,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11362,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+11363,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11364,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2366,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11364,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2366,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+11365,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2369,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+11366,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11365,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2369,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+11366,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1647,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1648,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1649,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1650,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1651,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1652,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1653,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1654,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1655,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12243,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12244,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12245,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12247,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12248,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12249,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12250,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12251,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1656,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1657,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1658,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1659,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1660,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1661,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1662,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1663,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1664,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12252,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12253,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12254,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12255,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12256,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12257,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12258,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12259,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12260,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1665,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12261,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1666,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1665,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12261,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1666,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12262,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12263,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12262,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1669,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12263,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1670,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1671,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1672,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1673,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1674,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1675,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1676,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1677,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12265,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12266,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12268,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12269,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12270,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12271,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12272,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12273,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1679,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1680,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1681,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1682,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1683,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1685,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1686,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1687,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12274,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12275,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12276,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12277,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12278,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12279,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12280,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12281,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12282,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12283,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1688,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12283,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12284,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12285,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12284,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12285,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1693,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1694,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1695,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1696,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1697,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1698,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1699,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1701,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12287,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12288,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12289,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12290,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12291,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12292,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12293,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12294,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12295,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1702,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1704,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1705,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1706,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1707,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1708,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1709,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1710,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12296,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12297,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12298,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12299,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12301,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12302,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12303,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12304,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12305,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1712,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12305,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1712,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12306,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12307,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12306,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12307,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1716,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1717,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1718,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1720,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1721,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1722,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1723,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1724,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12309,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12310,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12311,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12312,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12313,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12314,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12315,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12316,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12317,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1725,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1726,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1727,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1728,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1729,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1730,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1732,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1733,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12318,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12319,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12320,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12321,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12322,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12323,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12324,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12325,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12326,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12327,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12327,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12328,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1738,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12329,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12328,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1738,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12329,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1739,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1740,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1741,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1742,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1743,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1744,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1745,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1747,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12331,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12332,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12333,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12334,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12335,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12336,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12337,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12338,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12339,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1748,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1750,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1751,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1752,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1753,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1754,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1755,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1756,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12340,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12341,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12342,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12343,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12344,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12345,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12346,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12347,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12348,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12349,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12349,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12350,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1761,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12351,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12350,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1761,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12351,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1762,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1763,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1764,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1765,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1766,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1767,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1768,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1769,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1770,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12353,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12354,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12355,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12356,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12357,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12358,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12359,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12360,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12361,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1771,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1772,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1773,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1774,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1775,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1776,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1777,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1778,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12362,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12363,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12364,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12365,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12366,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12368,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12369,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12370,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1780,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12371,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1781,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1780,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12371,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1781,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12373,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1784,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12373,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1785,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1786,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1787,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1788,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1789,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1791,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1792,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1793,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12376,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12377,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12378,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12379,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12380,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12381,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12382,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1794,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1795,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1796,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1797,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1798,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1799,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1800,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1801,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1802,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12384,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12385,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12386,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12387,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12388,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12390,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12391,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12392,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1803,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12393,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1804,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1803,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12393,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1804,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1807,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12395,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1807,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12395,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1808,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1809,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1810,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1811,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1812,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1813,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1814,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1815,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1816,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12397,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12398,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12399,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12400,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12401,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12402,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12403,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12404,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1819,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1820,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1822,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1823,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1824,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12406,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12407,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12408,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12409,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12410,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12411,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12412,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12413,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12414,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12415,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1827,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12415,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1827,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12416,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12417,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12416,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12417,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1831,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1832,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1833,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1834,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1835,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1836,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1837,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1838,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1839,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12419,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12420,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12421,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12422,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12423,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12424,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12425,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12426,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12427,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1840,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1842,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1843,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1844,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1845,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1847,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1848,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12428,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12429,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12430,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12431,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12432,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12433,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12434,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12435,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12436,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1849,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12437,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1849,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12437,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12438,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12439,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12438,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12439,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1854,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+1855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1856,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1857,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1858,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1860,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1861,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1862,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+12441,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+12442,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12443,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12444,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12445,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12446,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12447,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12448,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+12449,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+1863,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+1864,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1865,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1866,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1871,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+12450,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+12451,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12452,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12456,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+12458,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12459,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1873,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12459,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1873,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+12460,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1876,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+12461,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12460,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1876,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+12461,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13109,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13110,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13111,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13112,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13113,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13114,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13115,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13116,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13117,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4437,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4438,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4439,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4440,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4441,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4442,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4443,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4444,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4445,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13189,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13190,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13191,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13192,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13193,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13194,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13195,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13196,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13197,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4446,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4447,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4448,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4449,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4450,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4451,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4452,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4453,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4454,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13198,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4455,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13199,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13198,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4455,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13199,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4456,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13202,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4457,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4456,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13202,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4457,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13120,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13121,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13122,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13123,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13124,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13125,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13127,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13128,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4459,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4460,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4461,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4462,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4463,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4464,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4465,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4466,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4467,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13203,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13204,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13205,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13206,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13207,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13208,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13209,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13210,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13211,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4468,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4469,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4470,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4471,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4472,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4473,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4474,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4475,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4476,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13212,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4477,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13212,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4477,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13213,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4478,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13216,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4479,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4478,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13216,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4479,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13131,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13133,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13134,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13135,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13136,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13137,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13138,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13139,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4481,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4482,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4483,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4484,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4485,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4486,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4487,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4488,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4489,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13217,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13218,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13219,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13220,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13221,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13222,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13223,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13224,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13225,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4490,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4491,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4492,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4493,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4494,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4495,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4496,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4497,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4498,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13226,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4499,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13227,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13226,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4499,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13227,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13230,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4501,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4500,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13230,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4501,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13459,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13460,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13461,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13462,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13463,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13464,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13465,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13466,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13467,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4503,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4504,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4505,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4506,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4507,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4508,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4510,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4511,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13574,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13575,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13576,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13577,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13578,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13579,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13580,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13581,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13582,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4512,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4513,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4514,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4515,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4516,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4517,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4518,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4519,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4520,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4521,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13584,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13583,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4521,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13584,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4522,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4523,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4522,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13587,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4523,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13470,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13471,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13472,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13473,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13474,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13475,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13476,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13477,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13478,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4525,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4526,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4527,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4528,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4529,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4530,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4531,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4532,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4533,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13588,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13589,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13590,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13591,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13592,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13593,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13594,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13595,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13596,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4534,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4535,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4536,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4537,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4538,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4539,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4540,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4541,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4542,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13597,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4543,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13598,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13597,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4543,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13598,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4544,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13601,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4545,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4544,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13601,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4545,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+13481,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13482,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13483,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13484,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13485,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13486,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13487,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13488,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13489,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4547,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4548,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4549,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4550,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4551,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4552,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4553,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4554,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4555,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13602,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13603,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13604,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13605,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13606,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13607,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13608,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13609,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13610,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4556,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4557,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4558,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4559,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4560,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4561,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4562,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4563,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4564,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13611,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4565,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13612,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13611,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4565,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13612,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4566,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13615,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4567,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4566,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13615,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4567,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7021,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7022,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7023,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7024,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7025,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7026,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7027,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7028,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7029,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3405,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3406,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3407,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3408,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3409,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3410,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3411,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3412,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3413,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8632,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8633,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8635,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8637,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8638,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3414,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3415,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3416,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3417,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3418,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3419,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3420,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3421,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3422,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3423,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3423,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3424,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3424,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3425,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7035,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7036,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7037,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7038,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7039,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7040,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7041,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7042,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7043,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3427,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3428,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3429,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3430,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3434,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3435,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8640,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8641,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3436,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3437,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3438,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3439,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3440,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3441,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3443,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3444,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3445,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3445,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3446,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3447,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3446,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3447,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3449,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3450,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3451,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3452,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3453,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3454,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3455,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3456,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8649,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8650,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3458,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3459,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3460,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3461,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3462,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3463,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3464,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3465,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3466,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3467,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3467,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3468,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3469,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3468,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3469,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3471,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3472,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3473,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3474,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3475,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3476,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3477,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3478,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3479,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8661,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3480,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3481,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3482,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3483,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3484,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3485,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3486,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3487,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3488,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3489,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3489,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3490,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3491,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3490,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3491,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3493,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3494,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3495,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3496,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3498,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3499,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3501,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8668,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8674,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3502,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3503,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3504,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3506,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3507,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3508,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3510,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3511,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3512,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3513,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3512,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3513,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3515,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3516,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3517,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3518,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3519,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3520,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3521,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3522,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3523,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8676,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8677,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8682,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3524,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3525,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3527,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3528,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3529,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3530,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3531,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3532,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3533,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3533,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3534,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3535,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3534,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3535,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7110,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7111,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7112,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7113,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3537,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3538,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3539,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3540,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3541,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3542,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3543,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3544,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3545,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3546,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3547,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3548,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3549,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3550,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3551,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3552,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3553,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3554,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3555,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7115,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3555,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7115,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3556,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3557,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3556,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3557,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7119,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7121,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7122,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7124,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7127,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3559,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3560,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3561,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3562,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3563,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3564,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3565,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8696,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8697,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8698,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8699,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3568,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3569,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3570,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3571,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3572,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3573,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3574,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3575,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3576,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7128,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3577,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7129,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7128,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3577,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7129,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3578,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3579,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3578,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3579,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7133,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7134,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7135,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7136,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7137,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7138,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7139,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7140,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7141,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3581,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3582,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3583,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3584,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3585,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3586,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3587,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3588,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3589,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8703,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8704,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3592,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3593,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3594,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3595,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3596,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3597,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3598,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7142,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3599,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7143,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7142,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3599,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7143,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7146,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3601,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7146,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3601,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7147,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7148,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7149,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7150,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7151,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7152,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7153,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7155,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3604,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3605,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3606,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3607,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3608,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3609,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3610,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3611,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8718,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8720,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3612,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3613,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3614,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3615,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3616,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3617,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3618,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3619,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3620,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7156,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3621,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7156,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3621,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3623,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7160,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3623,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7161,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7162,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7164,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7165,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7166,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7167,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7168,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7169,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3625,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3626,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3627,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3628,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3630,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3632,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3633,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8721,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8726,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3635,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3641,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7170,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7171,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7170,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7171,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7174,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7174,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7175,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7177,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7178,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7179,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7180,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7181,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7182,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3649,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3650,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3661,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7184,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7185,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7184,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7185,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7188,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rst_ni", false,-1);
        tracep->declBit(c+7189,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_valid", false,-1);
        tracep->declBus(c+7190,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7191,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+7192,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+7193,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+7194,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+7195,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7196,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+7197,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i d_ready", false,-1);
        tracep->declBit(c+3669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_valid", false,-1);
        tracep->declBus(c+3670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3674,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_error", false,-1);
        tracep->declBit(c+3677,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o a_ready", false,-1);
        tracep->declBit(c+8739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_valid", false,-1);
        tracep->declBus(c+8740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+8742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+8743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+8744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+8745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+8747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o d_ready", false,-1);
        tracep->declBit(c+3678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_valid", false,-1);
        tracep->declBus(c+3679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+3682,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+3683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_error", false,-1);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+7198,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+7199,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7198,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+7199,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+3688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7202,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+3689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7202,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+3689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14975,"brq_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+14976,"brq_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+14872,"brq_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+14888,"brq_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+15683,"brq_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+15684,"brq_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+14896,"brq_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+14984,"brq_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+14987,"brq_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+15139,"brq_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+15685,"brq_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+15686,"brq_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+15266,"brq_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+14896,"brq_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+14984,"brq_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+14987,"brq_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+14975,"brq_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+15136,"brq_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+15687,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+15128,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+15128,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+15203,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+15126,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+15198,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+15125,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declBit(c+15688,"tlul_pkg TL_H2D_DEFAULT a_valid", false,-1);
        tracep->declBus(c+15689,"tlul_pkg TL_H2D_DEFAULT a_opcode", false,-1, 2,0);
        tracep->declBus(c+15690,"tlul_pkg TL_H2D_DEFAULT a_param", false,-1, 2,0);
        tracep->declBus(c+15691,"tlul_pkg TL_H2D_DEFAULT a_size", false,-1, 1,0);
        tracep->declBus(c+15692,"tlul_pkg TL_H2D_DEFAULT a_source", false,-1, 7,0);
        tracep->declBus(c+15693,"tlul_pkg TL_H2D_DEFAULT a_address", false,-1, 31,0);
        tracep->declBus(c+15694,"tlul_pkg TL_H2D_DEFAULT a_mask", false,-1, 3,0);
        tracep->declBus(c+15695,"tlul_pkg TL_H2D_DEFAULT a_data", false,-1, 31,0);
        tracep->declBit(c+15696,"tlul_pkg TL_H2D_DEFAULT d_ready", false,-1);
        tracep->declBit(c+15697,"tlul_pkg TL_D2H_DEFAULT d_valid", false,-1);
        tracep->declBus(c+15698,"tlul_pkg TL_D2H_DEFAULT d_opcode", false,-1, 2,0);
        tracep->declBus(c+15699,"tlul_pkg TL_D2H_DEFAULT d_param", false,-1, 2,0);
        tracep->declBus(c+15700,"tlul_pkg TL_D2H_DEFAULT d_size", false,-1, 1,0);
        tracep->declBus(c+15701,"tlul_pkg TL_D2H_DEFAULT d_source", false,-1, 7,0);
        tracep->declBus(c+15702,"tlul_pkg TL_D2H_DEFAULT d_sink", false,-1, 0,0);
        tracep->declBus(c+15703,"tlul_pkg TL_D2H_DEFAULT d_data", false,-1, 31,0);
        tracep->declBit(c+15704,"tlul_pkg TL_D2H_DEFAULT d_error", false,-1);
        tracep->declBit(c+15705,"tlul_pkg TL_D2H_DEFAULT a_ready", false,-1);
        tracep->declBus(c+14973,"fpnew_pkg NUM_FP_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14896,"fpnew_pkg FP_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+15108,"fpnew_pkg FP_ENCODINGS(0) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15109,"fpnew_pkg FP_ENCODINGS(0) man_bits", false,-1, 31,0);
        tracep->declBus(c+15706,"fpnew_pkg FP_ENCODINGS(1) exp_bits", false,-1, 31,0);
    }
}

void VAzadi_top_verilator::traceInitSub6(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+15707,"fpnew_pkg FP_ENCODINGS(1) man_bits", false,-1, 31,0);
        tracep->declBus(c+15708,"fpnew_pkg FP_ENCODINGS(2) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15709,"fpnew_pkg FP_ENCODINGS(2) man_bits", false,-1, 31,0);
        tracep->declBus(c+15708,"fpnew_pkg FP_ENCODINGS(3) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15710,"fpnew_pkg FP_ENCODINGS(3) man_bits", false,-1, 31,0);
        tracep->declBus(c+15108,"fpnew_pkg FP_ENCODINGS(4) exp_bits", false,-1, 31,0);
        tracep->declBus(c+15711,"fpnew_pkg FP_ENCODINGS(4) man_bits", false,-1, 31,0);
        tracep->declBus(c+15712,"fpnew_pkg CPK_FORMATS", false,-1, 0,4);
        tracep->declBus(c+14972,"fpnew_pkg NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14878,"fpnew_pkg INT_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+14972,"fpnew_pkg NUM_OPGROUPS", false,-1, 31,0);
        tracep->declBus(c+14972,"fpnew_pkg OP_BITS", false,-1, 31,0);
        tracep->declBus(c+15713,"fpnew_pkg RV64D Width", false,-1, 31,0);
        tracep->declBit(c+14964,"fpnew_pkg RV64D EnableVectors", false,-1);
        tracep->declBit(c+14965,"fpnew_pkg RV64D EnableNanBox", false,-1);
        tracep->declBus(c+15714,"fpnew_pkg RV64D FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15715,"fpnew_pkg RV64D IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+15713,"fpnew_pkg RV32D Width", false,-1, 31,0);
        tracep->declBit(c+15716,"fpnew_pkg RV32D EnableVectors", false,-1);
        tracep->declBit(c+14965,"fpnew_pkg RV32D EnableNanBox", false,-1);
        tracep->declBus(c+15714,"fpnew_pkg RV32D FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+14967,"fpnew_pkg RV32D IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14963,"fpnew_pkg RV32F Width", false,-1, 31,0);
        tracep->declBit(c+14964,"fpnew_pkg RV32F EnableVectors", false,-1);
        tracep->declBit(c+14965,"fpnew_pkg RV32F EnableNanBox", false,-1);
        tracep->declBus(c+14966,"fpnew_pkg RV32F FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+14967,"fpnew_pkg RV32F IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+15713,"fpnew_pkg RV64D_Xsflt Width", false,-1, 31,0);
        tracep->declBit(c+15716,"fpnew_pkg RV64D_Xsflt EnableVectors", false,-1);
        tracep->declBit(c+14965,"fpnew_pkg RV64D_Xsflt EnableNanBox", false,-1);
        tracep->declBus(c+15717,"fpnew_pkg RV64D_Xsflt FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15718,"fpnew_pkg RV64D_Xsflt IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14963,"fpnew_pkg RV32F_Xsflt Width", false,-1, 31,0);
        tracep->declBit(c+15716,"fpnew_pkg RV32F_Xsflt EnableVectors", false,-1);
        tracep->declBit(c+14965,"fpnew_pkg RV32F_Xsflt EnableNanBox", false,-1);
        tracep->declBus(c+15719,"fpnew_pkg RV32F_Xsflt FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15720,"fpnew_pkg RV32F_Xsflt IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14963,"fpnew_pkg RV32F_Xf16alt_Xfvec Width", false,-1, 31,0);
        tracep->declBit(c+15716,"fpnew_pkg RV32F_Xf16alt_Xfvec EnableVectors", false,-1);
        tracep->declBit(c+14965,"fpnew_pkg RV32F_Xf16alt_Xfvec EnableNanBox", false,-1);
        tracep->declBus(c+15721,"fpnew_pkg RV32F_Xf16alt_Xfvec FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15722,"fpnew_pkg RV32F_Xf16alt_Xfvec IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(4)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(4)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(4)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(4)", false,-1, 31,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(4)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(4)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(4)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(4)", false,-1, 1,0);
        tracep->declBus(c+14970,"fpnew_pkg DEFAULT_NOREGS PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14995,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(4)", false,-1, 31,0);
        tracep->declBus(c+14995,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(4)", false,-1, 31,0);
        tracep->declBus(c+14995,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(4)", false,-1, 31,0);
        tracep->declBus(c+14995,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(4)", false,-1, 31,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(4)", false,-1, 1,0);
        tracep->declBus(c+15723,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(0)", false,-1, 1,0);
        tracep->declBus(c+15723,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(1)", false,-1, 1,0);
        tracep->declBus(c+15723,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(2)", false,-1, 1,0);
        tracep->declBus(c+15723,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(3)", false,-1, 1,0);
        tracep->declBus(c+15723,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(4)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(4)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(4)", false,-1, 1,0);
        tracep->declBus(c+14970,"fpnew_pkg DEFAULT_SNITCH PipeConfig", false,-1, 1,0);
        tracep->declBit(c+14863,"fpnew_pkg DONT_CARE", false,-1);
    }
}

void VAzadi_top_verilator::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void VAzadi_top_verilator::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
        vlTOPp->traceFullSub2(userp, tracep);
        vlTOPp->traceFullSub3(userp, tracep);
        vlTOPp->traceFullSub4(userp, tracep);
    }
}

void VAzadi_top_verilator::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp3130[3];
    WData/*95:0*/ __Vtemp3146[3];
    WData/*95:0*/ __Vtemp3162[3];
    WData/*95:0*/ __Vtemp3178[3];
    WData/*95:0*/ __Vtemp3194[3];
    WData/*95:0*/ __Vtemp3210[3];
    WData/*95:0*/ __Vtemp3226[3];
    WData/*95:0*/ __Vtemp3242[3];
    WData/*95:0*/ __Vtemp3258[3];
    WData/*95:0*/ __Vtemp3274[3];
    WData/*95:0*/ __Vtemp3506[3];
    WData/*95:0*/ __Vtemp3522[3];
    WData/*95:0*/ __Vtemp3538[3];
    WData/*95:0*/ __Vtemp3554[3];
    WData/*95:0*/ __Vtemp3570[3];
    WData/*95:0*/ __Vtemp3586[3];
    WData/*95:0*/ __Vtemp3602[3];
    WData/*95:0*/ __Vtemp3618[3];
    WData/*95:0*/ __Vtemp3634[3];
    WData/*95:0*/ __Vtemp3650[3];
    WData/*95:0*/ __Vtemp3666[3];
    WData/*95:0*/ __Vtemp3669[3];
    WData/*95:0*/ __Vtemp3670[3];
    WData/*95:0*/ __Vtemp3671[3];
    WData/*95:0*/ __Vtemp3675[3];
    // Body
    {
        tracep->fullCData(oldp+1,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),3);
        tracep->fullQData(oldp+2,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+4,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[1]),34);
        tracep->fullBit(oldp+6,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 5U))));
        tracep->fullCData(oldp+7,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                         [0U] >> 3U))),2);
        tracep->fullBit(oldp+8,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 2U))));
        tracep->fullBit(oldp+9,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 1U))));
        tracep->fullBit(oldp+10,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [0U])));
        tracep->fullBit(oldp+11,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 5U))));
        tracep->fullCData(oldp+12,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                          [1U] >> 3U))),2);
        tracep->fullBit(oldp+13,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 2U))));
        tracep->fullBit(oldp+14,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 1U))));
        tracep->fullBit(oldp+15,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [1U])));
        tracep->fullBit(oldp+16,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[0]));
        tracep->fullBit(oldp+17,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[1]));
        tracep->fullQData(oldp+18,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+20,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[1]),34);
        tracep->fullBit(oldp+22,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 5U))));
        tracep->fullCData(oldp+23,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                          [0U] >> 3U))),2);
        tracep->fullBit(oldp+24,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 2U))));
        tracep->fullBit(oldp+25,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 1U))));
        tracep->fullBit(oldp+26,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                  [0U])));
        tracep->fullBit(oldp+27,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 5U))));
        tracep->fullCData(oldp+28,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                          [1U] >> 3U))),2);
        tracep->fullBit(oldp+29,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 2U))));
        tracep->fullBit(oldp+30,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 1U))));
        tracep->fullBit(oldp+31,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                  [1U])));
        tracep->fullBit(oldp+32,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [0U]));
        tracep->fullBit(oldp+33,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+34,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[0]),32);
        tracep->fullIData(oldp+35,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[1]),32);
        tracep->fullIData(oldp+36,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[0]),32);
        tracep->fullIData(oldp+37,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[1]),32);
        tracep->fullIData(oldp+38,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+39,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [1U]));
        tracep->fullIData(oldp+40,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+41,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+42,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+43,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+44,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+45,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+46,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+47,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+48,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+49,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+50,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+51,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+52,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+53,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+54,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+55,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+56,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+57,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+58,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+59,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+60,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+61,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+62,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+63,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+64,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+65,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+66,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+67,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+68,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+69,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+70,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+71,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+72,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+73,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+74,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+75,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+76,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+77,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+78,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+79,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+80,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+81,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+82,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+83,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+84,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+85,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+86,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+87,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+88,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+89,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+90,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+91,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+92,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+93,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+94,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+95,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+96,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+97,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+98,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+99,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+104,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                           >> 3U))),3);
        tracep->fullBit(oldp+105,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                         >> 2U))));
        tracep->fullBit(oldp+106,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                         >> 1U))));
        tracep->fullBit(oldp+107,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d))));
        tracep->fullCData(oldp+108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullCData(oldp+109,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),2);
        tracep->fullCData(oldp+110,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 2U))),2);
        tracep->fullCData(oldp+111,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 4U))),2);
        tracep->fullCData(oldp+112,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),2);
        tracep->fullCData(oldp+113,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),2);
        tracep->fullCData(oldp+114,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 2U))),2);
        tracep->fullCData(oldp+115,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 4U))),2);
        tracep->fullCData(oldp+116,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),2);
        tracep->fullCData(oldp+117,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+118,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+119,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+120,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+121,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+122,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+123,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+124,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+125,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+126,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullIData(oldp+127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result),32);
        tracep->fullCData(oldp+128,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+129,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+130,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+131,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+132,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+133,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+134,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+135,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+136,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+137,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+138,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+139,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+140,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+141,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+142,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+143,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+144,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+145,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+146,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+147,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+148,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+149,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+150,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+151,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+152,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+153,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+154,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+155,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+156,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+157,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+158,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+159,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+160,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+161,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+162,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+163,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+164,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+165,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+166,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+167,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+168,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+169,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+170,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+171,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+172,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+173,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+174,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+175,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+176,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+177,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+178,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+179,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+180,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+181,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+182,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+183,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+184,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+185,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+186,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+187,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+188,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),5);
        tracep->fullIData(oldp+190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[0U]),32);
        tracep->fullIData(oldp+191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[1U]),32);
        tracep->fullIData(oldp+192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[2U]),32);
        tracep->fullIData(oldp+193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[3U]),32);
        tracep->fullCData(oldp+194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),3);
        tracep->fullCData(oldp+195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),5);
        tracep->fullCData(oldp+196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt),2);
        tracep->fullCData(oldp+197,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+198,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+199,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+200,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+201,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+202,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+203,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+204,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+205,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+206,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+207,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+208,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+209,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+210,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+211,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+212,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+213,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+214,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+215,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+216,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+217,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+218,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+219,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+220,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+221,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+222,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+223,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+224,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+225,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+226,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+227,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+228,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+229,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+230,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+231,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+232,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+233,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+234,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+235,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+236,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+237,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+238,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+239,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+240,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+241,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+242,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+243,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+244,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+245,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+246,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+247,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+248,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x12U))),6);
        tracep->fullCData(oldp+249,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x18U))),6);
        tracep->fullCData(oldp+250,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+251,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+252,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+253,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+254,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+255,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+256,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+257,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+258,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+259,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+260,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+261,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+262,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+263,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+264,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+265,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+266,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+267,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+268,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+269,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+270,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+271,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+272,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+273,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+274,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+275,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+276,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+277,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+278,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+279,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+280,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+281,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+282,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+283,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+284,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+285,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+286,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+287,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+288,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+289,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+290,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+291,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+292,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+293,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+294,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+295,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+296,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+297,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+298,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+299,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+300,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+301,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x12U))),6);
        tracep->fullCData(oldp+302,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x18U))),6);
        tracep->fullCData(oldp+303,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+304,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+305,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+306,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+307,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+308,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+309,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+310,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+311,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+312,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+313,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+314,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+315,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+316,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+317,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+318,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+319,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+320,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+321,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+322,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullSData(oldp+323,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation))),9);
        tracep->fullSData(oldp+324,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 9U)))),9);
        tracep->fullSData(oldp+325,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x12U)))),9);
        tracep->fullSData(oldp+326,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x1bU)))),9);
        tracep->fullSData(oldp+327,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x24U)))),9);
        tracep->fullCData(oldp+328,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U])),5);
        tracep->fullCData(oldp+329,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1bU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 5U)))),5);
        tracep->fullCData(oldp+330,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xaU)))),5);
        tracep->fullCData(oldp+331,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x11U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xfU)))),5);
        tracep->fullCData(oldp+332,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x14U)))),5);
        tracep->fullCData(oldp+333,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 7U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x19U)))),5);
        tracep->fullCData(oldp+334,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),5);
        tracep->fullCData(oldp+335,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1dU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 3U)))),5);
        tracep->fullCData(oldp+336,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 8U)))),5);
        tracep->fullCData(oldp+337,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x13U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xdU)))),5);
        tracep->fullCData(oldp+338,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x12U)))),5);
        tracep->fullCData(oldp+339,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 9U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x17U)))),5);
        tracep->fullCData(oldp+340,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),5);
        tracep->fullCData(oldp+341,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 1U)))),5);
        tracep->fullCData(oldp+342,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 6U)))),5);
        tracep->fullCData(oldp+343,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x15U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xbU)))),5);
        tracep->fullCData(oldp+344,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x10U)))),5);
        tracep->fullCData(oldp+345,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xbU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x15U)))),5);
        tracep->fullCData(oldp+346,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),5);
        tracep->fullCData(oldp+347,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 1U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1fU)))),5);
        tracep->fullCData(oldp+348,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 4U)))),5);
        tracep->fullCData(oldp+349,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x17U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 9U)))),5);
        tracep->fullCData(oldp+350,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xeU)))),5);
        tracep->fullCData(oldp+351,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xdU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x13U)))),5);
        tracep->fullCData(oldp+352,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+353,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 3U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1dU)))),5);
        tracep->fullCData(oldp+354,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 2U))),5);
        tracep->fullCData(oldp+355,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 7U))),5);
        tracep->fullCData(oldp+356,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0xcU))),5);
        tracep->fullCData(oldp+357,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x11U))),5);
        tracep->fullCData(oldp+358,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x16U))),5);
        tracep->fullCData(oldp+359,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x1bU))),5);
        tracep->fullCData(oldp+360,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x18U)))),8);
        tracep->fullCData(oldp+361,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x14U)))),4);
        tracep->fullCData(oldp+362,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                   >> 0x11U)))),3);
        tracep->fullBit(oldp+363,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                 >> 0x10U)))));
        tracep->fullCData(oldp+364,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0xcU)))),4);
        tracep->fullSData(oldp+365,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned))),12);
        tracep->fullCData(oldp+366,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x38U)))),8);
        tracep->fullCData(oldp+367,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x34U)))),4);
        tracep->fullCData(oldp+368,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                   >> 0x31U)))),3);
        tracep->fullBit(oldp+369,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                 >> 0x30U)))));
        tracep->fullCData(oldp+370,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x2cU)))),4);
        tracep->fullSData(oldp+371,((0xfffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                       >> 0x20U)))),12);
        tracep->fullBit(oldp+372,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+373,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+374,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+375,((3U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+376,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+377,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+378,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+379,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+380,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o))));
        tracep->fullBit(oldp+381,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o))));
        tracep->fullCData(oldp+382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hfifo_rspvalid),3);
        tracep->fullCData(oldp+383,((0x3fU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                      >> 0x25U)))),8);
        tracep->fullQData(oldp+384,(vlTOPp->Azadi_top_verilator__DOT__u_jtagdpi__DOT__ctx),64);
        tracep->fullBit(oldp+386,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+387,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+388,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+389,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+390,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+391,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+392,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+393,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+394,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+395,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+396,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+397,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+398,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+399,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+400,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+401,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+402,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+403,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+404,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+405,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+406,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+407,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+408,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+409,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+410,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+411,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+412,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+413,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+414,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+415,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+416,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+417,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+418,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+419,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+420,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+421,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+422,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+423,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+424,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+425,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+426,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+427,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+428,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+429,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+430,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+431,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+432,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+433,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullCData(oldp+434,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+435,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+436,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+437,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+438,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+439,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+440,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+441,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+442,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+443,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+444,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+445,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+446,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+447,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+448,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullCData(oldp+449,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[0]),4);
        tracep->fullCData(oldp+450,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[1]),4);
        tracep->fullCData(oldp+451,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[2]),4);
        tracep->fullCData(oldp+452,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[3]),4);
        tracep->fullCData(oldp+453,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[4]),4);
        tracep->fullCData(oldp+454,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[5]),4);
        tracep->fullCData(oldp+455,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[6]),4);
        tracep->fullCData(oldp+456,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[7]),4);
        tracep->fullCData(oldp+457,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[8]),4);
        tracep->fullCData(oldp+458,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[9]),4);
        tracep->fullCData(oldp+459,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[10]),4);
        tracep->fullCData(oldp+460,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[11]),4);
        tracep->fullCData(oldp+461,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[12]),4);
        tracep->fullCData(oldp+462,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[13]),4);
        tracep->fullCData(oldp+463,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[14]),4);
        tracep->fullCData(oldp+464,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[15]),4);
        tracep->fullCData(oldp+465,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[16]),4);
        tracep->fullCData(oldp+466,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[17]),4);
        tracep->fullCData(oldp+467,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[18]),4);
        tracep->fullCData(oldp+468,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[19]),4);
        tracep->fullCData(oldp+469,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[20]),4);
        tracep->fullCData(oldp+470,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[21]),4);
        tracep->fullCData(oldp+471,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[22]),4);
        tracep->fullCData(oldp+472,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[23]),4);
        tracep->fullCData(oldp+473,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[24]),4);
        tracep->fullCData(oldp+474,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[25]),4);
        tracep->fullCData(oldp+475,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[26]),4);
        tracep->fullCData(oldp+476,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[27]),4);
        tracep->fullCData(oldp+477,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[28]),4);
        tracep->fullCData(oldp+478,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[29]),4);
        tracep->fullCData(oldp+479,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[30]),4);
        tracep->fullCData(oldp+480,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[31]),4);
        tracep->fullCData(oldp+481,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[32]),4);
        tracep->fullCData(oldp+482,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[33]),4);
        tracep->fullCData(oldp+483,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[34]),4);
        tracep->fullCData(oldp+484,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[35]),4);
        tracep->fullCData(oldp+485,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[36]),4);
        tracep->fullCData(oldp+486,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[37]),4);
        tracep->fullCData(oldp+487,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[0]),4);
        tracep->fullCData(oldp+488,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[1]),4);
        tracep->fullCData(oldp+489,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[2]),4);
        tracep->fullCData(oldp+490,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[3]),4);
        tracep->fullCData(oldp+491,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[4]),4);
        tracep->fullCData(oldp+492,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[5]),4);
        tracep->fullCData(oldp+493,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[6]),4);
        tracep->fullCData(oldp+494,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[7]),4);
        tracep->fullCData(oldp+495,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[8]),4);
        tracep->fullCData(oldp+496,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[9]),4);
        tracep->fullCData(oldp+497,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[10]),4);
        tracep->fullCData(oldp+498,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[11]),4);
        tracep->fullCData(oldp+499,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[0]),4);
        tracep->fullCData(oldp+500,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[1]),4);
        tracep->fullCData(oldp+501,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[2]),4);
        tracep->fullCData(oldp+502,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[3]),4);
        tracep->fullCData(oldp+503,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[4]),4);
        tracep->fullCData(oldp+504,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[5]),4);
        tracep->fullCData(oldp+505,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[6]),4);
        tracep->fullCData(oldp+506,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[7]),4);
        tracep->fullCData(oldp+507,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[8]),4);
        tracep->fullCData(oldp+508,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[9]),4);
        tracep->fullCData(oldp+509,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[10]),4);
        tracep->fullCData(oldp+510,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[11]),4);
        tracep->fullCData(oldp+511,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[12]),4);
        tracep->fullCData(oldp+512,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[13]),4);
        tracep->fullCData(oldp+513,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[14]),4);
        tracep->fullCData(oldp+514,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[15]),4);
        tracep->fullCData(oldp+515,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[16]),4);
        tracep->fullCData(oldp+516,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[17]),4);
        tracep->fullCData(oldp+517,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[18]),4);
        tracep->fullCData(oldp+518,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[19]),4);
        tracep->fullCData(oldp+519,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[20]),4);
        tracep->fullCData(oldp+520,(vlSymsp->TOP__i2c_reg_pkg.__PVT__I2C_PERMIT[21]),4);
        tracep->fullCData(oldp+521,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[0]),4);
        tracep->fullCData(oldp+522,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[1]),4);
        tracep->fullCData(oldp+523,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[2]),4);
        tracep->fullCData(oldp+524,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[3]),4);
        tracep->fullCData(oldp+525,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[4]),4);
        tracep->fullCData(oldp+526,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[5]),4);
        tracep->fullCData(oldp+527,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[6]),4);
        tracep->fullCData(oldp+528,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[7]),4);
        tracep->fullCData(oldp+529,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[8]),4);
        tracep->fullBit(oldp+530,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq));
        tracep->fullBit(oldp+531,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)));
        tracep->fullBit(oldp+532,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x11U))));
        tracep->fullBit(oldp+533,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+534,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0xfU))));
        tracep->fullSData(oldp+535,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)),15);
        tracep->fullBit(oldp+536,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+537,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch));
        tracep->fullCData(oldp+538,(((0x4000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                      ? 0xeU : ((0x2000U 
                                                 & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                 ? 0xdU
                                                 : 
                                                ((0x1000U 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                  ? 0xcU
                                                  : 
                                                 ((0x800U 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                   ? 0xbU
                                                   : 
                                                  ((0x400U 
                                                    & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                    ? 0xaU
                                                    : 
                                                   ((0x200U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                     ? 9U
                                                     : 
                                                    ((0x100U 
                                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                      ? 8U
                                                      : 
                                                     ((0x80U 
                                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                       ? 7U
                                                       : 
                                                      ((0x40U 
                                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                        ? 6U
                                                        : 
                                                       ((0x20U 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                         ? 5U
                                                         : 
                                                        ((0x10U 
                                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                          ? 4U
                                                          : 
                                                         ((8U 
                                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                           ? 3U
                                                           : 
                                                          ((4U 
                                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                            ? 2U
                                                            : 
                                                           ((2U 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                             ? 1U
                                                             : 0U))))))))))))))),4);
        tracep->fullBit(oldp+539,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+540,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq));
        tracep->fullIData(oldp+541,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel),20);
        tracep->fullBit(oldp+542,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__selected_hart));
        tracep->fullBit(oldp+543,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel)));
        tracep->fullCData(oldp+544,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq),2);
        tracep->fullCData(oldp+545,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq),2);
        tracep->fullBit(oldp+546,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q));
        tracep->fullBit(oldp+547,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__intr_out));
        tracep->fullBit(oldp+548,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+549,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullBit(oldp+550,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0x11U))));
        tracep->fullBit(oldp+551,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0x10U))));
        tracep->fullBit(oldp+552,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0xfU))));
        tracep->fullSData(oldp+553,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip)),15);
        tracep->fullBit(oldp+554,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__intr_out));
        tracep->fullCData(oldp+555,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+556,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+558,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+559,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+560,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+562,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+567,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+569,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_size),2);
        tracep->fullIData(oldp+570,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullBit(oldp+571,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullCData(oldp+572,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullIData(oldp+574,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullCData(oldp+575,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+576,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+577,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+578,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+579,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+580,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+581,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+582,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+583,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+584,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+585,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+586,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+587,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                [0U]))));
        tracep->fullBit(oldp+588,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+589,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+590,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+591,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+592,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+593,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+594,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+595,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+596,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                [1U]))));
        tracep->fullBit(oldp+597,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+598,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+599,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+600,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+601,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+602,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+603,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+604,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+605,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                [0U]))));
        tracep->fullBit(oldp+606,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+607,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+608,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+609,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+610,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+611,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+612,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+613,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+614,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                [1U]))));
        tracep->fullBit(oldp+615,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+616,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+617,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+618,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+619,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+620,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+621,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+622,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+623,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+624,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+625,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+626,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+627,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+628,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+629,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+630,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+631,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+632,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullCData(oldp+633,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hgrant),2);
        tracep->fullCData(oldp+634,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+635,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                           << 1U))),2);
        tracep->fullCData(oldp+636,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+637,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+638,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+639,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+640,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+641,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+642,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+643,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+644,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+645,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+646,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+647,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+648,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+649,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+650,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+651,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+652,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+653,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+654,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+655,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+656,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+657,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                  [0U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+659,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+660,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+661,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+662,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+663,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+664,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+665,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+666,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+667,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+668,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+669,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+670,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+671,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+672,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+673,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+674,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+675,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+676,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullBit(oldp+677,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullBit(oldp+678,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+679,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                  [1U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+681,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+682,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+683,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+684,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+685,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+686,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [0U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+687,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+688,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [0U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+689,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [0U][0U])));
        tracep->fullBit(oldp+690,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+691,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+692,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+693,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+694,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+695,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [1U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+696,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+697,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [1U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+698,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [1U][0U])));
        tracep->fullBit(oldp+699,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [2U][2U] >> 0x15U))));
        tracep->fullCData(oldp+700,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [2U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+701,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [2U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+702,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [2U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+703,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [2U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+704,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [2U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+705,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [2U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [2U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+706,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [2U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+707,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [2U][0U])));
        tracep->fullBit(oldp+708,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [3U][2U] >> 0x15U))));
        tracep->fullCData(oldp+709,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [3U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+710,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [3U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+711,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [3U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+712,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [3U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+713,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [3U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+714,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [3U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [3U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+715,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [3U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+716,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [3U][0U])));
        tracep->fullBit(oldp+717,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [4U][2U] >> 0x15U))));
        tracep->fullCData(oldp+718,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [4U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+719,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [4U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+720,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [4U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+721,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [4U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+722,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [4U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+723,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [4U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [4U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+724,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [4U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+725,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [4U][0U])));
        tracep->fullBit(oldp+726,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [5U][2U] >> 0x15U))));
        tracep->fullCData(oldp+727,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [5U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+728,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [5U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+729,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [5U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+730,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [5U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+731,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [5U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+732,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [5U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [5U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+733,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [5U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+734,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [5U][0U])));
        tracep->fullBit(oldp+735,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [6U][2U] >> 0x15U))));
        tracep->fullCData(oldp+736,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [6U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+737,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [6U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+738,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [6U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+739,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [6U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+740,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [6U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+741,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+742,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+743,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [6U][0U])));
        tracep->fullBit(oldp+744,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [7U][2U] >> 0x15U))));
        tracep->fullCData(oldp+745,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [7U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+746,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [7U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+747,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [7U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+748,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [7U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+749,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [7U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+750,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [7U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [7U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+751,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [7U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+752,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [7U][0U])));
        tracep->fullBit(oldp+753,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [8U][2U] >> 0x15U))));
        tracep->fullCData(oldp+754,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [8U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+755,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [8U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+756,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [8U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+757,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [8U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+758,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [8U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+759,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [8U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [8U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+760,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [8U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+761,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [8U][0U])));
        tracep->fullBit(oldp+762,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [9U][2U] >> 0x15U))));
        tracep->fullCData(oldp+763,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [9U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+764,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [9U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+765,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [9U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+766,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [9U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+767,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [9U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+768,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [9U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [9U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+769,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [9U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+770,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [9U][0U])));
        tracep->fullBit(oldp+771,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+772,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+773,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+774,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+775,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+776,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [0U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+777,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+778,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [0U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+779,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [0U][0U])));
        tracep->fullBit(oldp+780,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+781,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+782,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+783,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+784,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+785,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [1U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+786,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+787,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [1U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+788,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [1U][0U])));
        tracep->fullBit(oldp+789,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [2U][2U] >> 0x15U))));
        tracep->fullCData(oldp+790,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [2U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+791,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [2U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+792,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [2U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+793,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [2U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+794,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [2U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+795,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [2U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [2U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+796,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [2U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+797,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [2U][0U])));
        tracep->fullBit(oldp+798,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [3U][2U] >> 0x15U))));
        tracep->fullCData(oldp+799,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [3U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+800,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [3U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+801,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [3U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+802,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [3U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+803,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [3U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+804,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [3U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [3U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+805,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [3U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+806,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [3U][0U])));
        tracep->fullBit(oldp+807,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [4U][2U] >> 0x15U))));
        tracep->fullCData(oldp+808,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [4U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+809,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [4U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+810,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [4U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+811,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [4U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+812,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [4U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+813,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [4U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [4U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+814,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [4U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+815,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [4U][0U])));
        tracep->fullBit(oldp+816,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [5U][2U] >> 0x15U))));
        tracep->fullCData(oldp+817,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [5U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+818,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [5U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+819,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [5U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+820,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [5U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+821,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [5U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+822,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [5U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [5U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+823,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [5U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+824,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [5U][0U])));
        tracep->fullBit(oldp+825,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [6U][2U] >> 0x15U))));
        tracep->fullCData(oldp+826,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [6U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+827,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [6U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+828,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [6U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+829,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [6U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+830,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [6U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+831,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+832,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+833,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [6U][0U])));
        tracep->fullBit(oldp+834,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [7U][2U] >> 0x15U))));
        tracep->fullCData(oldp+835,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [7U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+836,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [7U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+837,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [7U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+838,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [7U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+839,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [7U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+840,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [7U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [7U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+841,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [7U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+842,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [7U][0U])));
        tracep->fullBit(oldp+843,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [8U][2U] >> 0x15U))));
        tracep->fullCData(oldp+844,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [8U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+845,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [8U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+846,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [8U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+847,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [8U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+848,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [8U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+849,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [8U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [8U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+850,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [8U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+851,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [8U][0U])));
        tracep->fullBit(oldp+852,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [9U][2U] >> 0x15U))));
        tracep->fullCData(oldp+853,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [9U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+854,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [9U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+855,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [9U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+856,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [9U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+857,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [9U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+858,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [9U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [9U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+859,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [9U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+860,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [9U][0U])));
        tracep->fullBit(oldp+861,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0xaU][2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+862,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0xaU][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+863,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0xaU][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+864,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0xaU][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+865,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [0xaU][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+866,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [0xaU][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [0xaU][1U] 
                                        >> 5U))),32);
        tracep->fullCData(oldp+867,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [0xaU][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [0xaU][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+868,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [0xaU][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [0xaU][0U] 
                                        >> 1U))),32);
        tracep->fullBit(oldp+869,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [0xaU][0U])));
        tracep->fullIData(oldp+870,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__num_req_outstanding),17);
        tracep->fullIData(oldp+871,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__num_req_outstanding),17);
        tracep->fullIData(oldp+872,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__num_req_outstanding),17);
        tracep->fullBit(oldp+873,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+875,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+876,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+877,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+878,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+879,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+880,((3U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+881,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+882,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+883,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+884,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+885,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullIData(oldp+886,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0U]),32);
        tracep->fullIData(oldp+887,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[1U]),32);
        tracep->fullIData(oldp+888,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[2U]),32);
        tracep->fullIData(oldp+889,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[3U]),32);
        tracep->fullIData(oldp+890,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[4U]),32);
        tracep->fullIData(oldp+891,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[5U]),32);
        tracep->fullIData(oldp+892,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[6U]),32);
        tracep->fullIData(oldp+893,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[7U]),32);
        tracep->fullIData(oldp+894,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[8U]),32);
        tracep->fullIData(oldp+895,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[9U]),32);
        tracep->fullIData(oldp+896,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xaU]),32);
        tracep->fullIData(oldp+897,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xbU]),32);
        tracep->fullIData(oldp+898,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xcU]),32);
        tracep->fullIData(oldp+899,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xdU]),32);
        tracep->fullIData(oldp+900,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xeU]),32);
        tracep->fullIData(oldp+901,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xfU]),32);
        tracep->fullIData(oldp+902,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x10U]),32);
        tracep->fullIData(oldp+903,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x11U]),32);
        tracep->fullIData(oldp+904,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x12U]),32);
        tracep->fullIData(oldp+905,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x13U]),32);
        tracep->fullIData(oldp+906,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x14U]),32);
        tracep->fullIData(oldp+907,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x15U]),32);
        tracep->fullIData(oldp+908,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x16U]),32);
        tracep->fullIData(oldp+909,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x17U]),32);
        tracep->fullIData(oldp+910,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x18U]),32);
        tracep->fullIData(oldp+911,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x19U]),32);
        tracep->fullIData(oldp+912,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1aU]),32);
        tracep->fullIData(oldp+913,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1bU]),32);
        tracep->fullIData(oldp+914,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1cU]),32);
        tracep->fullIData(oldp+915,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1dU]),32);
        tracep->fullIData(oldp+916,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1eU]),32);
        tracep->fullIData(oldp+917,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1fU]),32);
        tracep->fullCData(oldp+918,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_waddr_wb_q),5);
        tracep->fullBit(oldp+919,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_c_insn_id));
        tracep->fullBit(oldp+920,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_we_wb_q));
        tracep->fullBit(oldp+921,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_count_q));
        tracep->fullCData(oldp+922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q),2);
        tracep->fullBit(oldp+923,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_we_wb_q));
        tracep->fullCData(oldp+924,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_waddr_wb_q),5);
        tracep->fullBit(oldp+925,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullBit(oldp+926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullBit(oldp+927,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__use_rs3_q));
        tracep->fullCData(oldp+928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+931,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q));
        tracep->fullBit(oldp+932,((7U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 0xcU)))));
        tracep->fullCData(oldp+933,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0xfU))),5);
        tracep->fullCData(oldp+934,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0x14U))),5);
        tracep->fullCData(oldp+935,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0x1bU))),5);
        tracep->fullCData(oldp+936,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 7U))),5);
        tracep->fullCData(oldp+937,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0xcU))),3);
        tracep->fullIData(oldp+938,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id),32);
        tracep->fullIData(oldp+939,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     (0xfffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 0x14U)))),32);
        tracep->fullIData(oldp+940,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     ((0xfe0U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                 >> 0x14U)) 
                                      | (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 7U))))),32);
        tracep->fullIData(oldp+941,(((0xffffe000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xdU)) | 
                                     ((0x1000U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0x13U)) 
                                      | ((0x800U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           << 4U)) 
                                         | ((0x7e0U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 0x14U)) 
                                            | (0x1eU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 7U))))))),32);
        tracep->fullIData(oldp+942,((0xfffff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+943,(((0xfff00000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0x14U)) | 
                                     ((0xff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id) 
                                      | ((0x800U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 9U)) 
                                         | (0x7feU 
                                            & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x14U)))))),32);
        tracep->fullIData(oldp+944,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                              >> 0xfU))),32);
        tracep->fullBit(oldp+945,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__fp_rf_wdata_wb_mux_we))));
        tracep->fullBit(oldp+946,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))));
        tracep->fullCData(oldp+947,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we),2);
        tracep->fullCData(oldp+948,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__fp_rf_wdata_wb_mux_we),2);
        tracep->fullBit(oldp+949,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__fp_rf_wdata_wb_mux_we))));
        tracep->fullBit(oldp+950,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+951,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_rf_wen_id));
        tracep->fullBit(oldp+952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__is_fp_instr));
        tracep->fullBit(oldp+953,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rs1));
        tracep->fullBit(oldp+954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rs2));
        tracep->fullBit(oldp+955,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rd));
        tracep->fullCData(oldp+956,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt),3);
        tracep->fullBit(oldp+957,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__icache_inval));
        tracep->fullBit(oldp+958,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a));
        tracep->fullBit(oldp+959,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_b));
        tracep->fullBit(oldp+960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match));
        tracep->fullCData(oldp+961,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+962,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+963,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_access));
        tracep->fullCData(oldp+964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+965,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullCData(oldp+966,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec)
                                      ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we)
                                          ? 1U : 0U)
                                      : 2U)),2);
        tracep->fullBit(oldp+967,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_a_o));
        tracep->fullBit(oldp+968,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_b_o));
        tracep->fullBit(oldp+969,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_c_o));
        tracep->fullBit(oldp+970,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+971,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+972,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+973,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+974,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+976,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+977,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullBit(oldp+979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullBit(oldp+981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+982,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match) 
                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a))));
        tracep->fullBit(oldp+983,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__fp_swap_oprnds_o));
        tracep->fullBit(oldp+984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullBit(oldp+987,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullCData(oldp+988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt),3);
        tracep->fullSData(oldp+989,(((0x2cU >= (0x3fU 
                                                & ((IData)(9U) 
                                                   * (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt))))
                                      ? (0x1ffU & (IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                           >> 
                                                           (0x3fU 
                                                            & ((IData)(9U) 
                                                               * (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt))))))
                                      : 0U)),9);
        tracep->fullIData(oldp+990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0U]),32);
        tracep->fullIData(oldp+991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[1U]),32);
        tracep->fullIData(oldp+992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[2U]),32);
        tracep->fullIData(oldp+993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[3U]),32);
        tracep->fullIData(oldp+994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[4U]),32);
        tracep->fullIData(oldp+995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[5U]),32);
        tracep->fullIData(oldp+996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[6U]),32);
        tracep->fullIData(oldp+997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[7U]),32);
        tracep->fullIData(oldp+998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[8U]),32);
        tracep->fullIData(oldp+999,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[9U]),32);
        tracep->fullIData(oldp+1000,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xaU]),32);
        tracep->fullIData(oldp+1001,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xbU]),32);
        tracep->fullIData(oldp+1002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xcU]),32);
        tracep->fullIData(oldp+1003,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xdU]),32);
        tracep->fullIData(oldp+1004,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xeU]),32);
        tracep->fullIData(oldp+1005,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xfU]),32);
        tracep->fullIData(oldp+1006,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x10U]),32);
        tracep->fullIData(oldp+1007,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x11U]),32);
        tracep->fullIData(oldp+1008,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x12U]),32);
        tracep->fullIData(oldp+1009,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x13U]),32);
        tracep->fullIData(oldp+1010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x14U]),32);
        tracep->fullIData(oldp+1011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x15U]),32);
        tracep->fullIData(oldp+1012,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x16U]),32);
        tracep->fullIData(oldp+1013,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x17U]),32);
        tracep->fullIData(oldp+1014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x18U]),32);
        tracep->fullIData(oldp+1015,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x19U]),32);
        tracep->fullIData(oldp+1016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1aU]),32);
        tracep->fullIData(oldp+1017,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1bU]),32);
        tracep->fullIData(oldp+1018,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1cU]),32);
        tracep->fullIData(oldp+1019,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1dU]),32);
        tracep->fullIData(oldp+1020,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1eU]),32);
        tracep->fullBit(oldp+1021,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullCData(oldp+1022,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                               >> 0x18U))),8);
        tracep->fullIData(oldp+1023,((0xffffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullIData(oldp+1024,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U]),32);
        tracep->fullIData(oldp+1025,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U]),32);
        tracep->fullIData(oldp+1026,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U]),32);
        tracep->fullIData(oldp+1027,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U]),32);
        tracep->fullIData(oldp+1028,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U]),32);
        tracep->fullIData(oldp+1029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U]),32);
        tracep->fullIData(oldp+1030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U]),32);
        tracep->fullIData(oldp+1031,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U]),32);
        tracep->fullIData(oldp+1032,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q)),32);
        tracep->fullIData(oldp+1033,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q 
                                              >> 0x20U))),32);
        tracep->fullIData(oldp+1034,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+1035,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1036,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x10U))));
        tracep->fullCData(oldp+1037,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0x11U))),3);
        tracep->fullBit(oldp+1038,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0xfU))));
        tracep->fullIData(oldp+1039,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullBit(oldp+1040,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullCData(oldp+1041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullSData(oldp+1042,((0xffffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                                 >> 0x10U))),16);
        tracep->fullCData(oldp+1043,((0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                              >> 0xcU))),4);
        tracep->fullSData(oldp+1044,((0xfffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q)),12);
        tracep->fullCData(oldp+1045,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0x1dU))),3);
        tracep->fullCData(oldp+1046,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                               >> 0x17U))),6);
        tracep->fullBit(oldp+1047,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x16U))));
        tracep->fullBit(oldp+1048,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1049,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x14U))));
        tracep->fullCData(oldp+1050,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0x11U))),3);
        tracep->fullBit(oldp+1051,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1052,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0xfU))));
        tracep->fullCData(oldp+1053,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+1054,((0x7fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                               >> 5U))),7);
        tracep->fullBit(oldp+1055,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 4U))));
        tracep->fullBit(oldp+1056,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 3U))));
        tracep->fullBit(oldp+1057,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 2U))));
        tracep->fullBit(oldp+1058,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 1U))));
        tracep->fullBit(oldp+1059,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q)));
        tracep->fullQData(oldp+1060,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+1062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullCData(oldp+1064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullQData(oldp+1065,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U])))),64);
        tracep->fullQData(oldp+1067,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U])))),64);
        tracep->fullQData(oldp+1069,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U])))),64);
        tracep->fullQData(oldp+1071,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U])))),64);
        tracep->fullBit(oldp+1073,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x17U))));
        tracep->fullCData(oldp+1074,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                            >> 0x14U))),3);
        tracep->fullBit(oldp+1075,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x13U))));
        tracep->fullBit(oldp+1076,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x12U))));
        tracep->fullBit(oldp+1077,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x11U))));
        tracep->fullBit(oldp+1078,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x10U))));
        tracep->fullSData(oldp+1079,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),16);
        tracep->fullIData(oldp+1080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0U]),32);
        tracep->fullIData(oldp+1081,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[1U]),32);
        tracep->fullIData(oldp+1082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[2U]),32);
        tracep->fullIData(oldp+1083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[3U]),32);
        tracep->fullIData(oldp+1084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[4U]),32);
        tracep->fullIData(oldp+1085,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[5U]),32);
        tracep->fullIData(oldp+1086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[6U]),32);
        tracep->fullIData(oldp+1087,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[7U]),32);
        tracep->fullIData(oldp+1088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[8U]),32);
        tracep->fullIData(oldp+1089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[9U]),32);
        tracep->fullIData(oldp+1090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xaU]),32);
        tracep->fullIData(oldp+1091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xbU]),32);
        tracep->fullIData(oldp+1092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xcU]),32);
        tracep->fullIData(oldp+1093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xdU]),32);
        tracep->fullIData(oldp+1094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xeU]),32);
        tracep->fullIData(oldp+1095,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xfU]),32);
        tracep->fullIData(oldp+1096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x10U]),32);
        tracep->fullIData(oldp+1097,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x11U]),32);
        tracep->fullIData(oldp+1098,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x12U]),32);
        tracep->fullIData(oldp+1099,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x13U]),32);
        tracep->fullIData(oldp+1100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x14U]),32);
        tracep->fullIData(oldp+1101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x15U]),32);
        tracep->fullIData(oldp+1102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x16U]),32);
        tracep->fullIData(oldp+1103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x17U]),32);
        tracep->fullIData(oldp+1104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x18U]),32);
        tracep->fullIData(oldp+1105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x19U]),32);
        tracep->fullIData(oldp+1106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1aU]),32);
        tracep->fullIData(oldp+1107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1bU]),32);
        tracep->fullIData(oldp+1108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1cU]),32);
        tracep->fullIData(oldp+1109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1dU]),32);
        tracep->fullIData(oldp+1110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1eU]),32);
        tracep->fullIData(oldp+1111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1fU]),32);
        tracep->fullBit(oldp+1112,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1113,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1114,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1115,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1116,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1117,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1118,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1119,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1120,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+1121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__req));
        tracep->fullBit(oldp+1122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we));
        tracep->fullCData(oldp+1123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be),4);
        tracep->fullCData(oldp+1124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be_idx),2);
        tracep->fullCData(oldp+1125,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be)
                                       : 0xfU)),4);
        tracep->fullBit(oldp+1126,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1127,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+1128,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1129,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1130,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1131,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1132,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1133,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1134,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1135,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1136,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[0U])));
        tracep->fullIData(oldp+1137,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_pc_q),32);
        tracep->fullIData(oldp+1138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_wdata_wb_q),32);
        tracep->fullBit(oldp+1139,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q));
        tracep->fullIData(oldp+1140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+1141,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullCData(oldp+1142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+1143,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullBit(oldp+1144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullCData(oldp+1145,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullBit(oldp+1146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req));
        tracep->fullQData(oldp+1147,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[0]),34);
        tracep->fullQData(oldp+1149,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[1]),34);
        tracep->fullQData(oldp+1151,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[0]),34);
        tracep->fullQData(oldp+1153,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[1]),34);
        tracep->fullQData(oldp+1155,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+1157,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[1]),34);
        tracep->fullIData(oldp+1159,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[0]),32);
        tracep->fullIData(oldp+1160,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[1]),32);
        tracep->fullIData(oldp+1161,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[0]),32);
        tracep->fullIData(oldp+1162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[1]),32);
        tracep->fullIData(oldp+1163,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[0]),32);
        tracep->fullIData(oldp+1164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[1]),32);
        tracep->fullQData(oldp+1165,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+1167,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[1]),34);
        tracep->fullIData(oldp+1169,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                             [1U])),32);
        tracep->fullCData(oldp+1170,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                                    [1U] 
                                                    >> 0x20U)))),2);
        tracep->fullSData(oldp+1171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP),12);
        tracep->fullQData(oldp+1172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP),53);
        tracep->fullQData(oldp+1174,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP),53);
        tracep->fullBit(oldp+1176,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Sqrt_enable_S));
        tracep->fullBit(oldp+1177,((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1178,((1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1179,((2U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1180,((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1181,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S));
        tracep->fullBit(oldp+1182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S));
        tracep->fullQData(oldp+1183,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP),58);
        tracep->fullQData(oldp+1185,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP),57);
        tracep->fullQData(oldp+1187,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP),54);
        tracep->fullQData(oldp+1189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP),54);
        tracep->fullCData(oldp+1191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S),2);
        tracep->fullCData(oldp+1192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S),6);
        tracep->fullBit(oldp+1193,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))));
        tracep->fullCData(oldp+1194,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),2);
        tracep->fullCData(oldp+1195,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),3);
        tracep->fullCData(oldp+1196,((0xfU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),4);
        tracep->fullCData(oldp+1197,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),5);
        tracep->fullCData(oldp+1198,((0x3fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),6);
        tracep->fullCData(oldp+1199,((0x7fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),7);
        tracep->fullCData(oldp+1200,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),8);
        tracep->fullSData(oldp+1201,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),9);
        tracep->fullSData(oldp+1202,((0x3ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),10);
        tracep->fullSData(oldp+1203,((0x7ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),11);
        tracep->fullSData(oldp+1204,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),12);
        tracep->fullSData(oldp+1205,((0x1fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),13);
        tracep->fullSData(oldp+1206,((0x3fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),14);
        tracep->fullSData(oldp+1207,((0x7fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),15);
        tracep->fullSData(oldp+1208,((0xffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),16);
        tracep->fullIData(oldp+1209,((0x1ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),17);
        tracep->fullIData(oldp+1210,((0x3ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),18);
        tracep->fullIData(oldp+1211,((0x7ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),19);
        tracep->fullIData(oldp+1212,((0xfffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),20);
        tracep->fullIData(oldp+1213,((0x1fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),21);
        tracep->fullIData(oldp+1214,((0x3fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),22);
        tracep->fullIData(oldp+1215,((0x7fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),23);
        tracep->fullIData(oldp+1216,((0xffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),24);
        tracep->fullIData(oldp+1217,((0x1ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),25);
        tracep->fullIData(oldp+1218,((0x3ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),26);
        tracep->fullIData(oldp+1219,((0x7ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),27);
        tracep->fullIData(oldp+1220,((0xfffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),28);
        tracep->fullIData(oldp+1221,((0x1fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),29);
        tracep->fullIData(oldp+1222,((0x3fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),30);
        tracep->fullIData(oldp+1223,((0x7fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),31);
        tracep->fullIData(oldp+1224,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),32);
        tracep->fullQData(oldp+1225,((0x1ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),33);
        tracep->fullQData(oldp+1227,((0x3ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),34);
        tracep->fullQData(oldp+1229,((0x7ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),35);
        tracep->fullQData(oldp+1231,((0xfffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),36);
        tracep->fullQData(oldp+1233,((0x1fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),37);
        tracep->fullQData(oldp+1235,((0x3fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),38);
        tracep->fullQData(oldp+1237,((0x7fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),39);
        tracep->fullQData(oldp+1239,((0xffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),40);
        tracep->fullQData(oldp+1241,((0x1ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),41);
        tracep->fullQData(oldp+1243,((0x3ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),42);
        tracep->fullQData(oldp+1245,((0x7ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),43);
        tracep->fullQData(oldp+1247,((0xfffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),44);
        tracep->fullQData(oldp+1249,((0x1fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),45);
        tracep->fullQData(oldp+1251,((0x3fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),46);
        tracep->fullQData(oldp+1253,((0x7fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),47);
        tracep->fullQData(oldp+1255,((0xffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),48);
        tracep->fullQData(oldp+1257,((0x1ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),49);
        tracep->fullQData(oldp+1259,((0x3ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),50);
        tracep->fullQData(oldp+1261,((0x7ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),51);
        tracep->fullQData(oldp+1263,((0xfffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),52);
        tracep->fullQData(oldp+1265,((0x1fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),53);
        tracep->fullQData(oldp+1267,((0x3fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),54);
        tracep->fullQData(oldp+1269,((0x7fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),55);
        tracep->fullQData(oldp+1271,((0xffffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),56);
        tracep->fullQData(oldp+1273,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S)
                                       ? 0ULL : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP)),58);
        tracep->fullBit(oldp+1275,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S)
                                     ? 1U : (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)))));
        tracep->fullSData(oldp+1276,((0x1fffU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S)
                                                  ? 
                                                 ((0x2000U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                      << 2U)) 
                                                  | ((0x1000U 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                         << 1U)) 
                                                     | ((0x800U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP)) 
                                                        | (0x7ffU 
                                                           & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                              >> 1U)))))
                                                  : 
                                                 ((0x2000U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                      << 2U)) 
                                                  | ((0x1000U 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                         << 1U)) 
                                                     | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP)))))),13);
        tracep->fullCData(oldp+1277,(((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                             << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+1278,(((0x1eU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),5);
        tracep->fullCData(oldp+1279,(((0x7eU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),7);
        tracep->fullSData(oldp+1280,(((0x1feU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),9);
        tracep->fullSData(oldp+1281,(((0x7feU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),11);
        tracep->fullSData(oldp+1282,(((0x1ffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),13);
        tracep->fullSData(oldp+1283,(((0x7ffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),15);
        tracep->fullIData(oldp+1284,(((0x1fffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),17);
        tracep->fullIData(oldp+1285,(((0x7fffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),19);
        tracep->fullIData(oldp+1286,(((0x1ffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),21);
        tracep->fullIData(oldp+1287,(((0x7ffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),23);
        tracep->fullIData(oldp+1288,(((0x1fffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),25);
        tracep->fullIData(oldp+1289,(((0x7fffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),27);
        tracep->fullIData(oldp+1290,(((0x1ffffffeU 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 1U)) | 
                                      (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 3U)))),29);
        tracep->fullIData(oldp+1291,(((0x7ffffffeU 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 1U)) | 
                                      (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 3U)))),31);
        tracep->fullQData(oldp+1292,((((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)) 
                                       << 1U) | (QData)((IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 3U)))))),33);
        tracep->fullQData(oldp+1294,(((0x7fffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),35);
        tracep->fullQData(oldp+1296,(((0x1ffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),37);
        tracep->fullQData(oldp+1298,(((0x7ffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),39);
        tracep->fullQData(oldp+1300,(((0x1fffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),41);
        tracep->fullQData(oldp+1302,(((0x7fffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),43);
        tracep->fullQData(oldp+1304,(((0x1ffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),45);
        tracep->fullQData(oldp+1306,(((0x7ffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),47);
        tracep->fullQData(oldp+1308,(((0x1fffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),49);
        tracep->fullQData(oldp+1310,(((0x7fffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),51);
        tracep->fullQData(oldp+1312,(((0x1ffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),53);
        tracep->fullQData(oldp+1314,(((0x7ffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),55);
        tracep->fullQData(oldp+1316,(((0x1fffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),57);
        tracep->fullQData(oldp+1318,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                       << 2U) | (QData)((IData)(
                                                                (3U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 2U)))))),59);
        tracep->fullCData(oldp+1320,(((0x78U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),7);
        tracep->fullSData(oldp+1321,(((0x7f8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),11);
        tracep->fullSData(oldp+1322,(((0x7ff8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),15);
        tracep->fullIData(oldp+1323,(((0x7fff8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),19);
        tracep->fullIData(oldp+1324,(((0x7ffff8U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 3U)) | (7U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 1U)))),23);
        tracep->fullIData(oldp+1325,(((0x7fffff8U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 3U)) | (7U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 1U)))),27);
        tracep->fullIData(oldp+1326,(((0x7ffffff8U 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 3U)) | 
                                      (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 1U)))),31);
        tracep->fullQData(oldp+1327,((((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)) 
                                       << 3U) | (QData)((IData)(
                                                                (7U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 1U)))))),35);
        tracep->fullQData(oldp+1329,(((0x7ffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),39);
        tracep->fullQData(oldp+1331,(((0x7fffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),43);
        tracep->fullQData(oldp+1333,(((0x7ffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),47);
        tracep->fullQData(oldp+1335,(((0x7fffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),51);
        tracep->fullQData(oldp+1337,(((0x7ffffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),55);
        tracep->fullQData(oldp+1339,(((0x7fffffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),59);
        tracep->fullQData(oldp+1341,((((QData)((IData)(
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [0U] 
                                                                   >> 0x30U))))) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((3U 
                                                             == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                             ? 
                                                            (~ (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [0U] 
                                                                        >> 0x39U)))
                                                             : (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [0U] 
                                                                        >> 0x2fU)))))) 
                                        << 0x30U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                     [0U] 
                                                                     >> 0x2dU))))) 
                                         << 0x2eU) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((2U 
                                                                 == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                 ? 
                                                                (~ (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [0U] 
                                                                            >> 0x39U)))
                                                                 : (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [0U] 
                                                                            >> 0x2cU)))))) 
                                            << 0x2dU) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                           [0U] 
                                                                           >> 0x20U))))) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & ((0U 
                                                                       == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                       ? 
                                                                      (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x39U)))
                                                                       : (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x1fU)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xfffffff0U 
                                                                     & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 3U)) 
                                                                        << 4U)) 
                                                                    | (((1U 
                                                                         == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S)) 
                                                                        & (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x39U)))) 
                                                                       << 3U))))))))))),58);
        tracep->fullQData(oldp+1343,((((QData)((IData)(
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [1U] 
                                                                   >> 0x30U))))) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((3U 
                                                             == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                             ? 
                                                            (~ (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [1U] 
                                                                        >> 0x39U)))
                                                             : (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [1U] 
                                                                        >> 0x2fU)))))) 
                                        << 0x30U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                     [1U] 
                                                                     >> 0x2dU))))) 
                                         << 0x2eU) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((2U 
                                                                 == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                 ? 
                                                                (~ (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [1U] 
                                                                            >> 0x39U)))
                                                                 : (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [1U] 
                                                                            >> 0x2cU)))))) 
                                            << 0x2dU) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                           [1U] 
                                                                           >> 0x20U))))) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & ((0U 
                                                                       == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                       ? 
                                                                      (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x39U)))
                                                                       : (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x1fU)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xfffffff0U 
                                                                     & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 3U)) 
                                                                        << 4U)) 
                                                                    | (((1U 
                                                                         == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S)) 
                                                                        & (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x39U)))) 
                                                                       << 3U))))))))))),58);
        tracep->fullBit(oldp+1345,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1346,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1347,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1348,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1349,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1350,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1351,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1352,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1353,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullQData(oldp+1354,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_0),58);
        tracep->fullQData(oldp+1356,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_1),58);
        tracep->fullQData(oldp+1358,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_2),58);
        tracep->fullBit(oldp+1360,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1361,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+1362,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod));
        tracep->fullCData(oldp+1363,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator),4);
        tracep->fullCData(oldp+1364,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+1365,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+1366,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__div_sel_ex));
        tracep->fullBit(oldp+1367,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_alu_op_b_mux_sel_o));
        tracep->fullCData(oldp+1368,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+1369,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+1370,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+1371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullCData(oldp+1372,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullBit(oldp+1373,((8U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+1374,(((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (6U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+1375,(((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (7U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullCData(oldp+1376,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator),4);
        tracep->fullQData(oldp+1377,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_DB),54);
        tracep->fullQData(oldp+1379,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Mant_D_sqrt_Norm),54);
        tracep->fullQData(oldp+1381,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_3),58);
        tracep->fullCData(oldp+1383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[0]),2);
        tracep->fullCData(oldp+1384,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[1]),2);
        tracep->fullCData(oldp+1385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[2]),2);
        tracep->fullCData(oldp+1386,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[3]),2);
        tracep->fullQData(oldp+1387,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_format_DB),58);
        tracep->fullQData(oldp+1389,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__First_iteration_cell_div_a_D),58);
        tracep->fullCData(oldp+1391,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [0U]),2);
        tracep->fullBit(oldp+1392,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [0U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [0U]))));
        tracep->fullCData(oldp+1393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [1U]),2);
        tracep->fullBit(oldp+1394,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [1U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [1U]))));
        tracep->fullCData(oldp+1395,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [2U]),2);
        tracep->fullBit(oldp+1396,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [2U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [2U]))));
        tracep->fullBit(oldp+1397,((9U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullCData(oldp+1398,(((0xbU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                       ? 2U : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt))),3);
        tracep->fullBit(oldp+1399,((0xbU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullCData(oldp+1400,((1U & (((0xeU 
                                              == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator)) 
                                             << 1U) 
                                            | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod)))),2);
        tracep->fullBit(oldp+1401,((0xcU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullBit(oldp+1402,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 4U))));
        tracep->fullBit(oldp+1403,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 3U))));
        tracep->fullBit(oldp+1404,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 2U))));
        tracep->fullBit(oldp+1405,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 1U))));
        tracep->fullBit(oldp+1406,((1U & ((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                           ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? 0x1fU
                                               : ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0x1fU
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0U
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                           : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                    : 0U)
                                                   : 0x1fU)
                                               : 0x1fU)))));
        tracep->fullIData(oldp+1407,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_rf_rdata_b),32);
        tracep->fullIData(oldp+1408,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_a_ecc),32);
        tracep->fullIData(oldp+1409,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc),32);
        tracep->fullCData(oldp+1410,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+1411,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullBit(oldp+1412,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullBit(oldp+1413,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullCData(oldp+1414,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullCData(oldp+1415,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullCData(oldp+1416,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullIData(oldp+1417,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullCData(oldp+1418,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[0]),2);
        tracep->fullCData(oldp+1419,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[1]),2);
        tracep->fullCData(oldp+1420,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[2]),2);
        tracep->fullCData(oldp+1421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[3]),2);
        tracep->fullIData(oldp+1422,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+1423,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullQData(oldp+1424,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+1426,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullCData(oldp+1428,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullCData(oldp+1429,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+1430,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+1431,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1432,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1433,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullBit(oldp+1434,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullCData(oldp+1435,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+1436,((0xfffffffcU & 
                                      ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullIData(oldp+1437,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullQData(oldp+1438,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+1440,((0U == (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullCData(oldp+1441,(((2U & ((IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                      >> 0x21U)) 
                                             << 1U)) 
                                      | (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullCData(oldp+1442,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullCData(oldp+1443,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_3),4);
        tracep->fullBit(oldp+1444,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1445,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1446,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1447,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1448,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1449,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1450,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1451,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1452,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1453,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1454,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1455,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1456,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1457,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1458,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1459,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1460,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1461,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1462,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1463,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1464,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1465,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1466,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1467,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1468,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1469,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1470,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1471,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1472,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1473,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1474,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1475,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1476,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1477,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1478,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1479,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1480,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1481,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1482,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1483,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1484,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1485,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1486,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1487,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1488,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1489,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1490,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1491,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1492,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1493,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1494,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1495,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1496,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1497,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1498,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1499,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1500,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1501,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1502,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1503,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1504,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1505,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1506,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1507,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1508,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1509,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1510,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1511,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1512,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1513,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1514,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1515,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1516,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1517,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1518,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1519,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1520,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1521,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1522,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1523,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1524,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1525,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1526,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1527,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1528,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1529,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1530,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1531,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1532,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1533,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
                                    [9U][0U])));
        tracep->fullCData(oldp+1534,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+1535,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__hold_all_requests));
        tracep->fullBit(oldp+1536,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1537,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1538,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1539,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1540,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1541,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1542,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1543,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1544,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1545,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1546,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1547,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1548,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1549,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1550,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1551,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1552,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1553,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1554,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1555,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1556,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1557,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1558,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1559,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1560,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1561,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1562,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1563,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1564,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1565,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1566,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1567,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1568,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1569,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1570,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1571,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1572,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1573,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1574,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1575,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1576,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1577,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1578,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1579,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1580,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1581,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1582,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1583,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1584,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1585,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1586,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1587,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1588,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1589,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1590,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1591,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1592,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1593,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1594,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1595,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1596,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1597,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1598,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1599,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1600,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1601,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1602,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1603,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1604,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1605,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1606,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1607,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1608,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1609,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1610,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1611,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1612,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1613,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1614,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1615,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1616,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1617,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1618,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1619,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1620,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1621,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1622,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1623,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1624,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1625,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1626,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1627,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1628,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1629,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1630,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1631,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1632,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1633,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1634,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullWData(oldp+1635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+1638,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1639,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1640,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1641,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1642,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1643,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1644,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1645,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1646,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1647,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1648,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1649,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1650,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1651,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1652,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1653,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1654,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1655,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1656,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1657,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1658,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1659,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1660,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1661,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1662,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1663,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1664,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1665,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp3130[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp3130[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp3130[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+1666,(__Vtemp3130),85);
        tracep->fullBit(oldp+1669,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1670,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1671,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1672,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1673,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1674,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1675,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1676,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1677,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1678,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1679,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1680,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1681,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1682,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1683,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1684,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1685,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1686,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1687,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1688,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp3146[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp3146[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp3146[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+1689,(__Vtemp3146),85);
        tracep->fullBit(oldp+1692,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1693,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1694,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1695,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1696,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1697,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1698,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1699,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1700,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1701,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1702,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1703,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1704,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1705,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1706,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1707,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1708,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1709,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1710,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1711,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp3162[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp3162[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp3162[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+1712,(__Vtemp3162),85);
        tracep->fullBit(oldp+1715,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1716,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1717,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1718,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1719,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1720,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1721,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1722,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1723,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1724,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1725,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1726,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1727,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1728,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1729,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1730,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1731,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1732,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1733,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1734,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp3178[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp3178[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp3178[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+1735,(__Vtemp3178),85);
        tracep->fullBit(oldp+1738,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1739,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1740,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1741,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1742,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1743,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1744,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1745,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1746,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1747,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1748,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1749,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1750,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1751,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1752,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1753,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1754,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1755,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1756,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1757,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp3194[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp3194[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp3194[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+1758,(__Vtemp3194),85);
        tracep->fullBit(oldp+1761,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1762,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1763,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1764,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1765,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1766,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1767,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1768,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1769,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1770,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1771,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1772,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1773,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1774,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1775,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1776,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1777,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1778,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1779,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1780,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp3210[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp3210[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp3210[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+1781,(__Vtemp3210),85);
        tracep->fullBit(oldp+1784,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1785,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1786,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1787,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1788,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1789,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1790,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1791,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1792,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1793,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1794,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1795,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1796,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1797,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1798,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1799,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1800,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1801,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1802,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1803,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp3226[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp3226[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp3226[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+1804,(__Vtemp3226),85);
        tracep->fullBit(oldp+1807,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1808,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1809,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1810,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1811,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1812,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1813,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1814,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1815,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1816,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1817,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1818,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1819,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1820,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1821,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1822,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1823,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1824,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1825,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1826,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp3242[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp3242[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp3242[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+1827,(__Vtemp3242),85);
        tracep->fullBit(oldp+1830,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1831,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1832,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1833,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1834,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1835,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1836,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1837,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1838,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1839,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1840,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1841,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1842,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1843,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1844,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1845,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1846,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1847,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1848,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1849,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp3258[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp3258[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp3258[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+1850,(__Vtemp3258),85);
        tracep->fullBit(oldp+1853,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1854,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1855,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1856,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1857,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1858,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1859,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1860,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1861,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1862,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1863,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1864,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1865,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1866,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1867,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1868,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1869,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1870,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1871,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+1872,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp3274[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [9U][0U]);
        __Vtemp3274[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][1U]));
        __Vtemp3274[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+1873,(__Vtemp3274),85);
        tracep->fullBit(oldp+1876,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1877,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1878,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1879,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1880,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1881,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1882,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1883,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1884,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1885,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullCData(oldp+1886,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_2),4);
        tracep->fullBit(oldp+1887,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1888,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1889,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1890,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1891,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1892,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1893,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1894,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1895,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1896,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1897,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1898,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1899,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1900,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1901,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1902,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1903,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1904,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1905,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1906,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1907,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1908,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1909,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1910,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1911,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1912,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1913,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1914,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1915,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1916,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1917,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1918,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1919,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1920,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1921,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1922,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1923,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1924,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1925,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1926,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1927,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1928,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1929,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1930,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1931,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1932,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1933,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1934,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1935,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1936,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1937,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1938,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1939,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1940,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1941,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1942,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1943,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1944,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1945,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1946,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1947,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1948,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1949,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1950,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1951,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1952,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1953,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1954,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1955,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1956,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1957,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1958,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1959,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1960,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1961,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1962,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1963,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1964,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1965,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1966,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1967,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1968,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1969,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1970,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1971,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1972,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1973,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1974,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1975,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1976,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1977,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1978,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1979,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1980,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1981,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1982,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1983,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1984,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1985,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
                                    [0xaU][0U])));
        tracep->fullCData(oldp+1986,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+1987,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1988,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1989,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1990,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1991,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1992,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1993,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1994,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1995,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o[0U])));
        tracep->fullBit(oldp+1996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__hold_all_requests));
        tracep->fullBit(oldp+1997,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1998,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1999,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2000,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2001,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2002,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2003,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2004,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2005,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2006,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2007,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2008,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2009,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2010,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2011,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2012,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2013,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2014,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2015,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2016,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2017,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2018,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2019,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2020,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2021,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2022,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2023,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2024,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2025,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2026,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2027,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2028,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2029,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2030,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2031,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2032,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2033,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2034,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2035,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2036,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2037,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2038,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2039,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2040,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2041,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2042,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2043,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2044,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2045,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2046,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2047,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2048,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2049,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2050,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2051,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2052,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2053,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2054,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2055,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2056,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2057,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2058,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2059,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2060,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2061,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2062,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2063,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2064,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2065,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2066,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2067,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2068,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2069,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2070,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2071,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2072,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2073,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2074,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2075,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2076,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2077,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2078,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2079,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2080,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2081,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2082,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2083,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2084,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2085,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2086,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2087,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2088,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2089,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2090,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2091,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2092,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2093,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2094,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2095,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2096,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2097,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2098,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2099,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2100,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2101,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2102,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2103,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2104,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullWData(oldp+2105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+2108,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2109,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2110,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2111,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2112,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2113,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2114,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2115,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2116,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullBit(oldp+2117,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2118,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2119,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2120,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2121,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2122,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2123,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2124,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2125,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2126,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2127,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2128,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2129,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2130,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2131,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2132,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2133,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2134,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2135,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp3506[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp3506[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp3506[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+2136,(__Vtemp3506),85);
        tracep->fullBit(oldp+2139,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2140,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2141,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2142,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2143,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2144,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2145,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2146,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2147,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2148,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2149,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2150,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2151,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2152,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2153,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2154,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2155,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2156,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2157,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2158,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp3522[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp3522[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp3522[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+2159,(__Vtemp3522),85);
        tracep->fullBit(oldp+2162,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2163,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2164,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2165,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2166,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2167,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2168,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2169,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2170,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2171,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2172,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2173,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2174,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2175,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2176,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2177,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2178,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2179,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2180,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2181,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp3538[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp3538[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp3538[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+2182,(__Vtemp3538),85);
        tracep->fullBit(oldp+2185,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2186,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2187,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2188,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2189,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2190,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2191,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2192,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2193,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2194,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2195,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2196,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2197,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2198,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2199,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2200,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2201,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2202,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2203,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2204,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp3554[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp3554[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp3554[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+2205,(__Vtemp3554),85);
        tracep->fullBit(oldp+2208,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2209,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2210,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2211,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2212,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2213,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2214,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2215,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2216,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2217,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2218,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2219,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2220,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2221,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2222,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2223,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2224,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2225,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2226,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2227,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp3570[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp3570[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp3570[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+2228,(__Vtemp3570),85);
        tracep->fullBit(oldp+2231,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2232,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2233,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2234,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2235,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2236,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2237,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2238,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2239,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2240,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2241,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2242,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2243,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2244,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2245,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2246,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2247,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2248,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2249,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2250,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp3586[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp3586[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp3586[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+2251,(__Vtemp3586),85);
        tracep->fullBit(oldp+2254,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2255,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2256,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2257,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2258,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2259,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2260,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2261,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2262,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2263,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2264,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2265,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2266,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2267,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2268,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2269,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2270,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2271,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2272,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2273,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp3602[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp3602[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp3602[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+2274,(__Vtemp3602),85);
        tracep->fullBit(oldp+2277,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2278,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2279,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2280,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2281,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2282,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2283,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2284,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2285,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2286,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2287,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2288,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2289,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2290,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2291,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2292,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2293,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2294,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2295,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2296,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp3618[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp3618[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp3618[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+2297,(__Vtemp3618),85);
        tracep->fullBit(oldp+2300,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2301,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2302,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2303,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2304,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2305,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2306,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2307,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2308,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2309,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2310,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2311,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2312,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2313,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2314,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2315,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2316,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2317,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2318,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2319,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp3634[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp3634[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp3634[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+2320,(__Vtemp3634),85);
        tracep->fullBit(oldp+2323,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2324,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2325,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2326,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2327,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2328,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2329,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2330,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2331,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2332,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2333,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2334,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2335,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2336,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2337,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2338,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2339,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2340,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2341,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2342,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp3650[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [9U][0U]);
        __Vtemp3650[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [9U][1U]));
        __Vtemp3650[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+2343,(__Vtemp3650),85);
        tracep->fullBit(oldp+2346,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2347,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2348,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2349,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2350,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2351,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2352,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2353,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2354,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2355,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2356,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2357,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2358,((7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2359,((3U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2360,((0xffU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2361,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2362,((0xfU & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2363,(((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2364,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o[0U])));
        tracep->fullBit(oldp+2365,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        __Vtemp3666[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [0xaU][0U]);
        __Vtemp3666[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [0xaU][1U]) | (0xfffffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                           [0xaU][1U]));
        __Vtemp3666[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [0xaU][2U]) | (0x1ffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                           [0xaU][2U]));
        tracep->fullWData(oldp+2366,(__Vtemp3666),85);
        tracep->fullBit(oldp+2369,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2370,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2371,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2372,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2373,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2374,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2375,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2376,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2377,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2378,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [0U]))));
        tracep->fullBit(oldp+2379,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2380,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2381,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2382,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2383,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2384,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2385,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2386,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2387,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [1U]))));
        tracep->fullBit(oldp+2388,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2389,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2390,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2391,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2392,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2393,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2394,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2395,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2396,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [2U]))));
        tracep->fullBit(oldp+2397,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2398,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2399,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2400,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2401,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2402,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2403,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2404,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2405,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [3U]))));
        tracep->fullBit(oldp+2406,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2407,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2408,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2409,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2410,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2411,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2412,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2413,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2414,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [4U]))));
        tracep->fullBit(oldp+2415,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2416,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2417,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2418,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2419,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2420,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2421,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2422,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2423,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [5U]))));
        tracep->fullBit(oldp+2424,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2425,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2426,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2427,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2428,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2429,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2430,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2431,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2432,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [6U]))));
        tracep->fullBit(oldp+2433,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2434,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2435,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2436,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2437,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2438,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2439,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2440,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2441,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [7U]))));
        tracep->fullBit(oldp+2442,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2443,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2444,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2445,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2446,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2447,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2448,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2449,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2450,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [8U]))));
        tracep->fullBit(oldp+2451,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2452,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2453,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2454,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2455,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2456,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2457,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2458,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2459,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [9U]))));
        tracep->fullBit(oldp+2460,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2461,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2462,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2463,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2464,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2465,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2466,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2467,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2468,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2469,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2470,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2471,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2472,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2473,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2474,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2475,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2476,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2477,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2478,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_up_cast));
        tracep->fullBit(oldp+2479,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_down_cast));
        tracep->fullBit(oldp+2480,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_up_cast));
        tracep->fullBit(oldp+2481,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_down_cast));
        tracep->fullSData(oldp+2482,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__src_bias),9);
        tracep->fullIData(oldp+2483,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[0U]),32);
        tracep->fullIData(oldp+2484,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[1U]),32);
        tracep->fullIData(oldp+2485,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[2U]),32);
        tracep->fullIData(oldp+2486,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__b),32);
        tracep->fullCData(oldp+2487,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed))),3);
        tracep->fullCData(oldp+2488,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 3U))),3);
        tracep->fullCData(oldp+2489,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 6U))),3);
        tracep->fullCData(oldp+2490,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 9U))),3);
        tracep->fullCData(oldp+2491,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+2492,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed))),3);
        tracep->fullCData(oldp+2493,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 3U))),3);
        tracep->fullCData(oldp+2494,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 6U))),3);
        tracep->fullCData(oldp+2495,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 9U))),3);
        tracep->fullCData(oldp+2496,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+2497,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed))),3);
        tracep->fullCData(oldp+2498,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed) 
                                            >> 3U))),3);
        tracep->fullCData(oldp+2499,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed) 
                                            >> 6U))),3);
        tracep->fullCData(oldp+2500,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed) 
                                            >> 9U))),3);
        tracep->fullCData(oldp+2501,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed) 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+2502,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed))),3);
        tracep->fullIData(oldp+2503,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[0U]),32);
        tracep->fullIData(oldp+2504,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[1U]),32);
        tracep->fullIData(oldp+2505,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[2U]),32);
        tracep->fullIData(oldp+2506,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[0U]),32);
        tracep->fullIData(oldp+2507,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[1U]),32);
        tracep->fullIData(oldp+2508,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[2U]),32);
        tracep->fullBit(oldp+2509,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+2510,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+2511,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a)),23);
        tracep->fullBit(oldp+2512,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+2513,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+2514,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b)),23);
        tracep->fullBit(oldp+2515,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+2516,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+2517,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c)),23);
        tracep->fullBit(oldp+2518,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction));
        tracep->fullSData(oldp+2519,((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                                                 >> 0x17U))))),10);
        tracep->fullSData(oldp+2520,((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                                                 >> 0x17U))))),10);
        tracep->fullSData(oldp+2521,((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                                                 >> 0x17U))))),10);
        tracep->fullIData(oldp+2522,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[0U]),32);
        tracep->fullIData(oldp+2523,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[1U]),32);
        tracep->fullIData(oldp+2524,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands)),32);
        tracep->fullIData(oldp+2525,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands 
                                              >> 0x20U))),32);
        tracep->fullIData(oldp+2526,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands)),32);
        tracep->fullIData(oldp+2527,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands 
                                              >> 0x20U))),32);
        tracep->fullQData(oldp+2528,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[0U])))),64);
        tracep->fullQData(oldp+2530,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U])))),64);
        tracep->fullQData(oldp+2532,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[0U])))),64);
        tracep->fullQData(oldp+2534,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U])))),64);
        tracep->fullBit(oldp+2536,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D))));
        tracep->fullBit(oldp+2537,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D))));
        tracep->fullSData(oldp+2538,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D),11);
        tracep->fullSData(oldp+2539,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D),11);
        tracep->fullQData(oldp+2540,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D),52);
        tracep->fullBit(oldp+2542,((1U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                                           ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                                               ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                                  >> 0xfU)
                                               : (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                                  >> 0xfU))
                                           : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                                               ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U] 
                                                  >> 0x1fU)
                                               : (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                                  >> 0x1fU))))));
        tracep->fullBit(oldp+2543,((1U & (~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D)))))));
        tracep->fullBit(oldp+2544,((1U & (~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D)))))));
        tracep->fullBit(oldp+2545,((1U & ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D 
                                                   >> 0x33U)) 
                                          & (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffffULL 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D))))))));
        tracep->fullBit(oldp+2546,(((~ (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D 
                                                >> 0x33U))) 
                                    & (0U != (0x7ffffffffffffULL 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D)))));
        tracep->fullCData(oldp+2547,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_1op),5);
        tracep->fullCData(oldp+2548,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op))),2);
        tracep->fullCData(oldp+2549,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op) 
                                            >> 2U))),2);
        tracep->fullCData(oldp+2550,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op) 
                                            >> 4U))),2);
        tracep->fullCData(oldp+2551,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op) 
                                            >> 6U))),2);
        tracep->fullCData(oldp+2552,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op) 
                                            >> 8U))),2);
        tracep->fullIData(oldp+2553,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[0U]),32);
        tracep->fullIData(oldp+2554,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[1U]),32);
        tracep->fullIData(oldp+2555,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[2U]),32);
        tracep->fullIData(oldp+2556,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[0U]),32);
        tracep->fullIData(oldp+2557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant),32);
        tracep->fullCData(oldp+2558,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_sign),5);
        tracep->fullSData(oldp+2559,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent))),9);
        tracep->fullSData(oldp+2560,((0x1ffU & (IData)(
                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent 
                                                        >> 9U)))),9);
        tracep->fullSData(oldp+2561,((0x1ffU & (IData)(
                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent 
                                                        >> 0x12U)))),9);
        tracep->fullSData(oldp+2562,((0x1ffU & (IData)(
                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent 
                                                        >> 0x1bU)))),9);
        tracep->fullSData(oldp+2563,((0x1ffU & (IData)(
                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent 
                                                        >> 0x24U)))),9);
        tracep->fullIData(oldp+2564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[0U]),32);
        tracep->fullIData(oldp+2565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[1U]),32);
        tracep->fullIData(oldp+2566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[2U]),32);
        tracep->fullIData(oldp+2567,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[3U]),32);
        tracep->fullIData(oldp+2568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[4U]),32);
        tracep->fullBit(oldp+2569,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 7U)))));
        tracep->fullBit(oldp+2570,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 6U)))));
        tracep->fullBit(oldp+2571,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 5U)))));
        tracep->fullBit(oldp+2572,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 4U)))));
        tracep->fullBit(oldp+2573,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 3U)))));
        tracep->fullBit(oldp+2574,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 2U)))));
        tracep->fullBit(oldp+2575,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2576,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info))));
        tracep->fullBit(oldp+2577,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0xfU)))));
        tracep->fullBit(oldp+2578,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0xeU)))));
        tracep->fullBit(oldp+2579,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0xdU)))));
        tracep->fullBit(oldp+2580,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0xcU)))));
        tracep->fullBit(oldp+2581,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0xbU)))));
        tracep->fullBit(oldp+2582,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0xaU)))));
        tracep->fullBit(oldp+2583,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 9U)))));
        tracep->fullBit(oldp+2584,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 8U)))));
        tracep->fullBit(oldp+2585,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x17U)))));
        tracep->fullBit(oldp+2586,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x16U)))));
        tracep->fullBit(oldp+2587,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x15U)))));
        tracep->fullBit(oldp+2588,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x14U)))));
        tracep->fullBit(oldp+2589,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x13U)))));
        tracep->fullBit(oldp+2590,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x12U)))));
        tracep->fullBit(oldp+2591,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x11U)))));
        tracep->fullBit(oldp+2592,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x10U)))));
        tracep->fullBit(oldp+2593,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x1fU)))));
        tracep->fullBit(oldp+2594,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x1eU)))));
        tracep->fullBit(oldp+2595,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x1dU)))));
        tracep->fullBit(oldp+2596,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x1cU)))));
        tracep->fullBit(oldp+2597,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x1bU)))));
        tracep->fullBit(oldp+2598,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x1aU)))));
        tracep->fullBit(oldp+2599,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x19U)))));
        tracep->fullBit(oldp+2600,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x18U)))));
        tracep->fullBit(oldp+2601,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x27U)))));
        tracep->fullBit(oldp+2602,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x26U)))));
        tracep->fullBit(oldp+2603,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x25U)))));
        tracep->fullBit(oldp+2604,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x24U)))));
        tracep->fullBit(oldp+2605,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x23U)))));
        tracep->fullBit(oldp+2606,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x22U)))));
        tracep->fullBit(oldp+2607,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x21U)))));
        tracep->fullBit(oldp+2608,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                  >> 0x20U)))));
        tracep->fullIData(oldp+2609,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[0U]),32);
        tracep->fullIData(oldp+2610,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[1U]),32);
        tracep->fullIData(oldp+2611,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[2U]),32);
        tracep->fullIData(oldp+2612,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[3U]),32);
        tracep->fullBit(oldp+2613,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign));
        tracep->fullIData(oldp+2614,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[2U]),32);
        tracep->fullIData(oldp+2615,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign)
                                       ? (- vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[2U])
                                       : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[2U])),32);
        tracep->fullBit(oldp+2616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__input_sign));
        tracep->fullBit(oldp+2617,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 7U))));
        tracep->fullBit(oldp+2618,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 6U))));
        tracep->fullBit(oldp+2619,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 5U))));
        tracep->fullBit(oldp+2620,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 4U))));
        tracep->fullBit(oldp+2621,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 3U))));
        tracep->fullBit(oldp+2622,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 2U))));
        tracep->fullBit(oldp+2623,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+2624,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q))));
        tracep->fullIData(oldp+2625,(((0x9fU >= (0xffU 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                    << 5U)))
                                       ? (((0U == (0x1fU 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                      << 5U)))
                                            ? 0U : 
                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[
                                            ((IData)(1U) 
                                             + (7U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt)))] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                      << 5U))))) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[
                                             (7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt))] 
                                             >> (0x1fU 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                    << 5U))))
                                       : 0U)),32);
        tracep->fullBit(oldp+2626,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                          >> 2U))));
        tracep->fullBit(oldp+2627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special));
        tracep->fullIData(oldp+2628,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[0U]),32);
        tracep->fullIData(oldp+2629,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[1U]),32);
        tracep->fullIData(oldp+2630,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[2U]),32);
        tracep->fullIData(oldp+2631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[3U]),32);
        tracep->fullIData(oldp+2632,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[4U]),32);
        tracep->fullIData(oldp+2633,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[2U]),32);
        tracep->fullIData(oldp+2634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[0U]),32);
        tracep->fullIData(oldp+2635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[1U]),32);
        tracep->fullIData(oldp+2636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[2U]),32);
        tracep->fullIData(oldp+2637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[3U]),32);
        tracep->fullIData(oldp+2638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__0__KET____DOT__active_format__DOT__special_results__DOT__special_res),32);
        tracep->fullIData(oldp+2639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res),32);
        tracep->fullIData(oldp+2640,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp),32);
        tracep->fullBit(oldp+2641,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_1op))));
        tracep->fullBit(oldp+2642,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 7U))));
        tracep->fullBit(oldp+2643,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 6U))));
        tracep->fullBit(oldp+2644,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 5U))));
        tracep->fullBit(oldp+2645,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 4U))));
        tracep->fullBit(oldp+2646,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 3U))));
        tracep->fullBit(oldp+2647,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 2U))));
        tracep->fullBit(oldp+2648,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o) 
                                          >> 1U))));
        tracep->fullBit(oldp+2649,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o))));
        tracep->fullBit(oldp+2650,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+2651,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+2652,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value)),23);
        tracep->fullBit(oldp+2653,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed));
        tracep->fullBit(oldp+2654,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal));
        tracep->fullBit(oldp+2655,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf));
        tracep->fullBit(oldp+2656,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan));
        tracep->fullBit(oldp+2657,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling));
        tracep->fullBit(oldp+2658,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet));
        tracep->fullBit(oldp+2659,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero));
        tracep->fullBit(oldp+2660,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal));
        tracep->fullIData(oldp+2661,(((0x800000U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                        << 0x10U)) 
                                      | (0x7fffffU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a))),24);
        tracep->fullIData(oldp+2662,(((0x800000U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                        << 0x10U)) 
                                      | (0x7fffffU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b))),24);
        tracep->fullQData(oldp+2663,((0xffffffffffffULL 
                                      & ((QData)((IData)(
                                                         ((0x800000U 
                                                           & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                                              << 0x10U)) 
                                                          | (0x7fffffU 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a)))) 
                                         * (QData)((IData)(
                                                           ((0x800000U 
                                                             & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                                << 0x10U)) 
                                                            | (0x7fffffU 
                                                               & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b))))))),48);
        VL_EXTEND_WQ(76,48, __Vtemp3669, (0xffffffffffffULL 
                                          & ((QData)((IData)(
                                                             ((0x800000U 
                                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                                                  << 0x10U)) 
                                                              | (0x7fffffU 
                                                                 & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a)))) 
                                             * (QData)((IData)(
                                                               ((0x800000U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                                    << 0x10U)) 
                                                                | (0x7fffffU 
                                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b)))))));
        VL_SHIFTL_WWI(76,76,32, __Vtemp3670, __Vtemp3669, 2U);
        __Vtemp3671[0U] = __Vtemp3670[0U];
        __Vtemp3671[1U] = __Vtemp3670[1U];
        __Vtemp3671[2U] = (0xfffU & __Vtemp3670[2U]);
        tracep->fullWData(oldp+2665,(__Vtemp3671),76);
        if (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction) {
            __Vtemp3675[0U] = (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[0U]);
            __Vtemp3675[1U] = (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[1U]);
            __Vtemp3675[2U] = (0xfffU & (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[2U]));
        } else {
            __Vtemp3675[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[0U];
            __Vtemp3675[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[1U];
            __Vtemp3675[2U] = (0xfffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[2U]);
        }
        tracep->fullWData(oldp+2668,(__Vtemp3675),76);
        tracep->fullBit(oldp+2671,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction) 
                                    & (~ (IData)((0U 
                                                  != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits))))));
        tracep->fullIData(oldp+2672,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                      << (0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U]))),32);
        tracep->fullSData(oldp+2673,((0x1ffU & ((IData)(0x1fU) 
                                                - (0x1fU 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U])))),9);
        tracep->fullCData(oldp+2674,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U])),5);
        tracep->fullCData(oldp+2675,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U])),6);
        tracep->fullIData(oldp+2676,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special)
                                       ? ((0x9fU >= 
                                           (0xffU & 
                                            ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                             << 5U)))
                                           ? (((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                    << 5U)))
                                                ? 0U
                                                : (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[
                                                   ((IData)(1U) 
                                                    + 
                                                    (7U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt)))] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                        << 5U))))) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[
                                                 (7U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt))] 
                                                 >> 
                                                 (0x1fU 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                     << 5U))))
                                           : 0U) : 
                                      ((0x9fU >= (0xffU 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                     << 5U)))
                                        ? (((0U == 
                                             (0x1fU 
                                              & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                 << 5U)))
                                             ? 0U : 
                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_result[
                                             ((IData)(1U) 
                                              + (7U 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt)))] 
                                             << ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                     << 5U))))) 
                                           | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_result[
                                              (7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt))] 
                                              >> (0x1fU 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt) 
                                                     << 5U))))
                                        : 0U))),32);
        tracep->fullBit(oldp+2677,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special)
                                            ? (0x10U 
                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                                  << 2U))
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status)) 
                                          >> 4U))));
        tracep->fullBit(oldp+2678,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special)
                                            ? (0x10U 
                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                                  << 2U))
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status)) 
                                          >> 3U))));
        tracep->fullBit(oldp+2679,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special)
                                            ? (0x10U 
                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                                  << 2U))
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status)) 
                                          >> 2U))));
        tracep->fullBit(oldp+2680,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special)
                                            ? (0x10U 
                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                                  << 2U))
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status)) 
                                          >> 1U))));
        tracep->fullBit(oldp+2681,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special)
                                           ? (0x10U 
                                              & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                                 << 2U))
                                           : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status)))));
        tracep->fullCData(oldp+2682,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U])),5);
        tracep->fullCData(oldp+2683,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                << 0x1bU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                  >> 5U)))),5);
        tracep->fullCData(oldp+2684,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                << 0x16U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                  >> 0xaU)))),5);
        tracep->fullCData(oldp+2685,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                << 0x11U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                  >> 0xfU)))),5);
        tracep->fullCData(oldp+2686,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                << 0xcU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                  >> 0x14U)))),5);
        tracep->fullCData(oldp+2687,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                << 7U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                  >> 0x19U)))),5);
        tracep->fullCData(oldp+2688,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                << 2U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                  >> 0x1eU)))),5);
        tracep->fullCData(oldp+2689,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                << 0x1dU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                  >> 3U)))),5);
        tracep->fullCData(oldp+2690,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                  >> 8U)))),5);
        tracep->fullCData(oldp+2691,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                << 0x13U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                  >> 0xdU)))),5);
        tracep->fullCData(oldp+2692,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                << 0xeU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                  >> 0x12U)))),5);
        tracep->fullCData(oldp+2693,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                << 9U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                  >> 0x17U)))),5);
        tracep->fullCData(oldp+2694,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                << 4U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                  >> 0x1cU)))),5);
        tracep->fullCData(oldp+2695,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 0x1fU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 1U)))),5);
        tracep->fullCData(oldp+2696,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 0x1aU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 6U)))),5);
        tracep->fullCData(oldp+2697,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 0x15U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 0xbU)))),5);
        tracep->fullCData(oldp+2698,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 0x10U)))),5);
        tracep->fullCData(oldp+2699,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 0xbU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 0x15U)))),5);
        tracep->fullCData(oldp+2700,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 6U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 0x1aU)))),5);
        tracep->fullCData(oldp+2701,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                << 1U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                  >> 0x1fU)))),5);
        tracep->fullCData(oldp+2702,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                << 0x1cU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                  >> 4U)))),5);
        tracep->fullCData(oldp+2703,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                << 0x17U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                  >> 9U)))),5);
        tracep->fullCData(oldp+2704,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                << 0x12U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                  >> 0xeU)))),5);
        tracep->fullCData(oldp+2705,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                << 0xdU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                  >> 0x13U)))),5);
        tracep->fullCData(oldp+2706,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                  >> 0x18U)))),5);
        tracep->fullCData(oldp+2707,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                << 3U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[3U] 
                                                  >> 0x1dU)))),5);
        tracep->fullCData(oldp+2708,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                               >> 2U))),5);
        tracep->fullCData(oldp+2709,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                               >> 7U))),5);
        tracep->fullCData(oldp+2710,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                               >> 0xcU))),5);
        tracep->fullCData(oldp+2711,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                               >> 0x11U))),5);
        tracep->fullCData(oldp+2712,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                               >> 0x16U))),5);
        tracep->fullCData(oldp+2713,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[4U] 
                                               >> 0x1bU))),5);
        tracep->fullBit(oldp+2714,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_uart0_rx_watermark));
        tracep->fullBit(oldp+2715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_uart0_tx_empty));
        tracep->fullBit(oldp+2716,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_uart0_rx_overflow));
        tracep->fullBit(oldp+2717,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_uart0_rx_frame_err));
        tracep->fullBit(oldp+2718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_rx_overflow));
        tracep->fullBit(oldp+2719,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_nak));
        tracep->fullBit(oldp+2720,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_scl_interference));
        tracep->fullBit(oldp+2721,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_sda_interference));
        tracep->fullBit(oldp+2722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_stretch_timeout));
        tracep->fullBit(oldp+2723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_sda_unstable));
        tracep->fullBit(oldp+2724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_trans_complete));
        tracep->fullBit(oldp+2725,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_tx_empty));
        tracep->fullBit(oldp+2726,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_tx_nonempty));
        tracep->fullBit(oldp+2727,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_tx_overflow));
        tracep->fullBit(oldp+2728,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_acq_overflow));
        tracep->fullBit(oldp+2729,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_ack_stop));
        tracep->fullCData(oldp+2730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+2731,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2732,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+2733,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+2734,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2735,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+2736,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+2737,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2738,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullIData(oldp+2739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_timer_v_lower0__q),32);
        tracep->fullIData(oldp+2740,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_timer_v_upper0__q),32);
        tracep->fullIData(oldp+2741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_compare_lower0_0__q),32);
        tracep->fullIData(oldp+2742,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT____Vcellout__u_compare_upper0_0__q),32);
        tracep->fullBit(oldp+2743,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+2744,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe));
        tracep->fullBit(oldp+2745,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe));
        tracep->fullBit(oldp+2746,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe));
        tracep->fullBit(oldp+2747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe));
        tracep->fullBit(oldp+2748,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe));
        tracep->fullBit(oldp+2749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe));
        tracep->fullBit(oldp+2750,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe));
        tracep->fullBit(oldp+2751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe));
        tracep->fullBit(oldp+2752,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe));
        tracep->fullBit(oldp+2753,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe));
        tracep->fullBit(oldp+2754,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe));
        tracep->fullBit(oldp+2755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe));
        tracep->fullBit(oldp+2756,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe));
        tracep->fullBit(oldp+2757,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe));
        tracep->fullBit(oldp+2758,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe));
        tracep->fullBit(oldp+2759,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe));
        tracep->fullBit(oldp+2760,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe));
        tracep->fullBit(oldp+2761,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe));
        tracep->fullBit(oldp+2762,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe));
        tracep->fullBit(oldp+2763,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe));
        tracep->fullBit(oldp+2764,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe));
        tracep->fullBit(oldp+2765,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe));
        tracep->fullBit(oldp+2766,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe));
        tracep->fullBit(oldp+2767,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe));
        tracep->fullBit(oldp+2768,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe));
        tracep->fullBit(oldp+2769,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe));
        tracep->fullBit(oldp+2770,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe));
        tracep->fullBit(oldp+2771,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe));
        tracep->fullBit(oldp+2772,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe));
        tracep->fullBit(oldp+2773,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe));
        tracep->fullBit(oldp+2774,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe));
        tracep->fullBit(oldp+2775,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe));
        tracep->fullBit(oldp+2776,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q));
        tracep->fullBit(oldp+2777,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q));
        tracep->fullCData(oldp+2778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth_prev_q),6);
        tracep->fullIData(oldp+2779,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_timeout_count_q),24);
        tracep->fullBit(oldp+2780,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__rx_valid_q));
        tracep->fullBit(oldp+2781,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__tx_uart_idle_q));
        tracep->fullBit(oldp+2782,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__break_st_q));
        tracep->fullCData(oldp+2783,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_q),4);
        tracep->fullSData(oldp+2784,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__sreg_q),11);
        tracep->fullBit(oldp+2785,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_fmt_watermark__q));
        tracep->fullBit(oldp+2786,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q));
        tracep->fullBit(oldp+2787,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_fmt_overflow__q));
        tracep->fullBit(oldp+2788,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q));
        tracep->fullBit(oldp+2789,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_nak__q));
        tracep->fullBit(oldp+2790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_scl_interference__q));
        tracep->fullBit(oldp+2791,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_sda_interference__q));
        tracep->fullBit(oldp+2792,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_stretch_timeout__q));
        tracep->fullBit(oldp+2793,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_sda_unstable__q));
        tracep->fullBit(oldp+2794,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_trans_complete__q));
        tracep->fullBit(oldp+2795,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q));
        tracep->fullBit(oldp+2796,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_nonempty__q));
        tracep->fullBit(oldp+2797,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_overflow__q));
        tracep->fullBit(oldp+2798,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_acq_overflow__q));
        tracep->fullBit(oldp+2799,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_ack_stop__q));
        tracep->fullBit(oldp+2800,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_host_timeout__q));
        tracep->fullBit(oldp+2801,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__no_stop));
        tracep->fullBit(oldp+2802,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__stop_det));
        tracep->fullCData(oldp+2803,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__bit_idx),4);
        tracep->fullBit(oldp+2804,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__host_ack));
        tracep->fullCData(oldp+2805,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__state_q),6);
        tracep->fullCData(oldp+2806,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+2807,((1U & (((0x40000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 0x13U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_fmt_watermark__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_fmt_watermark_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 1U)))))));
        tracep->fullBit(oldp+2808,((1U & (((0x10000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 0x11U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_rx_watermark_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 2U)))))));
        tracep->fullBit(oldp+2809,((1U & (((0x4000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 0xfU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_fmt_overflow__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_fmt_overflow_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 3U)))))));
        tracep->fullBit(oldp+2810,((1U & (((0x1000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 0xdU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_rx_overflow_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 4U)))))));
        tracep->fullBit(oldp+2811,((1U & (((0x400U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 0xbU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_nak__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_nak_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 5U)))))));
        tracep->fullBit(oldp+2812,((1U & (((0x100U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 9U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_scl_interference__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_scl_interference_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 6U)))))));
        tracep->fullBit(oldp+2813,((1U & (((0x40U & 
                                            vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 7U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_sda_interference__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_sda_interference_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 7U)))))));
        tracep->fullBit(oldp+2814,((1U & (((0x10U & 
                                            vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 5U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_stretch_timeout__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_stretch_timeout_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 8U)))))));
        tracep->fullBit(oldp+2815,((1U & (((4U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 3U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_sda_unstable__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_sda_unstable_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 9U)))))));
        tracep->fullBit(oldp+2816,((1U & (((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[3U] 
                                               >> 1U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_trans_complete__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_trans_complete_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0xaU)))))));
        tracep->fullBit(oldp+2817,((1U & (((0x40000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U] 
                                               >> 0x1fU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_tx_empty_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0xbU)))))));
        tracep->fullBit(oldp+2818,((1U & (((0x10000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U] 
                                               >> 0x1dU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_nonempty__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_tx_nonempty_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0xcU)))))));
        tracep->fullBit(oldp+2819,((1U & (((0x4000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U] 
                                               >> 0x1bU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_overflow__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_tx_overflow_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0xdU)))))));
        tracep->fullBit(oldp+2820,((1U & (((0x1000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U] 
                                               >> 0x19U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_acq_overflow__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_acq_overflow_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0xeU)))))));
        tracep->fullBit(oldp+2821,((1U & (((0x400000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U] 
                                               >> 0x17U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_ack_stop__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_ack_stop_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0xfU)))))));
        tracep->fullBit(oldp+2822,((1U & (((0x100000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__hw2reg[2U] 
                                               >> 0x15U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_state_host_timeout__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__intr_state_host_timeout_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [7U][0U] 
                                                   >> 0x10U)))))));
        tracep->fullBit(oldp+2823,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rvalid_o));
        tracep->fullIData(oldp+2824,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o),32);
        tracep->fullSData(oldp+2825,((0x1fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage))),13);
        tracep->fullSData(oldp+2826,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0xdU)))),13);
        tracep->fullSData(oldp+2827,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0x1aU)))),13);
        tracep->fullSData(oldp+2828,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0x27U)))),13);
        tracep->fullCData(oldp+2829,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage)),5);
        tracep->fullCData(oldp+2830,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 5U))),5);
        tracep->fullCData(oldp+2831,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 0xaU))),5);
        tracep->fullCData(oldp+2832,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 0xfU))),5);
        tracep->fullQData(oldp+2833,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+2835,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                          << 0x3fU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                             << 0x1fU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                               >> 1U))))),33);
        tracep->fullQData(oldp+2837,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                               >> 2U))))),33);
        tracep->fullQData(oldp+2839,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x1dU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                            >> 3U)))),33);
        tracep->fullCData(oldp+2841,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U])),8);
        tracep->fullCData(oldp+2842,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2843,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2844,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2845,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U])),8);
        tracep->fullCData(oldp+2846,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2847,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2848,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2849,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U])),8);
        tracep->fullCData(oldp+2850,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2851,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2852,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2853,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U])),8);
        tracep->fullCData(oldp+2854,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2855,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2856,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2857,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U])),8);
        tracep->fullCData(oldp+2858,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2859,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2860,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2861,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U])),8);
        tracep->fullCData(oldp+2862,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2863,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2864,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2865,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U])),8);
        tracep->fullCData(oldp+2866,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2867,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2868,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2869,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U])),8);
        tracep->fullCData(oldp+2870,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 8U))),8);
        tracep->fullCData(oldp+2871,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x10U))),8);
        tracep->fullCData(oldp+2872,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x18U))),8);
        tracep->fullSData(oldp+2873,((0x1fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0U])),13);
        tracep->fullSData(oldp+2874,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  << 0x13U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                    >> 0xdU)))),13);
        tracep->fullSData(oldp+2875,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  << 6U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                    >> 0x1aU)))),13);
        tracep->fullSData(oldp+2876,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  << 0x19U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                    >> 7U)))),13);
        tracep->fullSData(oldp+2877,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  << 0xcU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                    >> 0x14U)))),13);
        tracep->fullSData(oldp+2878,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  << 0x1fU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                    >> 1U)))),13);
        tracep->fullSData(oldp+2879,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  << 0x12U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                    >> 0xeU)))),13);
        tracep->fullSData(oldp+2880,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  << 5U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                    >> 0x1bU)))),13);
        tracep->fullSData(oldp+2881,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  << 0x18U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                    >> 8U)))),13);
        tracep->fullSData(oldp+2882,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  << 0xbU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                    >> 0x15U)))),13);
        tracep->fullSData(oldp+2883,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                    >> 2U)))),13);
        tracep->fullSData(oldp+2884,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  << 0x11U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                    >> 0xfU)))),13);
        tracep->fullSData(oldp+2885,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  << 4U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                    >> 0x1cU)))),13);
        tracep->fullSData(oldp+2886,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  << 0x17U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                    >> 9U)))),13);
        tracep->fullSData(oldp+2887,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  << 0xaU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                    >> 0x16U)))),13);
        tracep->fullSData(oldp+2888,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                    >> 3U)))),13);
        tracep->fullSData(oldp+2889,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                    >> 0x10U)))),13);
        tracep->fullSData(oldp+2890,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                  << 3U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                    >> 0x1dU)))),13);
        tracep->fullSData(oldp+2891,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[8U] 
                                                  << 0x16U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                    >> 0xaU)))),13);
        tracep->fullSData(oldp+2892,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[8U] 
                                                  << 9U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                    >> 0x17U)))),13);
        tracep->fullSData(oldp+2893,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[9U] 
                                                  << 0x1cU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[8U] 
                                                    >> 4U)))),13);
        tracep->fullSData(oldp+2894,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[9U] 
                                                  << 0xfU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[8U] 
                                                    >> 0x11U)))),13);
        tracep->fullSData(oldp+2895,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[9U] 
                                                  << 2U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[8U] 
                                                    >> 0x1eU)))),13);
        tracep->fullSData(oldp+2896,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xaU] 
                                                  << 0x15U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[9U] 
                                                    >> 0xbU)))),13);
        tracep->fullSData(oldp+2897,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xaU] 
                                                  << 8U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[9U] 
                                                    >> 0x18U)))),13);
        tracep->fullSData(oldp+2898,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xbU] 
                                                  << 0x1bU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xaU] 
                                                    >> 5U)))),13);
        tracep->fullSData(oldp+2899,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xbU] 
                                                  << 0xeU) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xaU] 
                                                    >> 0x12U)))),13);
        tracep->fullSData(oldp+2900,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xbU] 
                                                  << 1U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xaU] 
                                                    >> 0x1fU)))),13);
        tracep->fullSData(oldp+2901,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xcU] 
                                                  << 0x14U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xbU] 
                                                    >> 0xcU)))),13);
        tracep->fullSData(oldp+2902,((0x1fffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xcU] 
                                                  << 7U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xbU] 
                                                    >> 0x19U)))),13);
        tracep->fullSData(oldp+2903,((0x1fffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xcU] 
                                                 >> 6U))),13);
        tracep->fullSData(oldp+2904,((0x1fffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__storage[0xcU] 
                                                 >> 0x13U))),13);
        tracep->fullBit(oldp+2905,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_q));
        tracep->fullSData(oldp+2906,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q))),12);
        tracep->fullBit(oldp+2907,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_q));
        tracep->fullSData(oldp+2908,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q),14);
        tracep->fullCData(oldp+2909,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q0),8);
        tracep->fullCData(oldp+2910,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q1),8);
        tracep->fullCData(oldp+2911,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q2),8);
        tracep->fullCData(oldp+2912,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q3),8);
        tracep->fullCData(oldp+2913,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+2914,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2915,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+2916,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+2917,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2918,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+2919,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+2920,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2921,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+2922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),6);
        tracep->fullCData(oldp+2923,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),6);
        tracep->fullBit(oldp+2924,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 5U))));
        tracep->fullBit(oldp+2925,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+2926,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),5);
        tracep->fullCData(oldp+2927,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),5);
        tracep->fullCData(oldp+2928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),6);
        tracep->fullCData(oldp+2929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),6);
        tracep->fullBit(oldp+2930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__under_rst));
        tracep->fullBit(oldp+2931,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 5U))));
        tracep->fullBit(oldp+2932,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+2933,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),5);
        tracep->fullCData(oldp+2934,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),5);
        tracep->fullCData(oldp+2935,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__input_byte),8);
        tracep->fullBit(oldp+2936,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__input_byte))));
        tracep->fullQData(oldp+2937,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[0]),34);
        tracep->fullQData(oldp+2939,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[1]),34);
        tracep->fullQData(oldp+2941,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[2]),34);
        tracep->fullQData(oldp+2943,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[3]),34);
        tracep->fullBit(oldp+2945,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2946,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+2947,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2948,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2949,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2950,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2951,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+2952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2953,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2955,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2956,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2957,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2958,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2959,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fmtfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__start_det));
        tracep->fullBit(oldp+2961,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_DV));
        tracep->fullCData(oldp+2962,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Byte),8);
        tracep->fullIData(oldp+2963,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_cntrl_data),32);
        tracep->fullCData(oldp+2964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_cs),2);
        tracep->fullCData(oldp+2965,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+2966,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+2967,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+2968,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+2969,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+2970,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+2971,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+2972,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+2973,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullSData(oldp+2974,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Clock_Count),16);
        tracep->fullCData(oldp+2975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Bit_Index),3);
        tracep->fullCData(oldp+2976,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_SM_Main),3);
        tracep->fullBit(oldp+2977,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+2978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullBit(oldp+2979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+2980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+2981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__event_ack_stop));
        tracep->fullBit(oldp+2982,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__scl_i_q));
        tracep->fullBit(oldp+2983,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__sda_i_q));
        tracep->fullBit(oldp+2984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__u_i2c_fsm__DOT__bit_ack));
        tracep->fullCData(oldp+2985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_ns),2);
        tracep->fullBit(oldp+2986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_d));
        tracep->fullBit(oldp+2987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_d));
        tracep->fullIData(oldp+2988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+2989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullIData(oldp+2990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullQData(oldp+2991,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullIData(oldp+2993,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+2994,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+2995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+2997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__event_scl_interference));
        tracep->fullBit(oldp+2998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__i2c_core__DOT__event_sda_unstable));
        tracep->fullBit(oldp+2999,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3000,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3001,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3002,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3003,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3004,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3005,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3006,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3007,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+3008,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3009,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3010,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3011,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3012,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3013,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3014,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3015,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3016,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+3017,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+3018,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+3019,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+3020,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3021,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3023,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3024,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3025,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3026,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3027,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3028,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3029,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3030,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3031,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+3032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+3033,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+3034,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+3035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+3036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+3037,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+3038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_watermark__q));
        tracep->fullBit(oldp+3039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q));
        tracep->fullBit(oldp+3040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q));
        tracep->fullBit(oldp+3041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q));
        tracep->fullBit(oldp+3042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_timeout__q));
        tracep->fullBit(oldp+3043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_en__q));
        tracep->fullBit(oldp+3044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_odd__q));
        tracep->fullCData(oldp+3045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_rxblvl__q),2);
        tracep->fullSData(oldp+3046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_nco__q),16);
        tracep->fullCData(oldp+3047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q),3);
        tracep->fullCData(oldp+3048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__q),2);
        tracep->fullIData(oldp+3049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_val__q),24);
        tracep->fullBit(oldp+3050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q));
        tracep->fullCData(oldp+3051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_wdata__q),8);
        tracep->fullBit(oldp+3052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_fmt_watermark__q));
        tracep->fullBit(oldp+3053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q));
        tracep->fullBit(oldp+3054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_fmt_overflow__q));
        tracep->fullBit(oldp+3055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q));
        tracep->fullBit(oldp+3056,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_nak__q));
        tracep->fullBit(oldp+3057,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_scl_interference__q));
        tracep->fullBit(oldp+3058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_sda_interference__q));
        tracep->fullBit(oldp+3059,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_stretch_timeout__q));
        tracep->fullBit(oldp+3060,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_sda_unstable__q));
        tracep->fullBit(oldp+3061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_trans_complete__q));
        tracep->fullBit(oldp+3062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q));
        tracep->fullBit(oldp+3063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_nonempty__q));
        tracep->fullBit(oldp+3064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_overflow__q));
        tracep->fullBit(oldp+3065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_acq_overflow__q));
        tracep->fullBit(oldp+3066,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_ack_stop__q));
        tracep->fullBit(oldp+3067,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_intr_enable_host_timeout__q));
        tracep->fullBit(oldp+3068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ctrl_enablehost__q));
        tracep->fullBit(oldp+3069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ctrl_enabletarget__q));
        tracep->fullCData(oldp+3070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q),3);
        tracep->fullCData(oldp+3071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_fmtilvl__q),2);
        tracep->fullBit(oldp+3072,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ovrd_sclval__q));
        tracep->fullBit(oldp+3073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ovrd_sdaval__q));
        tracep->fullSData(oldp+3074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing0_thigh__q),16);
        tracep->fullSData(oldp+3075,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing0_tlow__q),16);
        tracep->fullSData(oldp+3076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing1_t_f__q),16);
        tracep->fullSData(oldp+3077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing2_tsu_sta__q),16);
        tracep->fullSData(oldp+3078,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing2_thd_sta__q),16);
        tracep->fullSData(oldp+3079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing3_tsu_dat__q),16);
        tracep->fullBit(oldp+3080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_stretch_ctrl_enableaddr__q));
        tracep->fullBit(oldp+3081,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_stretch_ctrl_enabletx__q));
        tracep->fullBit(oldp+3082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_stretch_ctrl_enableacq__q));
        tracep->fullBit(oldp+3083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_stretch_ctrl_stop__q));
        tracep->fullBit(oldp+3084,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3085,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3086,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3087,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3088,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3089,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3090,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3091,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3092,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+3093,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+3094,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+3095,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+3096,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+3097,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3098,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullCData(oldp+3100,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+3101,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3102,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3103,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3104,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3105,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3106,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3107,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3108,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3109,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+3110,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3111,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3112,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3113,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3114,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3115,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3116,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3117,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3118,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+3119,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3120,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3121,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3122,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3123,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3124,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3125,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3126,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3127,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+3128,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3129,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3130,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3131,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3132,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3133,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3134,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3135,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3136,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0U]))));
        tracep->fullBit(oldp+3137,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3138,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3139,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3140,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3141,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3142,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3143,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3144,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3145,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [1U]))));
        tracep->fullBit(oldp+3146,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3147,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3148,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3149,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3150,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3151,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3152,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3153,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3154,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [2U]))));
        tracep->fullBit(oldp+3155,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3156,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3157,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3158,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3159,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3160,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3161,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3162,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3163,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [3U]))));
        tracep->fullBit(oldp+3164,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3165,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3166,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3167,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3168,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3169,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3170,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3171,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3172,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [4U]))));
        tracep->fullBit(oldp+3173,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3174,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3175,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3176,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3177,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3178,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3179,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3180,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3181,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [5U]))));
        tracep->fullBit(oldp+3182,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3183,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3184,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3185,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3186,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3187,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3188,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3189,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3190,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [6U]))));
        tracep->fullBit(oldp+3191,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3192,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3193,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3194,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3195,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3196,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3197,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3198,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3199,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [7U]))));
        tracep->fullBit(oldp+3200,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3201,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3202,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3203,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3204,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3205,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3206,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3207,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3208,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [8U]))));
        tracep->fullBit(oldp+3209,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3210,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3211,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3212,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3213,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3214,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3215,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3216,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3217,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [9U]))));
        tracep->fullBit(oldp+3218,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3219,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3220,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3221,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3222,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3223,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3224,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3225,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3226,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xaU]))));
        tracep->fullBit(oldp+3227,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3228,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3229,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3230,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3231,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3232,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3233,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3234,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3235,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xbU]))));
        tracep->fullBit(oldp+3236,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3237,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3238,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3239,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3240,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3241,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3242,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3243,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3244,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xcU]))));
        tracep->fullBit(oldp+3245,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3246,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3247,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3248,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3249,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3250,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3251,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3252,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3253,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+3254,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3255,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3256,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3257,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3258,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3259,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3260,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3261,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3262,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+3263,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3264,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3265,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3266,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3267,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3268,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3269,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3270,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3271,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+3272,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3273,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3274,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3275,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3276,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3277,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3278,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3279,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3280,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+3281,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3282,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3283,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3284,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3285,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3286,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3287,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3288,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3289,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+3290,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3291,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3292,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3293,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3294,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3295,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3296,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3297,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3298,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+3299,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3300,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3301,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3302,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3303,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3304,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3305,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3306,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3307,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+3308,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3309,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3310,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3311,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3312,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3313,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3314,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3315,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3316,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+3317,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3318,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3319,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3320,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3321,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3322,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3323,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3324,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3325,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+3326,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3327,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3328,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3329,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3330,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3331,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3332,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3333,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3334,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+3335,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3336,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3337,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3338,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3339,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3340,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3341,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3342,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3343,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+3344,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3345,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3346,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3347,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3348,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3349,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3350,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3351,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3352,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+3353,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3354,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3355,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3356,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3357,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3358,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3359,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3360,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3361,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullIData(oldp+3362,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+3363,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullIData(oldp+3364,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+3365,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+3366,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullIData(oldp+3367,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+3368,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+3369,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+3370,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+3371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ovrd_txen__q));
        tracep->fullBit(oldp+3372,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ovrd_txval__q));
        tracep->fullBit(oldp+3373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+3374,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+3375,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+3376,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+3377,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullBit(oldp+3378,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q));
        tracep->fullBit(oldp+3379,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q));
        tracep->fullBit(oldp+3380,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_ovrd_txovrden__q));
        tracep->fullSData(oldp+3381,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing1_t_r__q),16);
        tracep->fullSData(oldp+3382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing3_thd_dat__q),16);
        tracep->fullSData(oldp+3383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing4_tsu_sto__q),16);
        tracep->fullSData(oldp+3384,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timing4_t_buf__q),16);
        tracep->fullIData(oldp+3385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_val__q),31);
        tracep->fullBit(oldp+3386,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q));
        tracep->fullCData(oldp+3387,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_target_id_address0__q),7);
        tracep->fullCData(oldp+3388,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_target_id_mask0__q),7);
        tracep->fullCData(oldp+3389,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_target_id_address1__q),7);
        tracep->fullCData(oldp+3390,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_target_id_mask1__q),7);
        tracep->fullIData(oldp+3391,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_host_timeout_ctrl__q),32);
        tracep->fullBit(oldp+3392,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullBit(oldp+3393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+3394,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_fbyte__q),8);
        tracep->fullBit(oldp+3395,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_start__q));
        tracep->fullBit(oldp+3396,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_stop__q));
        tracep->fullBit(oldp+3397,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_read__q));
        tracep->fullBit(oldp+3398,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_rcont__q));
        tracep->fullBit(oldp+3399,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fdata_nakok__q));
        tracep->fullBit(oldp+3400,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q));
        tracep->fullBit(oldp+3401,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_fmtrst__q));
        tracep->fullBit(oldp+3402,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_acqrst__q));
        tracep->fullBit(oldp+3403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q));
        tracep->fullCData(oldp+3404,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__i2c0__DOT__u_reg__DOT____Vcellout__u_txdata__q),8);
        tracep->fullBit(oldp+3405,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3406,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3407,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3408,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3409,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3410,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3411,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3412,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3413,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3414,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3415,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3416,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3417,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3418,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3419,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3420,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3421,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3422,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+3423,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+3424,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3425,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3427,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3428,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3429,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3430,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3431,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3432,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3433,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3434,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3435,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3436,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3437,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3438,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3439,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3440,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3441,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3442,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3443,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3444,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+3445,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+3446,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3447,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3449,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3450,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3451,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3452,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3453,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3454,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3455,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3456,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3457,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3458,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3459,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3460,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3461,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3462,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3463,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3464,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3465,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3466,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+3467,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+3468,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3469,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3471,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3472,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3473,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3474,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3475,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3476,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3477,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3478,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3479,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3480,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3481,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3482,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3483,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3484,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3485,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3486,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3487,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3488,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+3489,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+3490,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3491,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3493,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3494,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3495,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3496,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3497,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3498,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3499,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3500,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3501,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3502,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3503,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3504,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3505,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3506,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3507,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3508,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3509,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3510,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+3511,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+3512,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3513,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3515,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3516,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3517,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3518,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3519,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3520,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3521,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3522,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3523,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3524,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3525,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3526,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3527,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3528,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3529,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3530,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3531,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3532,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+3533,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+3534,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3535,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3537,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3538,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3539,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3540,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3541,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3542,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3543,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3544,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3545,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3546,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3547,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3548,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3549,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3550,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3551,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3552,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3553,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3554,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+3555,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+3556,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3557,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3559,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3560,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3561,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3562,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3563,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3564,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3565,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3566,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3567,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3568,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3569,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3570,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3571,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3572,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3573,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3574,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3575,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3576,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+3577,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+3578,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3579,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3581,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3582,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3583,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3584,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3585,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3586,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3587,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3588,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3589,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3590,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3591,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3592,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3593,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3594,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3595,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3596,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3597,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3598,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+3599,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+3600,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3601,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3603,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3604,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3605,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3606,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3607,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3608,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3609,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3610,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3611,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3612,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3613,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3614,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3615,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3616,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3617,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3618,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3619,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3620,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+3621,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+3622,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3623,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [9U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [9U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [9U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [9U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3625,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3626,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3627,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3628,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3629,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3630,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3631,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3632,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3633,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3634,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3635,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3636,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3637,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3638,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3639,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3640,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3641,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3642,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+3643,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+3644,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3645,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xaU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xaU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xaU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xaU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3647,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3648,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3649,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3650,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3651,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3652,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3653,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3654,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3655,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3656,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3657,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3658,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3659,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3660,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3661,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3662,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3663,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3664,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+3665,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+3666,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3667,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xbU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xbU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xbU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xbU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3669,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3670,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3671,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3672,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3673,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3674,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3675,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3676,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3677,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+3678,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3679,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3680,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3681,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3682,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3683,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3684,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3685,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3686,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+3687,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+3688,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3689,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xcU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xcU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xcU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xcU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
    }
}
