0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Drus/Desktop/activecore-master/designs/rtl/ram/ram.v,1582286894,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/ram/ram_dual.v,,ram,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/ram/ram_dual.v,1582286894,verilog,,C:/Users/Drus/Desktop/crc32/crc32/syn/verilog/make_hash.v,,ram_dual,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,1582286894,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/ram/ram.v,,ram_dual_memsplit,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/reset_cntrl/reset_cntrl.v,1582286894,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,,reset_cntrl,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/uart_rx.v,1582286897,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/udm_controller.v,,uart_rx,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/uart_tx.v,1582286897,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/reset_cntrl/reset_cntrl.v,,uart_tx,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/udm.v,1582286897,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/uart_rx.v,,udm,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/udm_controller.v,1582286897,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/uart_tx.v,,udm_controller,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk.v,1571930488,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/tb/tb.v,,sys_clk,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_clk_wiz.v,1571930488,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk.v,,sys_clk_clk_wiz,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v,1592610296,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/hdl/udm.v,,NEXYS4_DDR,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/sr_array.v,1583501715,verilog,,,,sr_array,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/tb/tb.v,1592610555,verilog,,C:/Users/Drus/Desktop/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v,,tb,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/crc32/crc32/syn/verilog/make_hash.v,1592606720,verilog,,,,make_hash,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
