--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx_directory\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Digital_watch.twx Digital_watch.ncd -o
Digital_watch.twr Digital_watch.pcf -ucf Term_Project.ucf

Design file:              Digital_watch.ncd
Physical constraint file: Digital_watch.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_1k
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
BUS_INPUT<0> |    2.619(R)|   -0.196(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<1> |    2.628(R)|   -0.334(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<2> |    2.522(R)|    0.663(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<3> |    2.309(R)|    0.531(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<4> |    3.538(R)|   -0.190(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<5> |    3.369(R)|   -0.055(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<6> |    2.279(R)|    0.485(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<7> |    2.120(R)|    0.531(R)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<0>|    3.850(F)|   -0.679(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<1>|    2.842(F)|   -0.166(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<2>|    2.588(F)|    0.019(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<3>|    2.233(F)|    0.071(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<4>|    1.635(F)|    0.511(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<5>|    1.307(F)|    0.769(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<0> |    4.276(F)|   -0.612(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<1> |    2.848(F)|    0.088(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<2> |    3.459(F)|   -0.108(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<3> |    3.631(F)|   -0.317(F)|LCD_E_OBUF        |   0.000|
RESET        |    9.549(R)|   -2.583(R)|LCD_E_OBUF        |   0.000|
-------------+------------+------------+------------------+--------+

Clock CLK_1M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PIEZO       |   11.571(R)|CLK_1M_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock CLK_1k to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_DATA<0> |    8.379(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<1> |    9.930(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<2> |    9.313(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<3> |    9.888(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<4> |    9.132(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<5> |    8.379(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<6> |   10.266(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<7> |    9.932(R)|LCD_E_OBUF        |   0.000|
LCD_RS      |    9.821(R)|LCD_E_OBUF        |   0.000|
LCD_RW      |    9.775(R)|LCD_E_OBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_1M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1M         |   10.108|         |         |         |
CLK_1k         |    7.069|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_1k
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1k         |   11.975|    8.541|         |    3.125|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK_1k         |LCD_E          |    9.329|
---------------+---------------+---------+


Analysis completed Sun Dec 13 18:28:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



