# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_serial_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:58 on Oct 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:52:58 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:58 on Oct 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v 
# -- Compiling module four_bit_shift_reg
# 
# Top level modules:
# 	four_bit_shift_reg
# End time: 22:52:58 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder {C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:52:58 on Oct 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder" C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v 
# -- Compiling module four_bit_serial_adder
# 
# Top level modules:
# 	four_bit_serial_adder
# End time: 22:52:58 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:05 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v 
# -- Compiling module four_bit_serial_adder_tb
# 
# Top level modules:
# 	four_bit_serial_adder_tb
# End time: 22:53:05 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_serial_adder_tb
# vsim work.four_bit_serial_adder_tb 
# Start time: 22:53:11 on Oct 21,2019
# Loading work.four_bit_serial_adder_tb
# Loading work.four_bit_serial_adder
# Loading work.four_bit_shift_reg
# Loading work.full_adder
add wave -position insertpoint  \
sim:/four_bit_serial_adder_tb/rstn \
sim:/four_bit_serial_adder_tb/clk \
sim:/four_bit_serial_adder_tb/SI \
sim:/four_bit_serial_adder_tb/SE \
sim:/four_bit_serial_adder_tb/shift_reg_A_out \
sim:/four_bit_serial_adder_tb/shift_reg_B_out \
sim:/four_bit_serial_adder_tb/Q
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v(21)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_serial_adder_tb
# 1
# Break in Module four_bit_serial_adder_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v line 21
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:00 on Oct 21,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v 
# -- Compiling module four_bit_serial_adder_tb
# 
# Top level modules:
# 	four_bit_serial_adder_tb
# End time: 22:54:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_serial_adder_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v(21)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_serial_adder_tb
# 1
# Break in Module four_bit_serial_adder_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v line 21
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:12 on Oct 21,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder" C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v 
# -- Compiling module four_bit_serial_adder
# 
# Top level modules:
# 	four_bit_serial_adder
# End time: 22:58:12 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:12 on Oct 21,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v 
# -- Compiling module four_bit_serial_adder_tb
# 
# Top level modules:
# 	four_bit_serial_adder_tb
# End time: 22:58:12 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:12 on Oct 21,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v 
# -- Compiling module four_bit_shift_reg
# 
# Top level modules:
# 	four_bit_shift_reg
# End time: 22:58:12 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common C:/Users/home/Documents/Fpga_proj/common/full_adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:12 on Oct 21,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:58:13 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.four_bit_serial_adder_tb
# End time: 22:58:21 on Oct 21,2019, Elapsed time: 0:05:10
# Errors: 0, Warnings: 0
# vsim work.four_bit_serial_adder_tb 
# Start time: 22:58:21 on Oct 21,2019
# Loading work.four_bit_serial_adder_tb
# Loading work.four_bit_serial_adder
# Loading work.four_bit_shift_reg
# Loading work.full_adder
add wave -position insertpoint  \
sim:/four_bit_serial_adder_tb/rstn \
sim:/four_bit_serial_adder_tb/clk \
sim:/four_bit_serial_adder_tb/SI \
sim:/four_bit_serial_adder_tb/SE \
sim:/four_bit_serial_adder_tb/shift_reg_A_out \
sim:/four_bit_serial_adder_tb/shift_reg_B_out \
sim:/four_bit_serial_adder_tb/Q \
sim:/four_bit_serial_adder_tb/x \
sim:/four_bit_serial_adder_tb/y \
sim:/four_bit_serial_adder_tb/Cin \
sim:/four_bit_serial_adder_tb/Sum \
sim:/four_bit_serial_adder_tb/Cout
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_serial_adder_tb
# 1
# Break in Module four_bit_serial_adder_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v line 22
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:00 on Oct 21,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder" C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v 
# -- Compiling module four_bit_serial_adder
# 
# Top level modules:
# 	four_bit_serial_adder
# End time: 23:03:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:00 on Oct 21,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v 
# -- Compiling module four_bit_serial_adder_tb
# 
# Top level modules:
# 	four_bit_serial_adder_tb
# End time: 23:03:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:00 on Oct 21,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v 
# -- Compiling module four_bit_shift_reg
# 
# Top level modules:
# 	four_bit_shift_reg
# End time: 23:03:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common C:/Users/home/Documents/Fpga_proj/common/full_adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:00 on Oct 21,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:03:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_serial_adder_tb
# Loading work.four_bit_serial_adder
# Loading work.four_bit_shift_reg
# Loading work.full_adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_serial_adder_tb
# 1
# Break in Module four_bit_serial_adder_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v line 22
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:46 on Oct 26,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder" C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v 
# -- Compiling module four_bit_serial_adder
# 
# Top level modules:
# 	four_bit_serial_adder
# End time: 14:59:47 on Oct 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:47 on Oct 26,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v 
# -- Compiling module four_bit_serial_adder_tb
# 
# Top level modules:
# 	four_bit_serial_adder_tb
# End time: 14:59:47 on Oct 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:47 on Oct 26,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v 
# -- Compiling module four_bit_shift_reg
# 
# Top level modules:
# 	four_bit_shift_reg
# End time: 14:59:47 on Oct 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common C:/Users/home/Documents/Fpga_proj/common/full_adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:47 on Oct 26,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:59:47 on Oct 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_serial_adder_tb
# Loading work.four_bit_serial_adder
# Loading work.four_bit_shift_reg
# Loading work.full_adder
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_serial_adder_tb
# 1
# Break in Module four_bit_serial_adder_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder_tb.v line 22
# End time: 15:04:04 on Oct 26,2019, Elapsed time: 112:05:43
# Errors: 0, Warnings: 0
