{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574697512984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574697512984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 21:28:32 2019 " "Processing started: Mon Nov 25 21:28:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574697512984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697512984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697512984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574697513283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574697513283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_data.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory_data.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Data-ARC " "Found design unit 1: Memory_Data-ARC" {  } { { "Memory_Data.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Memory_Data.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Data " "Found entity 1: Memory_Data" {  } { { "Memory_Data.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Memory_Data.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file writeback.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBack-WB " "Found design unit 1: WriteBack-WB" {  } { { "WriteBack.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/WriteBack.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "WriteBack.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/WriteBack.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Project1 " "Found design unit 1: TopLevel-Project1" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit_adder_1-Addition " "Found design unit 1: Bit_adder_1-Addition" {  } { { "SixteenBitAdder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/SixteenBitAdder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit_adder_1 " "Found entity 1: Bit_adder_1" {  } { { "SixteenBitAdder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/SixteenBitAdder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memoryaccess.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAccess-stage_mem " "Found design unit 1: MemoryAccess-stage_mem" {  } { { "MemoryAccess.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/MemoryAccess.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAccess " "Found entity 1: MemoryAccess" {  } { { "MemoryAccess.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/MemoryAccess.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_asyncread_syncwrite.vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_asyncread_syncwrite.vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhdl.vhd" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Memory_asyncread_syncwrite.vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhdl.vhd" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Memory_asyncread_syncwrite.vhdl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructionfetch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-IR " "Found design unit 1: InstructionFetch-IR" {  } { { "InstructionFetch.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionFetch.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionFetch.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecode.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-decode " "Found design unit 1: InstructionDecode-decode" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-SpaghettiCode " "Found design unit 1: HazardDetectionUnit-SpaghettiCode" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/HazardDetectionUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/HazardDetectionUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executiontasks.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file executiontasks.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecutionTasks-OT " "Found design unit 1: ExecutionTasks-OT" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecutionTasks " "Found entity 1: ExecutionTasks" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightToThreeEnc-str " "Found design unit 1: eightToThreeEnc-str" {  } { { "Encoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Encoder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightToThreeEnc " "Found entity 1: eightToThreeEnc" {  } { { "Encoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Encoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit_adder_8-Addition " "Found design unit 1: Bit_adder_8-Addition" {  } { { "EightBitAdder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/EightBitAdder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit_adder_8 " "Found entity 1: Bit_adder_8" {  } { { "EightBitAdder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/EightBitAdder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeToeight_Decoder-decode " "Found design unit 1: threeToeight_Decoder-decode" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeToeight_Decoder " "Found entity 1: threeToeight_Decoder" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisenand.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitwisenand.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitwiseNand-fn1 " "Found design unit 1: BitwiseNand-fn1" {  } { { "BitwiseNand.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/BitwiseNand.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNand " "Found entity 1: BitwiseNand" {  } { { "BitwiseNand.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/BitwiseNand.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-FinalWork " "Found design unit 1: ALU-FinalWork" {  } { { "ALU.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ALU.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 INVERTER_VECTOR-Equations " "Found design unit 10: INVERTER_VECTOR-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "9 INVERTER_VECTOR " "Found entity 9: INVERTER_VECTOR" {  } { { "Gates.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Gates.vhdl" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-Wrk " "Found design unit 1: RF-Wrk" {  } { { "RF.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/RF.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/RF.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerread.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerread.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterRead-RR " "Found design unit 1: RegisterRead-RR" {  } { { "RegisterRead.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/RegisterRead.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520822 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterRead " "Found entity 1: RegisterRead" {  } { { "RegisterRead.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/RegisterRead.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574697520822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697520822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574697520853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_PC TopLevel.vhdl(158) " "Verilog HDL or VHDL warning at TopLevel.vhdl(158): object \"check_PC\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_IR TopLevel.vhdl(159) " "Verilog HDL or VHDL warning at TopLevel.vhdl(159): object \"check_IR\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_cntrl_wrd TopLevel.vhdl(160) " "Verilog HDL or VHDL warning at TopLevel.vhdl(160): object \"check_cntrl_wrd\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_op_1 TopLevel.vhdl(161) " "Verilog HDL or VHDL warning at TopLevel.vhdl(161): object \"check_op_1\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_op_2 TopLevel.vhdl(162) " "Verilog HDL or VHDL warning at TopLevel.vhdl(162): object \"check_op_2\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R0\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R1\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R2\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R3\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R4\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R5\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R6\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 TopLevel.vhdl(164) " "Verilog HDL or VHDL warning at TopLevel.vhdl(164): object \"R7\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_c_bit_e TopLevel.vhdl(202) " "Verilog HDL or VHDL warning at TopLevel.vhdl(202): object \"wr_c_bit_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pc_m TopLevel.vhdl(208) " "Verilog HDL or VHDL warning at TopLevel.vhdl(208): object \"out_pc_m\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_add_2_out_w TopLevel.vhdl(216) " "Verilog HDL or VHDL warning at TopLevel.vhdl(216): object \"data_add_2_out_w\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_wr TopLevel.vhdl(307) " "Verilog HDL or VHDL warning at TopLevel.vhdl(307): object \"en_wr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prop_wr TopLevel.vhdl(308) " "Verilog HDL or VHDL warning at TopLevel.vhdl(308): object \"prop_wr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_id TopLevel.vhdl(321) " "Verilog HDL or VHDL warning at TopLevel.vhdl(321): object \"opcode_id\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lmsmw TopLevel.vhdl(328) " "Verilog HDL or VHDL warning at TopLevel.vhdl(328): object \"lmsmw\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_mem TopLevel.vhdl(332) " "Verilog HDL or VHDL warning at TopLevel.vhdl(332): object \"jump_mem\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_prop_temp_d TopLevel.vhdl(333) " "Verilog HDL or VHDL warning at TopLevel.vhdl(333): object \"out_prop_temp_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_prop_temp_r TopLevel.vhdl(333) " "Verilog HDL or VHDL warning at TopLevel.vhdl(333): object \"out_prop_temp_r\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_prop_temp_e TopLevel.vhdl(333) " "Verilog HDL or VHDL warning at TopLevel.vhdl(333): object \"out_prop_temp_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_prop_temp_m TopLevel.vhdl(333) " "Verilog HDL or VHDL warning at TopLevel.vhdl(333): object \"out_prop_temp_m\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lsreg_a_r TopLevel.vhdl(337) " "VHDL Process Statement warning at TopLevel.vhdl(337): signal \"out_lsreg_a_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lm_sm_address_e TopLevel.vhdl(338) " "VHDL Process Statement warning at TopLevel.vhdl(338): signal \"out_lm_sm_address_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lm_sm_address_m TopLevel.vhdl(339) " "VHDL Process Statement warning at TopLevel.vhdl(339): signal \"out_lm_sm_address_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520870 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(340) " "VHDL Process Statement warning at TopLevel.vhdl(340): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_d TopLevel.vhdl(342) " "VHDL Process Statement warning at TopLevel.vhdl(342): signal \"out_prop_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_r TopLevel.vhdl(343) " "VHDL Process Statement warning at TopLevel.vhdl(343): signal \"out_prop_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_e TopLevel.vhdl(344) " "VHDL Process Statement warning at TopLevel.vhdl(344): signal \"out_prop_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_m TopLevel.vhdl(345) " "VHDL Process Statement warning at TopLevel.vhdl(345): signal \"out_prop_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_zero_flag_d TopLevel.vhdl(347) " "VHDL Process Statement warning at TopLevel.vhdl(347): signal \"out_zero_flag_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_d TopLevel.vhdl(348) " "VHDL Process Statement warning at TopLevel.vhdl(348): signal \"out_start_bit_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_r TopLevel.vhdl(349) " "VHDL Process Statement warning at TopLevel.vhdl(349): signal \"out_start_bit_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_r7_bit_e TopLevel.vhdl(350) " "VHDL Process Statement warning at TopLevel.vhdl(350): signal \"out_r7_bit_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_r7_bit_m TopLevel.vhdl(351) " "VHDL Process Statement warning at TopLevel.vhdl(351): signal \"out_r7_bit_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_e TopLevel.vhdl(353) " "VHDL Process Statement warning at TopLevel.vhdl(353): signal \"alu_out_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(354) " "VHDL Process Statement warning at TopLevel.vhdl(354): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_z_e TopLevel.vhdl(357) " "VHDL Process Statement warning at TopLevel.vhdl(357): signal \"out_z_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_c_e TopLevel.vhdl(358) " "VHDL Process Statement warning at TopLevel.vhdl(358): signal \"out_c_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_flag_out_m TopLevel.vhdl(359) " "VHDL Process Statement warning at TopLevel.vhdl(359): signal \"zero_flag_out_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_enable_f TopLevel.vhdl(362) " "VHDL Process Statement warning at TopLevel.vhdl(362): signal \"in_enable_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_prop_f TopLevel.vhdl(363) " "VHDL Process Statement warning at TopLevel.vhdl(363): signal \"in_prop_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_interface TopLevel.vhdl(365) " "VHDL Process Statement warning at TopLevel.vhdl(365): signal \"IF_ID_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_interface TopLevel.vhdl(366) " "VHDL Process Statement warning at TopLevel.vhdl(366): signal \"IF_ID_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_RR_interface TopLevel.vhdl(368) " "VHDL Process Statement warning at TopLevel.vhdl(368): signal \"ID_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_RR_interface TopLevel.vhdl(369) " "VHDL Process Statement warning at TopLevel.vhdl(369): signal \"ID_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_interface TopLevel.vhdl(371) " "VHDL Process Statement warning at TopLevel.vhdl(371): signal \"RR_EX_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_interface TopLevel.vhdl(372) " "VHDL Process Statement warning at TopLevel.vhdl(372): signal \"RR_EX_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_MEM_interface TopLevel.vhdl(374) " "VHDL Process Statement warning at TopLevel.vhdl(374): signal \"EX_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_MEM_interface TopLevel.vhdl(375) " "VHDL Process Statement warning at TopLevel.vhdl(375): signal \"EX_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_WR_interface TopLevel.vhdl(377) " "VHDL Process Statement warning at TopLevel.vhdl(377): signal \"MEM_WR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_WR_interface TopLevel.vhdl(378) " "VHDL Process Statement warning at TopLevel.vhdl(378): signal \"MEM_WR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_m TopLevel.vhdl(380) " "VHDL Process Statement warning at TopLevel.vhdl(380): signal \"out_instruction_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_f TopLevel.vhdl(386) " "VHDL Process Statement warning at TopLevel.vhdl(386): signal \"out_pc_inc_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bex_ra TopLevel.vhdl(410) " "VHDL Process Statement warning at TopLevel.vhdl(410): signal \"bmem_bex_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_e TopLevel.vhdl(410) " "VHDL Process Statement warning at TopLevel.vhdl(410): signal \"out_control_word_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bex_rb TopLevel.vhdl(411) " "VHDL Process Statement warning at TopLevel.vhdl(411): signal \"bmem_bex_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_e TopLevel.vhdl(411) " "VHDL Process Statement warning at TopLevel.vhdl(411): signal \"out_control_word_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bwb_bex_ra TopLevel.vhdl(412) " "VHDL Process Statement warning at TopLevel.vhdl(412): signal \"bwb_bex_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520871 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_m TopLevel.vhdl(412) " "VHDL Process Statement warning at TopLevel.vhdl(412): signal \"out_control_word_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bwb_bex_rb TopLevel.vhdl(413) " "VHDL Process Statement warning at TopLevel.vhdl(413): signal \"bwb_bex_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_m TopLevel.vhdl(413) " "VHDL Process Statement warning at TopLevel.vhdl(413): signal \"out_control_word_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq_condn_bit_e TopLevel.vhdl(415) " "VHDL Process Statement warning at TopLevel.vhdl(415): signal \"beq_condn_bit_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_r TopLevel.vhdl(416) " "VHDL Process Statement warning at TopLevel.vhdl(416): signal \"out_control_word_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_d TopLevel.vhdl(417) " "VHDL Process Statement warning at TopLevel.vhdl(417): signal \"out_control_word_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_e TopLevel.vhdl(419) " "VHDL Process Statement warning at TopLevel.vhdl(419): signal \"out_jump_add_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_normal_jump_d TopLevel.vhdl(420) " "VHDL Process Statement warning at TopLevel.vhdl(420): signal \"out_normal_jump_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_r TopLevel.vhdl(421) " "VHDL Process Statement warning at TopLevel.vhdl(421): signal \"out_jump_add_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_f TopLevel.vhdl(423) " "VHDL Process Statement warning at TopLevel.vhdl(423): signal \"out_pc_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_f TopLevel.vhdl(424) " "VHDL Process Statement warning at TopLevel.vhdl(424): signal \"out_pc_inc_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_f TopLevel.vhdl(425) " "VHDL Process Statement warning at TopLevel.vhdl(425): signal \"out_instruction_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_d TopLevel.vhdl(431) " "VHDL Process Statement warning at TopLevel.vhdl(431): signal \"out_pc_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_d TopLevel.vhdl(432) " "VHDL Process Statement warning at TopLevel.vhdl(432): signal \"out_instruction_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_d TopLevel.vhdl(433) " "VHDL Process Statement warning at TopLevel.vhdl(433): signal \"out_pc_inc_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_d TopLevel.vhdl(434) " "VHDL Process Statement warning at TopLevel.vhdl(434): signal \"out_jump_add_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lsreg_a_d TopLevel.vhdl(435) " "VHDL Process Statement warning at TopLevel.vhdl(435): signal \"out_lsreg_a_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_d TopLevel.vhdl(436) " "VHDL Process Statement warning at TopLevel.vhdl(436): signal \"out_control_word_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r TopLevel.vhdl(440) " "VHDL Process Statement warning at TopLevel.vhdl(440): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ra_r TopLevel.vhdl(443) " "VHDL Process Statement warning at TopLevel.vhdl(443): signal \"out_ra_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_r TopLevel.vhdl(444) " "VHDL Process Statement warning at TopLevel.vhdl(444): signal \"out_pc_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_r TopLevel.vhdl(445) " "VHDL Process Statement warning at TopLevel.vhdl(445): signal \"out_pc_inc_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ra_r TopLevel.vhdl(446) " "VHDL Process Statement warning at TopLevel.vhdl(446): signal \"out_ra_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_rb_r TopLevel.vhdl(447) " "VHDL Process Statement warning at TopLevel.vhdl(447): signal \"out_rb_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_r TopLevel.vhdl(448) " "VHDL Process Statement warning at TopLevel.vhdl(448): signal \"out_instruction_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_r TopLevel.vhdl(449) " "VHDL Process Statement warning at TopLevel.vhdl(449): signal \"out_control_word_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_r TopLevel.vhdl(450) " "VHDL Process Statement warning at TopLevel.vhdl(450): signal \"out_jump_add_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_address_out_e TopLevel.vhdl(457) " "VHDL Process Statement warning at TopLevel.vhdl(457): signal \"lm_address_out_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_e TopLevel.vhdl(458) " "VHDL Process Statement warning at TopLevel.vhdl(458): signal \"out_pc_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_e TopLevel.vhdl(459) " "VHDL Process Statement warning at TopLevel.vhdl(459): signal \"out_pc_inc_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_e TopLevel.vhdl(460) " "VHDL Process Statement warning at TopLevel.vhdl(460): signal \"alu_out_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_e TopLevel.vhdl(461) " "VHDL Process Statement warning at TopLevel.vhdl(461): signal \"out_instruction_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520872 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_e TopLevel.vhdl(462) " "VHDL Process Statement warning at TopLevel.vhdl(462): signal \"out_control_word_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_m TopLevel.vhdl(467) " "VHDL Process Statement warning at TopLevel.vhdl(467): signal \"out_instruction_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_m TopLevel.vhdl(468) " "VHDL Process Statement warning at TopLevel.vhdl(468): signal \"out_control_word_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(469) " "VHDL Process Statement warning at TopLevel.vhdl(469): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_m TopLevel.vhdl(470) " "VHDL Process Statement warning at TopLevel.vhdl(470): signal \"out_pc_inc_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lm_sm_address_m TopLevel.vhdl(471) " "VHDL Process Statement warning at TopLevel.vhdl(471): signal \"out_lm_sm_address_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ls_enable_d TopLevel.vhdl(476) " "VHDL Process Statement warning at TopLevel.vhdl(476): signal \"out_ls_enable_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_d TopLevel.vhdl(477) " "VHDL Process Statement warning at TopLevel.vhdl(477): signal \"out_instruction_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_r TopLevel.vhdl(478) " "VHDL Process Statement warning at TopLevel.vhdl(478): signal \"out_instruction_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_f TopLevel.vhdl(479) " "VHDL Process Statement warning at TopLevel.vhdl(479): signal \"out_instruction_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_var TopLevel.vhdl(527) " "VHDL Process Statement warning at TopLevel.vhdl(527): signal \"q_var\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:IF_instance_1 " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:IF_instance_1\"" {  } { { "TopLevel.vhdl" "IF_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697520873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_adder_8 InstructionFetch:IF_instance_1\|Bit_adder_8:B1 " "Elaborating entity \"Bit_adder_8\" for hierarchy \"InstructionFetch:IF_instance_1\|Bit_adder_8:B1\"" {  } { { "InstructionFetch.vhdl" "B1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionFetch.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697520874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|HALF_ADDER:haa " "Elaborating entity \"HALF_ADDER\" for hierarchy \"InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|HALF_ADDER:haa\"" {  } { { "EightBitAdder.vhdl" "haa" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/EightBitAdder.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697520875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|Full_Adder:add_instance_1 " "Elaborating entity \"Full_Adder\" for hierarchy \"InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|Full_Adder:add_instance_1\"" {  } { { "EightBitAdder.vhdl" "add_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/EightBitAdder.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697520876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_asyncread_syncwrite InstructionFetch:IF_instance_1\|Memory_asyncread_syncwrite:Mem1 " "Elaborating entity \"Memory_asyncread_syncwrite\" for hierarchy \"InstructionFetch:IF_instance_1\|Memory_asyncread_syncwrite:Mem1\"" {  } { { "InstructionFetch.vhdl" "Mem1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionFetch.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697520880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:ID_instance_1 " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:ID_instance_1\"" {  } { { "TopLevel.vhdl" "ID_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521185 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[0\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[0\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521186 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[1\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[1\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521186 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[2\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[2\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[3\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[3\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[4\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[4\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[5\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[5\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[6\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[6\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[7\] InstructionDecode.vhdl(90) " "Inferred latch for \"RegSelectImm\[7\]\" at InstructionDecode.vhdl(90)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[0\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[0\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[1\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[1\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[2\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[2\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[3\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[3\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[4\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[4\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[5\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[5\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[6\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[6\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[7\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[7\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[8\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[8\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[9\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[9\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[10\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[10\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[11\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[11\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[12\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[12\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[13\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[13\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[14\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[14\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_jump_address\[15\] InstructionDecode.vhdl(78) " "Inferred latch for \"BEQ_jump_address\[15\]\" at InstructionDecode.vhdl(78)" {  } { { "InstructionDecode.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightToThreeEnc InstructionDecode:ID_instance_1\|eightToThreeEnc:Enc " "Elaborating entity \"eightToThreeEnc\" for hierarchy \"InstructionDecode:ID_instance_1\|eightToThreeEnc:Enc\"" {  } { { "InstructionDecode.vhdl" "Enc" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToeight_Decoder InstructionDecode:ID_instance_1\|threeToeight_Decoder:Dec " "Elaborating entity \"threeToeight_Decoder\" for hierarchy \"InstructionDecode:ID_instance_1\|threeToeight_Decoder:Dec\"" {  } { { "InstructionDecode.vhdl" "Dec" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521188 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[0\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[0\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[1\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[1\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[2\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[2\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[3\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[3\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[4\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[4\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[5\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[5\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[6\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[6\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[7\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[7\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_adder_1 InstructionDecode:ID_instance_1\|Bit_adder_1:Adder " "Elaborating entity \"Bit_adder_1\" for hierarchy \"InstructionDecode:ID_instance_1\|Bit_adder_1:Adder\"" {  } { { "InstructionDecode.vhdl" "Adder" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/InstructionDecode.vhdl" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterRead RegisterRead:RR_instance_1 " "Elaborating entity \"RegisterRead\" for hierarchy \"RegisterRead:RR_instance_1\"" {  } { { "TopLevel.vhdl" "RR_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_pc_inc RegisterRead.vhdl(50) " "Verilog HDL or VHDL warning at RegisterRead.vhdl(50): object \"wr_pc_inc\" assigned a value but never read" {  } { { "RegisterRead.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/RegisterRead.vhdl" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574697521195 "|TopLevel|RegisterRead:RR_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RegisterRead:RR_instance_1\|RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RegisterRead:RR_instance_1\|RF:RF1\"" {  } { { "RegisterRead.vhdl" "RF1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/RegisterRead.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecutionTasks ExecutionTasks:EX_instance_1 " "Elaborating entity \"ExecutionTasks\" for hierarchy \"ExecutionTasks:EX_instance_1\"" {  } { { "TopLevel.vhdl" "EX_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521202 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_c_bit ExecutionTasks.vhdl(33) " "VHDL Signal Declaration warning at ExecutionTasks.vhdl(33): used implicit default value for signal \"wr_c_bit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[0\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[0\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[1\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[1\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[2\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[2\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[3\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[3\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[4\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[4\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[5\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[5\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[6\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[6\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[7\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[7\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[8\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[8\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[9\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[9\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[10\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[10\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[11\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[11\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[12\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[12\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[13\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[13\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[14\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[14\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[15\] ExecutionTasks.vhdl(84) " "Inferred latch for \"jump_temp\[15\]\" at ExecutionTasks.vhdl(84)" {  } { { "ExecutionTasks.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ExecutionTasks:EX_instance_1\|ALU:Alu1 " "Elaborating entity \"ALU\" for hierarchy \"ExecutionTasks:EX_instance_1\|ALU:Alu1\"" {  } { { "ExecutionTasks.vhdl" "Alu1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ExecutionTasks.vhdl" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseNand ExecutionTasks:EX_instance_1\|ALU:Alu1\|BitwiseNand:B2 " "Elaborating entity \"BitwiseNand\" for hierarchy \"ExecutionTasks:EX_instance_1\|ALU:Alu1\|BitwiseNand:B2\"" {  } { { "ALU.vhdl" "B2" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/ALU.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAccess MemoryAccess:MEM_instance_1 " "Elaborating entity \"MemoryAccess\" for hierarchy \"MemoryAccess:MEM_instance_1\"" {  } { { "TopLevel.vhdl" "MEM_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Data MemoryAccess:MEM_instance_1\|Memory_Data:Mem_data " "Elaborating entity \"Memory_Data\" for hierarchy \"MemoryAccess:MEM_instance_1\|Memory_Data:Mem_data\"" {  } { { "MemoryAccess.vhdl" "Mem_data" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/MemoryAccess.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:WB_instance_1 " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:WB_instance_1\"" {  } { { "TopLevel.vhdl" "WB_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:HD_instance_1 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:HD_instance_1\"" {  } { { "TopLevel.vhdl" "HD_instance_1" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574697521213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r " "No output dependent on input pin \"r\"" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574697521466 "|TopLevel|r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/Dell/Documents/Micro_Project1_it1-master/TopLevel.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574697521466 "|TopLevel|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574697521466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574697521466 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574697521466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574697521466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574697521542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 21:28:41 2019 " "Processing ended: Mon Nov 25 21:28:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574697521542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574697521542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574697521542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574697521542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574697522634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574697522634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 21:28:42 2019 " "Processing started: Mon Nov 25 21:28:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574697522634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574697522634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574697522634 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574697522728 ""}
{ "Info" "0" "" "Project  = Pipeline" {  } {  } 0 0 "Project  = Pipeline" 0 0 "Fitter" 0 0 1574697522728 ""}
{ "Info" "0" "" "Revision = Pipeline" {  } {  } 0 0 "Revision = Pipeline" 0 0 "Fitter" 0 0 1574697522728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574697522795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574697522795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pipeline 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"Pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574697522795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574697522826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574697522826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574697522857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574697522857 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574697522949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574697522949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574697522949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574697522949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574697522949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574697522949 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574697522961 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1574697522976 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipeline.sdc " "Synopsys Design Constraints File file not found: 'Pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574697522976 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1574697522977 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1574697522977 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574697522978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574697522978 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1574697522982 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1574697522982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1574697522983 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1574697522987 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1574697522992 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1574697522992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1574697522992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574697522992 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1574697522993 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1574697522993 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574697522993 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574697522993 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574697522993 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574697522993 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574697522993 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1574697522993 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574697522993 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574697522996 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574697522999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574697523069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574697523079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574697523081 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574697523113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574697523113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574697523119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/Dell/Documents/Micro_Project1_it1-master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574697523165 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574697523165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574697523180 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1574697523180 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574697523180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574697523181 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574697523188 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574697523192 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1574697523205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dell/Documents/Micro_Project1_it1-master/output_files/Pipeline.fit.smsg " "Generated suppressed messages file C:/Users/Dell/Documents/Micro_Project1_it1-master/output_files/Pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574697523232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574697523287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 21:28:43 2019 " "Processing ended: Mon Nov 25 21:28:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574697523287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574697523287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574697523287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574697523287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574697524199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574697524216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 21:28:44 2019 " "Processing started: Mon Nov 25 21:28:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574697524216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574697524216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574697524216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574697524432 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574697524463 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574697524479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574697524588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 21:28:44 2019 " "Processing ended: Mon Nov 25 21:28:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574697524588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574697524588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574697524588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574697524588 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574697525211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574697525674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574697525690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 21:28:45 2019 " "Processing started: Mon Nov 25 21:28:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574697525690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697525690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pipeline -c Pipeline " "Command: quartus_sta Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697525690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1574697525783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697525925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697525925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697525967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697525967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697526009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697526025 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697526037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipeline.sdc " "Synopsys Design Constraints File file not found: 'Pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697526050 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1574697526051 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1574697526054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574697526097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 21:28:46 2019 " "Processing ended: Mon Nov 25 21:28:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574697526097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574697526097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574697526097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697526097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574697527009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574697527009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 21:28:46 2019 " "Processing started: Mon Nov 25 21:28:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574697527009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574697527009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574697527009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574697527330 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Pipeline.vho Pipeline_vhd.sdo C:/Users/Dell/Documents/Micro_Project1_it1-master/simulation/modelsim/ simulation " "Generated files \"Pipeline.vho\" and \"Pipeline_vhd.sdo\" in directory \"C:/Users/Dell/Documents/Micro_Project1_it1-master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574697527361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574697527392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 21:28:47 2019 " "Processing ended: Mon Nov 25 21:28:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574697527392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574697527392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574697527392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574697527392 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus Prime Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574697527987 ""}
