#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ea92199900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ea921d92a0_0 .net "PC", 31 0, v000001ea921d2050_0;  1 drivers
v000001ea921d77c0_0 .var "clk", 0 0;
v000001ea921d7860_0 .net "clkout", 0 0, L_000001ea921da850;  1 drivers
v000001ea921d7ea0_0 .net "cycles_consumed", 31 0, v000001ea921d8120_0;  1 drivers
v000001ea921d81c0_0 .var "rst", 0 0;
S_000001ea92199c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ea92199900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ea921b0260 .param/l "RType" 0 4 2, C4<000000>;
P_000001ea921b0298 .param/l "add" 0 4 5, C4<100000>;
P_000001ea921b02d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ea921b0308 .param/l "addu" 0 4 5, C4<100001>;
P_000001ea921b0340 .param/l "and_" 0 4 5, C4<100100>;
P_000001ea921b0378 .param/l "andi" 0 4 8, C4<001100>;
P_000001ea921b03b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ea921b03e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ea921b0420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ea921b0458 .param/l "j" 0 4 12, C4<000010>;
P_000001ea921b0490 .param/l "jal" 0 4 12, C4<000011>;
P_000001ea921b04c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ea921b0500 .param/l "lw" 0 4 8, C4<100011>;
P_000001ea921b0538 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ea921b0570 .param/l "or_" 0 4 5, C4<100101>;
P_000001ea921b05a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ea921b05e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ea921b0618 .param/l "sll" 0 4 6, C4<000000>;
P_000001ea921b0650 .param/l "slt" 0 4 5, C4<101010>;
P_000001ea921b0688 .param/l "slti" 0 4 8, C4<101010>;
P_000001ea921b06c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ea921b06f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ea921b0730 .param/l "subu" 0 4 5, C4<100011>;
P_000001ea921b0768 .param/l "sw" 0 4 8, C4<101011>;
P_000001ea921b07a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ea921b07d8 .param/l "xori" 0 4 8, C4<001110>;
L_000001ea921da0e0 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da2a0 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da150 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da070 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da460 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da700 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da7e0 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da5b0 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da850 .functor OR 1, v000001ea921d77c0_0, v000001ea921a6570_0, C4<0>, C4<0>;
L_000001ea921da620 .functor OR 1, L_000001ea9228abd0, L_000001ea92289f50, C4<0>, C4<0>;
L_000001ea921da310 .functor AND 1, L_000001ea9228a590, L_000001ea9228adb0, C4<1>, C4<1>;
L_000001ea921daa10 .functor NOT 1, v000001ea921d81c0_0, C4<0>, C4<0>, C4<0>;
L_000001ea921da380 .functor OR 1, L_000001ea9228bad0, L_000001ea9228aa90, C4<0>, C4<0>;
L_000001ea921da690 .functor OR 1, L_000001ea921da380, L_000001ea9228b710, C4<0>, C4<0>;
L_000001ea921dac40 .functor OR 1, L_000001ea9229d370, L_000001ea9229dc30, C4<0>, C4<0>;
L_000001ea921da540 .functor AND 1, L_000001ea92289e10, L_000001ea921dac40, C4<1>, C4<1>;
L_000001ea921da4d0 .functor OR 1, L_000001ea9229d050, L_000001ea9229d230, C4<0>, C4<0>;
L_000001ea921daa80 .functor AND 1, L_000001ea9229bed0, L_000001ea921da4d0, C4<1>, C4<1>;
L_000001ea921da8c0 .functor NOT 1, L_000001ea921da850, C4<0>, C4<0>, C4<0>;
v000001ea921d22d0_0 .net "ALUOp", 3 0, v000001ea921a62f0_0;  1 drivers
v000001ea921d2410_0 .net "ALUResult", 31 0, v000001ea921d2190_0;  1 drivers
v000001ea921d42e0_0 .net "ALUSrc", 0 0, v000001ea921a4f90_0;  1 drivers
v000001ea921d3de0_0 .net "ALUin2", 31 0, L_000001ea9229cc90;  1 drivers
v000001ea921d46a0_0 .net "MemReadEn", 0 0, v000001ea921a5170_0;  1 drivers
v000001ea921d4f60_0 .net "MemWriteEn", 0 0, v000001ea921a67f0_0;  1 drivers
v000001ea921d3c00_0 .net "MemtoReg", 0 0, v000001ea921a5c10_0;  1 drivers
v000001ea921d50a0_0 .net "PC", 31 0, v000001ea921d2050_0;  alias, 1 drivers
v000001ea921d4ec0_0 .net "PCPlus1", 31 0, L_000001ea9228a270;  1 drivers
v000001ea921d51e0_0 .net "PCsrc", 0 0, v000001ea921d3310_0;  1 drivers
v000001ea921d3520_0 .net "RegDst", 0 0, v000001ea921a69d0_0;  1 drivers
v000001ea921d4a60_0 .net "RegWriteEn", 0 0, v000001ea921a6610_0;  1 drivers
v000001ea921d3ac0_0 .net "WriteRegister", 4 0, L_000001ea9228b850;  1 drivers
v000001ea921d37a0_0 .net *"_ivl_0", 0 0, L_000001ea921da0e0;  1 drivers
L_000001ea92241e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ea921d4240_0 .net/2u *"_ivl_10", 4 0, L_000001ea92241e00;  1 drivers
L_000001ea922421f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d3e80_0 .net *"_ivl_101", 15 0, L_000001ea922421f0;  1 drivers
v000001ea921d4740_0 .net *"_ivl_102", 31 0, L_000001ea9228a950;  1 drivers
L_000001ea92242238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d3b60_0 .net *"_ivl_105", 25 0, L_000001ea92242238;  1 drivers
L_000001ea92242280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d5000_0 .net/2u *"_ivl_106", 31 0, L_000001ea92242280;  1 drivers
v000001ea921d4c40_0 .net *"_ivl_108", 0 0, L_000001ea9228a590;  1 drivers
L_000001ea922422c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ea921d4b00_0 .net/2u *"_ivl_110", 5 0, L_000001ea922422c8;  1 drivers
v000001ea921d35c0_0 .net *"_ivl_112", 0 0, L_000001ea9228adb0;  1 drivers
v000001ea921d3fc0_0 .net *"_ivl_115", 0 0, L_000001ea921da310;  1 drivers
v000001ea921d4380_0 .net *"_ivl_116", 47 0, L_000001ea9228a6d0;  1 drivers
L_000001ea92242310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d4420_0 .net *"_ivl_119", 15 0, L_000001ea92242310;  1 drivers
L_000001ea92241e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ea921d3ca0_0 .net/2u *"_ivl_12", 5 0, L_000001ea92241e48;  1 drivers
v000001ea921d3d40_0 .net *"_ivl_120", 47 0, L_000001ea9228ae50;  1 drivers
L_000001ea92242358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d4ba0_0 .net *"_ivl_123", 15 0, L_000001ea92242358;  1 drivers
v000001ea921d4600_0 .net *"_ivl_125", 0 0, L_000001ea9228af90;  1 drivers
v000001ea921d3a20_0 .net *"_ivl_126", 31 0, L_000001ea9228ac70;  1 drivers
v000001ea921d3f20_0 .net *"_ivl_128", 47 0, L_000001ea9228b3f0;  1 drivers
v000001ea921d3840_0 .net *"_ivl_130", 47 0, L_000001ea9228b490;  1 drivers
v000001ea921d3660_0 .net *"_ivl_132", 47 0, L_000001ea9228a1d0;  1 drivers
v000001ea921d49c0_0 .net *"_ivl_134", 47 0, L_000001ea9228b670;  1 drivers
v000001ea921d3700_0 .net *"_ivl_14", 0 0, L_000001ea921d8580;  1 drivers
v000001ea921d44c0_0 .net *"_ivl_140", 0 0, L_000001ea921daa10;  1 drivers
L_000001ea922423e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d4ce0_0 .net/2u *"_ivl_142", 31 0, L_000001ea922423e8;  1 drivers
L_000001ea922424c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ea921d4880_0 .net/2u *"_ivl_146", 5 0, L_000001ea922424c0;  1 drivers
v000001ea921d38e0_0 .net *"_ivl_148", 0 0, L_000001ea9228bad0;  1 drivers
L_000001ea92242508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ea921d3980_0 .net/2u *"_ivl_150", 5 0, L_000001ea92242508;  1 drivers
v000001ea921d5140_0 .net *"_ivl_152", 0 0, L_000001ea9228aa90;  1 drivers
v000001ea921d4d80_0 .net *"_ivl_155", 0 0, L_000001ea921da380;  1 drivers
L_000001ea92242550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ea921d4060_0 .net/2u *"_ivl_156", 5 0, L_000001ea92242550;  1 drivers
v000001ea921d4e20_0 .net *"_ivl_158", 0 0, L_000001ea9228b710;  1 drivers
L_000001ea92241e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ea921d5280_0 .net/2u *"_ivl_16", 4 0, L_000001ea92241e90;  1 drivers
v000001ea921d5320_0 .net *"_ivl_161", 0 0, L_000001ea921da690;  1 drivers
L_000001ea92242598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d4100_0 .net/2u *"_ivl_162", 15 0, L_000001ea92242598;  1 drivers
v000001ea921d47e0_0 .net *"_ivl_164", 31 0, L_000001ea9228a770;  1 drivers
v000001ea921d41a0_0 .net *"_ivl_167", 0 0, L_000001ea9228bb70;  1 drivers
v000001ea921d4560_0 .net *"_ivl_168", 15 0, L_000001ea9228a810;  1 drivers
v000001ea921d4920_0 .net *"_ivl_170", 31 0, L_000001ea9228a8b0;  1 drivers
v000001ea921d53c0_0 .net *"_ivl_174", 31 0, L_000001ea9228bc10;  1 drivers
L_000001ea922425e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d7150_0 .net *"_ivl_177", 25 0, L_000001ea922425e0;  1 drivers
L_000001ea92242628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d6b10_0 .net/2u *"_ivl_178", 31 0, L_000001ea92242628;  1 drivers
v000001ea921d6930_0 .net *"_ivl_180", 0 0, L_000001ea92289e10;  1 drivers
L_000001ea92242670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d58f0_0 .net/2u *"_ivl_182", 5 0, L_000001ea92242670;  1 drivers
v000001ea921d6bb0_0 .net *"_ivl_184", 0 0, L_000001ea9229d370;  1 drivers
L_000001ea922426b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ea921d6610_0 .net/2u *"_ivl_186", 5 0, L_000001ea922426b8;  1 drivers
v000001ea921d6c50_0 .net *"_ivl_188", 0 0, L_000001ea9229dc30;  1 drivers
v000001ea921d55d0_0 .net *"_ivl_19", 4 0, L_000001ea921d7c20;  1 drivers
v000001ea921d6cf0_0 .net *"_ivl_191", 0 0, L_000001ea921dac40;  1 drivers
v000001ea921d6750_0 .net *"_ivl_193", 0 0, L_000001ea921da540;  1 drivers
L_000001ea92242700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ea921d6ed0_0 .net/2u *"_ivl_194", 5 0, L_000001ea92242700;  1 drivers
v000001ea921d6d90_0 .net *"_ivl_196", 0 0, L_000001ea9229d5f0;  1 drivers
L_000001ea92242748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ea921d6f70_0 .net/2u *"_ivl_198", 31 0, L_000001ea92242748;  1 drivers
L_000001ea92241db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d64d0_0 .net/2u *"_ivl_2", 5 0, L_000001ea92241db8;  1 drivers
v000001ea921d6e30_0 .net *"_ivl_20", 4 0, L_000001ea921d86c0;  1 drivers
v000001ea921d70b0_0 .net *"_ivl_200", 31 0, L_000001ea9229c510;  1 drivers
v000001ea921d6390_0 .net *"_ivl_204", 31 0, L_000001ea9229cbf0;  1 drivers
L_000001ea92242790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d5fd0_0 .net *"_ivl_207", 25 0, L_000001ea92242790;  1 drivers
L_000001ea922427d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d7010_0 .net/2u *"_ivl_208", 31 0, L_000001ea922427d8;  1 drivers
v000001ea921d66b0_0 .net *"_ivl_210", 0 0, L_000001ea9229bed0;  1 drivers
L_000001ea92242820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d62f0_0 .net/2u *"_ivl_212", 5 0, L_000001ea92242820;  1 drivers
v000001ea921d5c10_0 .net *"_ivl_214", 0 0, L_000001ea9229d050;  1 drivers
L_000001ea92242868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ea921d71f0_0 .net/2u *"_ivl_216", 5 0, L_000001ea92242868;  1 drivers
v000001ea921d7290_0 .net *"_ivl_218", 0 0, L_000001ea9229d230;  1 drivers
v000001ea921d7330_0 .net *"_ivl_221", 0 0, L_000001ea921da4d0;  1 drivers
v000001ea921d73d0_0 .net *"_ivl_223", 0 0, L_000001ea921daa80;  1 drivers
L_000001ea922428b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ea921d5530_0 .net/2u *"_ivl_224", 5 0, L_000001ea922428b0;  1 drivers
v000001ea921d6430_0 .net *"_ivl_226", 0 0, L_000001ea9229d690;  1 drivers
v000001ea921d6890_0 .net *"_ivl_228", 31 0, L_000001ea9229c290;  1 drivers
v000001ea921d5e90_0 .net *"_ivl_24", 0 0, L_000001ea921da150;  1 drivers
L_000001ea92241ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ea921d5670_0 .net/2u *"_ivl_26", 4 0, L_000001ea92241ed8;  1 drivers
v000001ea921d57b0_0 .net *"_ivl_29", 4 0, L_000001ea921d8300;  1 drivers
v000001ea921d5a30_0 .net *"_ivl_32", 0 0, L_000001ea921da070;  1 drivers
L_000001ea92241f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ea921d5cb0_0 .net/2u *"_ivl_34", 4 0, L_000001ea92241f20;  1 drivers
v000001ea921d5710_0 .net *"_ivl_37", 4 0, L_000001ea92289ff0;  1 drivers
v000001ea921d5850_0 .net *"_ivl_40", 0 0, L_000001ea921da460;  1 drivers
L_000001ea92241f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d67f0_0 .net/2u *"_ivl_42", 15 0, L_000001ea92241f68;  1 drivers
v000001ea921d5990_0 .net *"_ivl_45", 15 0, L_000001ea9228b170;  1 drivers
v000001ea921d69d0_0 .net *"_ivl_48", 0 0, L_000001ea921da700;  1 drivers
v000001ea921d6a70_0 .net *"_ivl_5", 5 0, L_000001ea921d8260;  1 drivers
L_000001ea92241fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d6070_0 .net/2u *"_ivl_50", 36 0, L_000001ea92241fb0;  1 drivers
L_000001ea92241ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d6110_0 .net/2u *"_ivl_52", 31 0, L_000001ea92241ff8;  1 drivers
v000001ea921d5ad0_0 .net *"_ivl_55", 4 0, L_000001ea9228b030;  1 drivers
v000001ea921d5b70_0 .net *"_ivl_56", 36 0, L_000001ea9228a090;  1 drivers
v000001ea921d61b0_0 .net *"_ivl_58", 36 0, L_000001ea9228a310;  1 drivers
v000001ea921d5f30_0 .net *"_ivl_62", 0 0, L_000001ea921da7e0;  1 drivers
L_000001ea92242040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d6250_0 .net/2u *"_ivl_64", 5 0, L_000001ea92242040;  1 drivers
v000001ea921d6570_0 .net *"_ivl_67", 5 0, L_000001ea9228bcb0;  1 drivers
v000001ea921d5d50_0 .net *"_ivl_70", 0 0, L_000001ea921da5b0;  1 drivers
L_000001ea92242088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d5df0_0 .net/2u *"_ivl_72", 57 0, L_000001ea92242088;  1 drivers
L_000001ea922420d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d8800_0 .net/2u *"_ivl_74", 31 0, L_000001ea922420d0;  1 drivers
v000001ea921d88a0_0 .net *"_ivl_77", 25 0, L_000001ea9228b0d0;  1 drivers
v000001ea921d8080_0 .net *"_ivl_78", 57 0, L_000001ea9228a450;  1 drivers
v000001ea921d8b20_0 .net *"_ivl_8", 0 0, L_000001ea921da2a0;  1 drivers
v000001ea921d9160_0 .net *"_ivl_80", 57 0, L_000001ea9228b7b0;  1 drivers
L_000001ea92242118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ea921d8bc0_0 .net/2u *"_ivl_84", 31 0, L_000001ea92242118;  1 drivers
L_000001ea92242160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ea921d7cc0_0 .net/2u *"_ivl_88", 5 0, L_000001ea92242160;  1 drivers
v000001ea921d79a0_0 .net *"_ivl_90", 0 0, L_000001ea9228abd0;  1 drivers
L_000001ea922421a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ea921d8a80_0 .net/2u *"_ivl_92", 5 0, L_000001ea922421a8;  1 drivers
v000001ea921d7fe0_0 .net *"_ivl_94", 0 0, L_000001ea92289f50;  1 drivers
v000001ea921d75e0_0 .net *"_ivl_97", 0 0, L_000001ea921da620;  1 drivers
v000001ea921d8940_0 .net *"_ivl_98", 47 0, L_000001ea9228a4f0;  1 drivers
v000001ea921d7540_0 .net "adderResult", 31 0, L_000001ea9228b210;  1 drivers
v000001ea921d7900_0 .net "address", 31 0, L_000001ea9228ba30;  1 drivers
v000001ea921d7d60_0 .net "clk", 0 0, L_000001ea921da850;  alias, 1 drivers
v000001ea921d8120_0 .var "cycles_consumed", 31 0;
v000001ea921d8d00_0 .net "extImm", 31 0, L_000001ea9228b8f0;  1 drivers
v000001ea921d8da0_0 .net "funct", 5 0, L_000001ea9228a3b0;  1 drivers
v000001ea921d89e0_0 .net "hlt", 0 0, v000001ea921a6570_0;  1 drivers
v000001ea921d8e40_0 .net "imm", 15 0, L_000001ea9228b990;  1 drivers
v000001ea921d8c60_0 .net "immediate", 31 0, L_000001ea9229d190;  1 drivers
v000001ea921d9340_0 .net "input_clk", 0 0, v000001ea921d77c0_0;  1 drivers
v000001ea921d7680_0 .net "instruction", 31 0, L_000001ea9228ad10;  1 drivers
v000001ea921d84e0_0 .net "memoryReadData", 31 0, v000001ea921d3090_0;  1 drivers
v000001ea921d8620_0 .net "nextPC", 31 0, L_000001ea9228b2b0;  1 drivers
v000001ea921d7a40_0 .net "opcode", 5 0, L_000001ea921d7b80;  1 drivers
v000001ea921d8760_0 .net "rd", 4 0, L_000001ea921d7f40;  1 drivers
v000001ea921d9200_0 .net "readData1", 31 0, L_000001ea921d9e40;  1 drivers
v000001ea921d8440_0 .net "readData1_w", 31 0, L_000001ea9229cfb0;  1 drivers
v000001ea921d7ae0_0 .net "readData2", 31 0, L_000001ea921da770;  1 drivers
v000001ea921d9020_0 .net "rs", 4 0, L_000001ea921d83a0;  1 drivers
v000001ea921d8ee0_0 .net "rst", 0 0, v000001ea921d81c0_0;  1 drivers
v000001ea921d8f80_0 .net "rt", 4 0, L_000001ea9228a9f0;  1 drivers
v000001ea921d7720_0 .net "shamt", 31 0, L_000001ea9228a630;  1 drivers
v000001ea921d7e00_0 .net "wire_instruction", 31 0, L_000001ea921d9f20;  1 drivers
v000001ea921d93e0_0 .net "writeData", 31 0, L_000001ea9229cd30;  1 drivers
v000001ea921d90c0_0 .net "zero", 0 0, L_000001ea9229bf70;  1 drivers
L_000001ea921d8260 .part L_000001ea9228ad10, 26, 6;
L_000001ea921d7b80 .functor MUXZ 6, L_000001ea921d8260, L_000001ea92241db8, L_000001ea921da0e0, C4<>;
L_000001ea921d8580 .cmp/eq 6, L_000001ea921d7b80, L_000001ea92241e48;
L_000001ea921d7c20 .part L_000001ea9228ad10, 11, 5;
L_000001ea921d86c0 .functor MUXZ 5, L_000001ea921d7c20, L_000001ea92241e90, L_000001ea921d8580, C4<>;
L_000001ea921d7f40 .functor MUXZ 5, L_000001ea921d86c0, L_000001ea92241e00, L_000001ea921da2a0, C4<>;
L_000001ea921d8300 .part L_000001ea9228ad10, 21, 5;
L_000001ea921d83a0 .functor MUXZ 5, L_000001ea921d8300, L_000001ea92241ed8, L_000001ea921da150, C4<>;
L_000001ea92289ff0 .part L_000001ea9228ad10, 16, 5;
L_000001ea9228a9f0 .functor MUXZ 5, L_000001ea92289ff0, L_000001ea92241f20, L_000001ea921da070, C4<>;
L_000001ea9228b170 .part L_000001ea9228ad10, 0, 16;
L_000001ea9228b990 .functor MUXZ 16, L_000001ea9228b170, L_000001ea92241f68, L_000001ea921da460, C4<>;
L_000001ea9228b030 .part L_000001ea9228ad10, 6, 5;
L_000001ea9228a090 .concat [ 5 32 0 0], L_000001ea9228b030, L_000001ea92241ff8;
L_000001ea9228a310 .functor MUXZ 37, L_000001ea9228a090, L_000001ea92241fb0, L_000001ea921da700, C4<>;
L_000001ea9228a630 .part L_000001ea9228a310, 0, 32;
L_000001ea9228bcb0 .part L_000001ea9228ad10, 0, 6;
L_000001ea9228a3b0 .functor MUXZ 6, L_000001ea9228bcb0, L_000001ea92242040, L_000001ea921da7e0, C4<>;
L_000001ea9228b0d0 .part L_000001ea9228ad10, 0, 26;
L_000001ea9228a450 .concat [ 26 32 0 0], L_000001ea9228b0d0, L_000001ea922420d0;
L_000001ea9228b7b0 .functor MUXZ 58, L_000001ea9228a450, L_000001ea92242088, L_000001ea921da5b0, C4<>;
L_000001ea9228ba30 .part L_000001ea9228b7b0, 0, 32;
L_000001ea9228a270 .arith/sum 32, v000001ea921d2050_0, L_000001ea92242118;
L_000001ea9228abd0 .cmp/eq 6, L_000001ea921d7b80, L_000001ea92242160;
L_000001ea92289f50 .cmp/eq 6, L_000001ea921d7b80, L_000001ea922421a8;
L_000001ea9228a4f0 .concat [ 32 16 0 0], L_000001ea9228ba30, L_000001ea922421f0;
L_000001ea9228a950 .concat [ 6 26 0 0], L_000001ea921d7b80, L_000001ea92242238;
L_000001ea9228a590 .cmp/eq 32, L_000001ea9228a950, L_000001ea92242280;
L_000001ea9228adb0 .cmp/eq 6, L_000001ea9228a3b0, L_000001ea922422c8;
L_000001ea9228a6d0 .concat [ 32 16 0 0], L_000001ea921d9e40, L_000001ea92242310;
L_000001ea9228ae50 .concat [ 32 16 0 0], v000001ea921d2050_0, L_000001ea92242358;
L_000001ea9228af90 .part L_000001ea9228b990, 15, 1;
LS_000001ea9228ac70_0_0 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_4 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_8 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_12 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_16 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_20 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_24 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_0_28 .concat [ 1 1 1 1], L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90, L_000001ea9228af90;
LS_000001ea9228ac70_1_0 .concat [ 4 4 4 4], LS_000001ea9228ac70_0_0, LS_000001ea9228ac70_0_4, LS_000001ea9228ac70_0_8, LS_000001ea9228ac70_0_12;
LS_000001ea9228ac70_1_4 .concat [ 4 4 4 4], LS_000001ea9228ac70_0_16, LS_000001ea9228ac70_0_20, LS_000001ea9228ac70_0_24, LS_000001ea9228ac70_0_28;
L_000001ea9228ac70 .concat [ 16 16 0 0], LS_000001ea9228ac70_1_0, LS_000001ea9228ac70_1_4;
L_000001ea9228b3f0 .concat [ 16 32 0 0], L_000001ea9228b990, L_000001ea9228ac70;
L_000001ea9228b490 .arith/sum 48, L_000001ea9228ae50, L_000001ea9228b3f0;
L_000001ea9228a1d0 .functor MUXZ 48, L_000001ea9228b490, L_000001ea9228a6d0, L_000001ea921da310, C4<>;
L_000001ea9228b670 .functor MUXZ 48, L_000001ea9228a1d0, L_000001ea9228a4f0, L_000001ea921da620, C4<>;
L_000001ea9228b210 .part L_000001ea9228b670, 0, 32;
L_000001ea9228b2b0 .functor MUXZ 32, L_000001ea9228a270, L_000001ea9228b210, v000001ea921d3310_0, C4<>;
L_000001ea9228ad10 .functor MUXZ 32, L_000001ea921d9f20, L_000001ea922423e8, L_000001ea921daa10, C4<>;
L_000001ea9228bad0 .cmp/eq 6, L_000001ea921d7b80, L_000001ea922424c0;
L_000001ea9228aa90 .cmp/eq 6, L_000001ea921d7b80, L_000001ea92242508;
L_000001ea9228b710 .cmp/eq 6, L_000001ea921d7b80, L_000001ea92242550;
L_000001ea9228a770 .concat [ 16 16 0 0], L_000001ea9228b990, L_000001ea92242598;
L_000001ea9228bb70 .part L_000001ea9228b990, 15, 1;
LS_000001ea9228a810_0_0 .concat [ 1 1 1 1], L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70;
LS_000001ea9228a810_0_4 .concat [ 1 1 1 1], L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70;
LS_000001ea9228a810_0_8 .concat [ 1 1 1 1], L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70;
LS_000001ea9228a810_0_12 .concat [ 1 1 1 1], L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70, L_000001ea9228bb70;
L_000001ea9228a810 .concat [ 4 4 4 4], LS_000001ea9228a810_0_0, LS_000001ea9228a810_0_4, LS_000001ea9228a810_0_8, LS_000001ea9228a810_0_12;
L_000001ea9228a8b0 .concat [ 16 16 0 0], L_000001ea9228b990, L_000001ea9228a810;
L_000001ea9228b8f0 .functor MUXZ 32, L_000001ea9228a8b0, L_000001ea9228a770, L_000001ea921da690, C4<>;
L_000001ea9228bc10 .concat [ 6 26 0 0], L_000001ea921d7b80, L_000001ea922425e0;
L_000001ea92289e10 .cmp/eq 32, L_000001ea9228bc10, L_000001ea92242628;
L_000001ea9229d370 .cmp/eq 6, L_000001ea9228a3b0, L_000001ea92242670;
L_000001ea9229dc30 .cmp/eq 6, L_000001ea9228a3b0, L_000001ea922426b8;
L_000001ea9229d5f0 .cmp/eq 6, L_000001ea921d7b80, L_000001ea92242700;
L_000001ea9229c510 .functor MUXZ 32, L_000001ea9228b8f0, L_000001ea92242748, L_000001ea9229d5f0, C4<>;
L_000001ea9229d190 .functor MUXZ 32, L_000001ea9229c510, L_000001ea9228a630, L_000001ea921da540, C4<>;
L_000001ea9229cbf0 .concat [ 6 26 0 0], L_000001ea921d7b80, L_000001ea92242790;
L_000001ea9229bed0 .cmp/eq 32, L_000001ea9229cbf0, L_000001ea922427d8;
L_000001ea9229d050 .cmp/eq 6, L_000001ea9228a3b0, L_000001ea92242820;
L_000001ea9229d230 .cmp/eq 6, L_000001ea9228a3b0, L_000001ea92242868;
L_000001ea9229d690 .cmp/eq 6, L_000001ea921d7b80, L_000001ea922428b0;
L_000001ea9229c290 .functor MUXZ 32, L_000001ea921d9e40, v000001ea921d2050_0, L_000001ea9229d690, C4<>;
L_000001ea9229cfb0 .functor MUXZ 32, L_000001ea9229c290, L_000001ea921da770, L_000001ea921daa80, C4<>;
S_000001ea92199db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ea92197880 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ea921da230 .functor NOT 1, v000001ea921a4f90_0, C4<0>, C4<0>, C4<0>;
v000001ea921a5a30_0 .net *"_ivl_0", 0 0, L_000001ea921da230;  1 drivers
v000001ea921a5ad0_0 .net "in1", 31 0, L_000001ea921da770;  alias, 1 drivers
v000001ea921a55d0_0 .net "in2", 31 0, L_000001ea9229d190;  alias, 1 drivers
v000001ea921a6110_0 .net "out", 31 0, L_000001ea9229cc90;  alias, 1 drivers
v000001ea921a5b70_0 .net "s", 0 0, v000001ea921a4f90_0;  alias, 1 drivers
L_000001ea9229cc90 .functor MUXZ 32, L_000001ea9229d190, L_000001ea921da770, L_000001ea921da230, C4<>;
S_000001ea921434a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ea92240090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ea922400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ea92240100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ea92240138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ea92240170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ea922401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ea922401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ea92240218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ea92240250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ea92240288 .param/l "j" 0 4 12, C4<000010>;
P_000001ea922402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ea922402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ea92240330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ea92240368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ea922403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ea922403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ea92240410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ea92240448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ea92240480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ea922404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ea922404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ea92240528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ea92240560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ea92240598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ea922405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ea92240608 .param/l "xori" 0 4 8, C4<001110>;
v000001ea921a62f0_0 .var "ALUOp", 3 0;
v000001ea921a4f90_0 .var "ALUSrc", 0 0;
v000001ea921a5170_0 .var "MemReadEn", 0 0;
v000001ea921a67f0_0 .var "MemWriteEn", 0 0;
v000001ea921a5c10_0 .var "MemtoReg", 0 0;
v000001ea921a69d0_0 .var "RegDst", 0 0;
v000001ea921a6610_0 .var "RegWriteEn", 0 0;
v000001ea921a61b0_0 .net "funct", 5 0, L_000001ea9228a3b0;  alias, 1 drivers
v000001ea921a6570_0 .var "hlt", 0 0;
v000001ea921a5030_0 .net "opcode", 5 0, L_000001ea921d7b80;  alias, 1 drivers
v000001ea921a5d50_0 .net "rst", 0 0, v000001ea921d81c0_0;  alias, 1 drivers
E_000001ea92197b80 .event anyedge, v000001ea921a5d50_0, v000001ea921a5030_0, v000001ea921a61b0_0;
S_000001ea92143630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ea92197e40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ea921d9f20 .functor BUFZ 32, L_000001ea9228a130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea921a6250_0 .net "Data_Out", 31 0, L_000001ea921d9f20;  alias, 1 drivers
v000001ea921a6930 .array "InstMem", 0 1023, 31 0;
v000001ea921a6390_0 .net *"_ivl_0", 31 0, L_000001ea9228a130;  1 drivers
v000001ea921a6430_0 .net *"_ivl_3", 9 0, L_000001ea9228aef0;  1 drivers
v000001ea921a6a70_0 .net *"_ivl_4", 11 0, L_000001ea9228b5d0;  1 drivers
L_000001ea922423a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea921a6750_0 .net *"_ivl_7", 1 0, L_000001ea922423a0;  1 drivers
v000001ea921a6cf0_0 .net "addr", 31 0, v000001ea921d2050_0;  alias, 1 drivers
v000001ea921a5e90_0 .var/i "i", 31 0;
L_000001ea9228a130 .array/port v000001ea921a6930, L_000001ea9228b5d0;
L_000001ea9228aef0 .part v000001ea921d2050_0, 0, 10;
L_000001ea9228b5d0 .concat [ 10 2 0 0], L_000001ea9228aef0, L_000001ea922423a0;
S_000001ea922069c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ea921d9e40 .functor BUFZ 32, L_000001ea9228b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ea921da770 .functor BUFZ 32, L_000001ea92289eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea921a4ef0_0 .net *"_ivl_0", 31 0, L_000001ea9228b350;  1 drivers
v000001ea92182eb0_0 .net *"_ivl_10", 6 0, L_000001ea9228ab30;  1 drivers
L_000001ea92242478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea92184170_0 .net *"_ivl_13", 1 0, L_000001ea92242478;  1 drivers
v000001ea921d2a50_0 .net *"_ivl_2", 6 0, L_000001ea9228b530;  1 drivers
L_000001ea92242430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea921d20f0_0 .net *"_ivl_5", 1 0, L_000001ea92242430;  1 drivers
v000001ea921d1a10_0 .net *"_ivl_8", 31 0, L_000001ea92289eb0;  1 drivers
v000001ea921d2af0_0 .net "clk", 0 0, L_000001ea921da850;  alias, 1 drivers
v000001ea921d1ab0_0 .var/i "i", 31 0;
v000001ea921d29b0_0 .net "readData1", 31 0, L_000001ea921d9e40;  alias, 1 drivers
v000001ea921d2b90_0 .net "readData2", 31 0, L_000001ea921da770;  alias, 1 drivers
v000001ea921d2690_0 .net "readRegister1", 4 0, L_000001ea921d83a0;  alias, 1 drivers
v000001ea921d15b0_0 .net "readRegister2", 4 0, L_000001ea9228a9f0;  alias, 1 drivers
v000001ea921d31d0 .array "registers", 31 0, 31 0;
v000001ea921d1970_0 .net "rst", 0 0, v000001ea921d81c0_0;  alias, 1 drivers
v000001ea921d1b50_0 .net "we", 0 0, v000001ea921a6610_0;  alias, 1 drivers
v000001ea921d2730_0 .net "writeData", 31 0, L_000001ea9229cd30;  alias, 1 drivers
v000001ea921d1bf0_0 .net "writeRegister", 4 0, L_000001ea9228b850;  alias, 1 drivers
E_000001ea92197540/0 .event negedge, v000001ea921a5d50_0;
E_000001ea92197540/1 .event posedge, v000001ea921d2af0_0;
E_000001ea92197540 .event/or E_000001ea92197540/0, E_000001ea92197540/1;
L_000001ea9228b350 .array/port v000001ea921d31d0, L_000001ea9228b530;
L_000001ea9228b530 .concat [ 5 2 0 0], L_000001ea921d83a0, L_000001ea92242430;
L_000001ea92289eb0 .array/port v000001ea921d31d0, L_000001ea9228ab30;
L_000001ea9228ab30 .concat [ 5 2 0 0], L_000001ea9228a9f0, L_000001ea92242478;
S_000001ea92206b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ea922069c0;
 .timescale 0 0;
v000001ea921a6b10_0 .var/i "i", 31 0;
S_000001ea92141b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ea92197640 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ea921d9dd0 .functor NOT 1, v000001ea921a69d0_0, C4<0>, C4<0>, C4<0>;
v000001ea921d1830_0 .net *"_ivl_0", 0 0, L_000001ea921d9dd0;  1 drivers
v000001ea921d2c30_0 .net "in1", 4 0, L_000001ea9228a9f0;  alias, 1 drivers
v000001ea921d24b0_0 .net "in2", 4 0, L_000001ea921d7f40;  alias, 1 drivers
v000001ea921d2550_0 .net "out", 4 0, L_000001ea9228b850;  alias, 1 drivers
v000001ea921d1650_0 .net "s", 0 0, v000001ea921a69d0_0;  alias, 1 drivers
L_000001ea9228b850 .functor MUXZ 5, L_000001ea921d7f40, L_000001ea9228a9f0, L_000001ea921d9dd0, C4<>;
S_000001ea92141ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ea92198f40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ea921da930 .functor NOT 1, v000001ea921a5c10_0, C4<0>, C4<0>, C4<0>;
v000001ea921d27d0_0 .net *"_ivl_0", 0 0, L_000001ea921da930;  1 drivers
v000001ea921d3270_0 .net "in1", 31 0, v000001ea921d2190_0;  alias, 1 drivers
v000001ea921d2cd0_0 .net "in2", 31 0, v000001ea921d3090_0;  alias, 1 drivers
v000001ea921d25f0_0 .net "out", 31 0, L_000001ea9229cd30;  alias, 1 drivers
v000001ea921d1c90_0 .net "s", 0 0, v000001ea921a5c10_0;  alias, 1 drivers
L_000001ea9229cd30 .functor MUXZ 32, v000001ea921d3090_0, v000001ea921d2190_0, L_000001ea921da930, C4<>;
S_000001ea9212a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ea9212aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ea9212aa98 .param/l "AND" 0 9 12, C4<0010>;
P_000001ea9212aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ea9212ab08 .param/l "OR" 0 9 12, C4<0011>;
P_000001ea9212ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ea9212ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ea9212abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ea9212abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ea9212ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ea9212ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ea9212ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ea9212acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ea922428f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea921d2d70_0 .net/2u *"_ivl_0", 31 0, L_000001ea922428f8;  1 drivers
v000001ea921d1dd0_0 .net "opSel", 3 0, v000001ea921a62f0_0;  alias, 1 drivers
v000001ea921d1d30_0 .net "operand1", 31 0, L_000001ea9229cfb0;  alias, 1 drivers
v000001ea921d1510_0 .net "operand2", 31 0, L_000001ea9229cc90;  alias, 1 drivers
v000001ea921d2190_0 .var "result", 31 0;
v000001ea921d2e10_0 .net "zero", 0 0, L_000001ea9229bf70;  alias, 1 drivers
E_000001ea92198640 .event anyedge, v000001ea921a62f0_0, v000001ea921d1d30_0, v000001ea921a6110_0;
L_000001ea9229bf70 .cmp/eq 32, v000001ea921d2190_0, L_000001ea922428f8;
S_000001ea9216f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ea92241660 .param/l "RType" 0 4 2, C4<000000>;
P_000001ea92241698 .param/l "add" 0 4 5, C4<100000>;
P_000001ea922416d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ea92241708 .param/l "addu" 0 4 5, C4<100001>;
P_000001ea92241740 .param/l "and_" 0 4 5, C4<100100>;
P_000001ea92241778 .param/l "andi" 0 4 8, C4<001100>;
P_000001ea922417b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ea922417e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ea92241820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ea92241858 .param/l "j" 0 4 12, C4<000010>;
P_000001ea92241890 .param/l "jal" 0 4 12, C4<000011>;
P_000001ea922418c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ea92241900 .param/l "lw" 0 4 8, C4<100011>;
P_000001ea92241938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ea92241970 .param/l "or_" 0 4 5, C4<100101>;
P_000001ea922419a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ea922419e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ea92241a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001ea92241a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001ea92241a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001ea92241ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ea92241af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ea92241b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001ea92241b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001ea92241ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ea92241bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001ea921d3310_0 .var "PCsrc", 0 0;
v000001ea921d1e70_0 .net "funct", 5 0, L_000001ea9228a3b0;  alias, 1 drivers
v000001ea921d2870_0 .net "opcode", 5 0, L_000001ea921d7b80;  alias, 1 drivers
v000001ea921d16f0_0 .net "operand1", 31 0, L_000001ea921d9e40;  alias, 1 drivers
v000001ea921d1fb0_0 .net "operand2", 31 0, L_000001ea9229cc90;  alias, 1 drivers
v000001ea921d2910_0 .net "rst", 0 0, v000001ea921d81c0_0;  alias, 1 drivers
E_000001ea92198880/0 .event anyedge, v000001ea921a5d50_0, v000001ea921a5030_0, v000001ea921d29b0_0, v000001ea921a6110_0;
E_000001ea92198880/1 .event anyedge, v000001ea921a61b0_0;
E_000001ea92198880 .event/or E_000001ea92198880/0, E_000001ea92198880/1;
S_000001ea9216f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ea921d1790 .array "DataMem", 0 1023, 31 0;
v000001ea921d33b0_0 .net "address", 31 0, v000001ea921d2190_0;  alias, 1 drivers
v000001ea921d2eb0_0 .net "clock", 0 0, L_000001ea921da8c0;  1 drivers
v000001ea921d2f50_0 .net "data", 31 0, L_000001ea921da770;  alias, 1 drivers
v000001ea921d2ff0_0 .var/i "i", 31 0;
v000001ea921d3090_0 .var "q", 31 0;
v000001ea921d3130_0 .net "rden", 0 0, v000001ea921a5170_0;  alias, 1 drivers
v000001ea921d1f10_0 .net "wren", 0 0, v000001ea921a67f0_0;  alias, 1 drivers
E_000001ea92198740 .event posedge, v000001ea921d2eb0_0;
S_000001ea92241c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ea92199c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ea92198400 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ea921d18d0_0 .net "PCin", 31 0, L_000001ea9228b2b0;  alias, 1 drivers
v000001ea921d2050_0 .var "PCout", 31 0;
v000001ea921d2370_0 .net "clk", 0 0, L_000001ea921da850;  alias, 1 drivers
v000001ea921d2230_0 .net "rst", 0 0, v000001ea921d81c0_0;  alias, 1 drivers
    .scope S_000001ea9216f1a0;
T_0 ;
    %wait E_000001ea92198880;
    %load/vec4 v000001ea921d2910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea921d3310_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ea921d2870_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ea921d16f0_0;
    %load/vec4 v000001ea921d1fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ea921d2870_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ea921d16f0_0;
    %load/vec4 v000001ea921d1fb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ea921d2870_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ea921d2870_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ea921d2870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ea921d1e70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ea921d3310_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ea92241c20;
T_1 ;
    %wait E_000001ea92197540;
    %load/vec4 v000001ea921d2230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ea921d2050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ea921d18d0_0;
    %assign/vec4 v000001ea921d2050_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ea92143630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea921a5e90_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ea921a5e90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ea921a5e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %load/vec4 v000001ea921a5e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea921a5e90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921a6930, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ea921434a0;
T_3 ;
    %wait E_000001ea92197b80;
    %load/vec4 v000001ea921a5d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ea921a6570_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ea921a67f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ea921a5c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ea921a5170_0, 0;
    %assign/vec4 v000001ea921a69d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ea921a6570_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ea921a62f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ea921a4f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ea921a6610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ea921a67f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ea921a5c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ea921a5170_0, 0, 1;
    %store/vec4 v000001ea921a69d0_0, 0, 1;
    %load/vec4 v000001ea921a5030_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6570_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %load/vec4 v000001ea921a61b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea921a69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a5c10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a67f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea921a4f90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ea921a62f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ea922069c0;
T_4 ;
    %wait E_000001ea92197540;
    %fork t_1, S_000001ea92206b50;
    %jmp t_0;
    .scope S_000001ea92206b50;
t_1 ;
    %load/vec4 v000001ea921d1970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea921a6b10_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ea921a6b10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ea921a6b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921d31d0, 0, 4;
    %load/vec4 v000001ea921a6b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea921a6b10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ea921d1b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ea921d2730_0;
    %load/vec4 v000001ea921d1bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921d31d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921d31d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ea922069c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ea922069c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea921d1ab0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ea921d1ab0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ea921d1ab0_0;
    %ix/getv/s 4, v000001ea921d1ab0_0;
    %load/vec4a v000001ea921d31d0, 4;
    %ix/getv/s 4, v000001ea921d1ab0_0;
    %load/vec4a v000001ea921d31d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ea921d1ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea921d1ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ea9212a8d0;
T_6 ;
    %wait E_000001ea92198640;
    %load/vec4 v000001ea921d1dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %add;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %sub;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %and;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %or;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %xor;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %or;
    %inv;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ea921d1d30_0;
    %load/vec4 v000001ea921d1510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ea921d1510_0;
    %load/vec4 v000001ea921d1d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ea921d1d30_0;
    %ix/getv 4, v000001ea921d1510_0;
    %shiftl 4;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ea921d1d30_0;
    %ix/getv 4, v000001ea921d1510_0;
    %shiftr 4;
    %assign/vec4 v000001ea921d2190_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ea9216f330;
T_7 ;
    %wait E_000001ea92198740;
    %load/vec4 v000001ea921d3130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ea921d33b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ea921d1790, 4;
    %assign/vec4 v000001ea921d3090_0, 0;
T_7.0 ;
    %load/vec4 v000001ea921d1f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ea921d2f50_0;
    %ix/getv 3, v000001ea921d33b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921d1790, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ea9216f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea921d2ff0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ea921d2ff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ea921d2ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea921d1790, 0, 4;
    %load/vec4 v000001ea921d2ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea921d2ff0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ea9216f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea921d2ff0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ea921d2ff0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ea921d2ff0_0;
    %load/vec4a v000001ea921d1790, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ea921d2ff0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ea921d2ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea921d2ff0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ea92199c20;
T_10 ;
    %wait E_000001ea92197540;
    %load/vec4 v000001ea921d8ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ea921d8120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ea921d8120_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ea921d8120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ea92199900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea921d77c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea921d81c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ea92199900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ea921d77c0_0;
    %inv;
    %assign/vec4 v000001ea921d77c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ea92199900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea921d81c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea921d81c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ea921d7ea0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
