{
  "module_name": "dma_nrtr_regs.h",
  "hash_id": "14435718c7cf095f06d236c1e7045ddb0d5d6062f0af9b9e3954b28c70b9d56b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_nrtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_NRTR_REGS_H_\n#define ASIC_REG_DMA_NRTR_REGS_H_\n\n \n\n#define mmDMA_NRTR_HBW_MAX_CRED                                      0x1C0100\n\n#define mmDMA_NRTR_LBW_MAX_CRED                                      0x1C0120\n\n#define mmDMA_NRTR_DBG_E_ARB                                         0x1C0300\n\n#define mmDMA_NRTR_DBG_W_ARB                                         0x1C0304\n\n#define mmDMA_NRTR_DBG_N_ARB                                         0x1C0308\n\n#define mmDMA_NRTR_DBG_S_ARB                                         0x1C030C\n\n#define mmDMA_NRTR_DBG_L_ARB                                         0x1C0310\n\n#define mmDMA_NRTR_DBG_E_ARB_MAX                                     0x1C0320\n\n#define mmDMA_NRTR_DBG_W_ARB_MAX                                     0x1C0324\n\n#define mmDMA_NRTR_DBG_N_ARB_MAX                                     0x1C0328\n\n#define mmDMA_NRTR_DBG_S_ARB_MAX                                     0x1C032C\n\n#define mmDMA_NRTR_DBG_L_ARB_MAX                                     0x1C0330\n\n#define mmDMA_NRTR_SPLIT_COEF_0                                      0x1C0400\n\n#define mmDMA_NRTR_SPLIT_COEF_1                                      0x1C0404\n\n#define mmDMA_NRTR_SPLIT_COEF_2                                      0x1C0408\n\n#define mmDMA_NRTR_SPLIT_COEF_3                                      0x1C040C\n\n#define mmDMA_NRTR_SPLIT_COEF_4                                      0x1C0410\n\n#define mmDMA_NRTR_SPLIT_COEF_5                                      0x1C0414\n\n#define mmDMA_NRTR_SPLIT_COEF_6                                      0x1C0418\n\n#define mmDMA_NRTR_SPLIT_COEF_7                                      0x1C041C\n\n#define mmDMA_NRTR_SPLIT_COEF_8                                      0x1C0420\n\n#define mmDMA_NRTR_SPLIT_COEF_9                                      0x1C0424\n\n#define mmDMA_NRTR_SPLIT_CFG                                         0x1C0440\n\n#define mmDMA_NRTR_SPLIT_RD_SAT                                      0x1C0444\n\n#define mmDMA_NRTR_SPLIT_RD_RST_TOKEN                                0x1C0448\n\n#define mmDMA_NRTR_SPLIT_RD_TIMEOUT_0                                0x1C044C\n\n#define mmDMA_NRTR_SPLIT_RD_TIMEOUT_1                                0x1C0450\n\n#define mmDMA_NRTR_SPLIT_WR_SAT                                      0x1C0454\n\n#define mmDMA_NRTR_WPLIT_WR_TST_TOLEN                                0x1C0458\n\n#define mmDMA_NRTR_SPLIT_WR_TIMEOUT_0                                0x1C045C\n\n#define mmDMA_NRTR_SPLIT_WR_TIMEOUT_1                                0x1C0460\n\n#define mmDMA_NRTR_HBW_RANGE_HIT                                     0x1C0470\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_0                                0x1C0480\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_1                                0x1C0484\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_2                                0x1C0488\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_3                                0x1C048C\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_4                                0x1C0490\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_5                                0x1C0494\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_6                                0x1C0498\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_L_7                                0x1C049C\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_0                                0x1C04A0\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_1                                0x1C04A4\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_2                                0x1C04A8\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_3                                0x1C04AC\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_4                                0x1C04B0\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_5                                0x1C04B4\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_6                                0x1C04B8\n\n#define mmDMA_NRTR_HBW_RANGE_MASK_H_7                                0x1C04BC\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_0                                0x1C04C0\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_1                                0x1C04C4\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_2                                0x1C04C8\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_3                                0x1C04CC\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_4                                0x1C04D0\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_5                                0x1C04D4\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_6                                0x1C04D8\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_L_7                                0x1C04DC\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_0                                0x1C04E0\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_1                                0x1C04E4\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_2                                0x1C04E8\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_3                                0x1C04EC\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_4                                0x1C04F0\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_5                                0x1C04F4\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_6                                0x1C04F8\n\n#define mmDMA_NRTR_HBW_RANGE_BASE_H_7                                0x1C04FC\n\n#define mmDMA_NRTR_LBW_RANGE_HIT                                     0x1C0500\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_0                                  0x1C0510\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_1                                  0x1C0514\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_2                                  0x1C0518\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_3                                  0x1C051C\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_4                                  0x1C0520\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_5                                  0x1C0524\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_6                                  0x1C0528\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_7                                  0x1C052C\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_8                                  0x1C0530\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_9                                  0x1C0534\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_10                                 0x1C0538\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_11                                 0x1C053C\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_12                                 0x1C0540\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_13                                 0x1C0544\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_14                                 0x1C0548\n\n#define mmDMA_NRTR_LBW_RANGE_MASK_15                                 0x1C054C\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_0                                  0x1C0550\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_1                                  0x1C0554\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_2                                  0x1C0558\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_3                                  0x1C055C\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_4                                  0x1C0560\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_5                                  0x1C0564\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_6                                  0x1C0568\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_7                                  0x1C056C\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_8                                  0x1C0570\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_9                                  0x1C0574\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_10                                 0x1C0578\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_11                                 0x1C057C\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_12                                 0x1C0580\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_13                                 0x1C0584\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_14                                 0x1C0588\n\n#define mmDMA_NRTR_LBW_RANGE_BASE_15                                 0x1C058C\n\n#define mmDMA_NRTR_RGLTR                                             0x1C0590\n\n#define mmDMA_NRTR_RGLTR_WR_RESULT                                   0x1C0594\n\n#define mmDMA_NRTR_RGLTR_RD_RESULT                                   0x1C0598\n\n#define mmDMA_NRTR_SCRAMB_EN                                         0x1C0600\n\n#define mmDMA_NRTR_NON_LIN_SCRAMB                                    0x1C0604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}