Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 21 00:00:28 2018
| Host         : JPANG-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pwm_dac_timing_summary_routed.rpt -rpx pwm_dac_timing_summary_routed.rpx
| Design       : pwm_dac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.012        0.000                      0                   66        0.336        0.000                      0                   66        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.012        0.000                      0                   66        0.336        0.000                      0                   66        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.443ns (33.443%)  route 2.872ns (66.557%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.282     9.474    clear
    SLICE_X0Y9           FDRE                                         r  CNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  CNT_reg[28]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.611    14.486    CNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.443ns (33.443%)  route 2.872ns (66.557%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.282     9.474    clear
    SLICE_X0Y9           FDRE                                         r  CNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  CNT_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.611    14.486    CNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.443ns (33.443%)  route 2.872ns (66.557%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.282     9.474    clear
    SLICE_X0Y9           FDRE                                         r  CNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  CNT_reg[30]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.611    14.486    CNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.443ns (33.443%)  route 2.872ns (66.557%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.282     9.474    clear
    SLICE_X0Y9           FDRE                                         r  CNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  CNT_reg[31]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.611    14.486    CNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.443ns (34.551%)  route 2.733ns (65.449%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.144     9.336    clear
    SLICE_X0Y8           FDRE                                         r  CNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  CNT_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.611    14.487    CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.443ns (34.551%)  route 2.733ns (65.449%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.144     9.336    clear
    SLICE_X0Y8           FDRE                                         r  CNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  CNT_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.611    14.487    CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.443ns (34.551%)  route 2.733ns (65.449%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.144     9.336    clear
    SLICE_X0Y8           FDRE                                         r  CNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  CNT_reg[26]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.611    14.487    CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.443ns (34.551%)  route 2.733ns (65.449%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          1.144     9.336    clear
    SLICE_X0Y8           FDRE                                         r  CNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  CNT_reg[27]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.611    14.487    CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.443ns (35.823%)  route 2.585ns (64.177%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          0.995     9.187    clear
    SLICE_X0Y7           FDRE                                         r  CNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  CNT_reg[20]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.611    14.487    CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.443ns (35.823%)  route 2.585ns (64.177%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CNT_reg[17]/Q
                         net (fo=3, routed)           1.590     7.205    CNT_reg[17]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.329 r  PWM_OUT_i_15/O
                         net (fo=1, routed)           0.000     7.329    PWM_OUT_i_15_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.879 r  PWM_OUT_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.879    PWM_OUT_reg_i_3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.192 r  PWM_OUT_reg_i_1/O[3]
                         net (fo=33, routed)          0.995     9.187    clear
    SLICE_X0Y7           FDRE                                         r  CNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  CNT_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.611    14.487    CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  CNT_reg[0]/Q
                         net (fo=4, routed)           0.185     1.805    CNT_reg[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     1.850    CNT[0]_i_5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  CNT_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    CNT_reg[0]_i_1_n_7
    SLICE_X0Y2           FDRE                                         r  CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  CNT_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  CNT_reg[3]/Q
                         net (fo=4, routed)           0.195     1.815    CNT_reg[3]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  CNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    CNT_reg[0]_i_1_n_4
    SLICE_X0Y2           FDRE                                         r  CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  CNT_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 CNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  CNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CNT_reg[28]/Q
                         net (fo=3, routed)           0.189     1.807    CNT_reg[28]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.922 r  CNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    CNT_reg[28]_i_1_n_7
    SLICE_X0Y9           FDRE                                         r  CNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  CNT_reg[28]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    CNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.249ns (54.714%)  route 0.206ns (45.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CNT_reg[11]/Q
                         net (fo=3, routed)           0.206     1.825    CNT_reg[11]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.933 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    CNT_reg[8]_i_1_n_4
    SLICE_X0Y4           FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  CNT_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.205%)  route 0.199ns (43.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CNT_reg[16]/Q
                         net (fo=3, routed)           0.199     1.819    CNT_reg[16]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  CNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    CNT_reg[16]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  CNT_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    CNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.188%)  route 0.200ns (43.812%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CNT_reg[4]/Q
                         net (fo=4, routed)           0.200     1.819    CNT_reg[4]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  CNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    CNT_reg[4]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  CNT_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.180%)  route 0.200ns (43.820%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CNT_reg[12]/Q
                         net (fo=3, routed)           0.200     1.819    CNT_reg[12]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    CNT_reg[12]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  CNT_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 CNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.249ns (54.590%)  route 0.207ns (45.410%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CNT_reg[7]/Q
                         net (fo=4, routed)           0.207     1.826    CNT_reg[7]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.934 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    CNT_reg[4]_i_1_n_4
    SLICE_X0Y3           FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  CNT_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.256ns (56.045%)  route 0.201ns (43.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CNT_reg[20]/Q
                         net (fo=3, routed)           0.201     1.819    CNT_reg[20]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  CNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    CNT_reg[20]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  CNT_reg[20]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 CNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.256ns (56.045%)  route 0.201ns (43.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CNT_reg[24]/Q
                         net (fo=3, routed)           0.201     1.819    CNT_reg[24]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  CNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    CNT_reg[24]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  CNT_reg[24]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     CNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     CNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     CNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     CNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     CNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     CNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     CNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     CNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     CNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     CNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     CNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     CNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     CNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     CNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     PWM_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     CNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     CNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     CNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     CNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     CNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     CNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     CNT_reg[18]/C



