// Seed: 3412910623
module module_0 (
    output wire id_0,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input tri0 id_13,
    output supply1 id_14,
    input tri id_15
);
  wor id_17 = id_15 + -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input wor id_9,
    output wand id_10,
    output tri0 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8,
      id_3,
      id_1,
      id_9,
      id_7,
      id_9,
      id_4,
      id_9,
      id_1,
      id_1,
      id_6,
      id_7,
      id_8,
      id_7
  );
endmodule
