{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603522049017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603522049027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 12:17:28 2020 " "Processing started: Sat Oct 24 12:17:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603522049027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522049027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522049027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603522049364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603522049364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file abaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 abaclock " "Found entity 1: abaclock" {  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_testing " "Found entity 1: inc_testing" {  } { { "inc_testing.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/inc_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test2 " "Found entity 1: control_test2" {  } { { "control_test2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062191 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(27) " "Verilog HDL Expression warning at bin27.v(27): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1603522062193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(28) " "Verilog HDL information at control.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603522062195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_3.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_3 " "Found entity 1: phase_3" {  } { { "phase_3.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_4.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_4 " "Found entity 1: phase_4" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2 " "Found entity 1: phase_2" {  } { { "phase_2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_test_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_test_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_test_Clock_divider " "Found entity 1: clock_test_Clock_divider" {  } { { "clock_test_Clock_divider.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/clock_test_Clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_8bit " "Found entity 1: read_buffer_8bit" {  } { { "read_buffer_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/read_buffer_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/read_buffer_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_8bit " "Found entity 1: reg_type3_8bit" {  } { { "reg_type3_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_8bit " "Found entity 1: reg_type1_8bit" {  } { { "reg_type1_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit_test " "Found entity 1: reg_type3_16bit_test" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataout Dataout phase1.v(8) " "Verilog HDL Declaration information at phase1.v(8): object \"dataout\" differs only in case from object \"Dataout\" in the same scope" {  } { { "phase1.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603522062238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.v 1 1 " "Found 1 design units, including 1 entities, in source file phase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Found entity 1: control_test" {  } { { "control_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_6 " "Found entity 1: counter_6" {  } { { "counter_6.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/counter_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_5.v(41) " "Verilog HDL Declaration information at phase_5.v(41): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603522062250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_5.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_5 " "Found entity 1: phase_5" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522062250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522062250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 inc_testing.v(17) " "Verilog HDL Implicit Net warning at inc_testing.v(17): created implicit net for \"clk1\"" {  } { { "inc_testing.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/inc_testing.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control_test2.v(19) " "Verilog HDL Implicit Net warning at control_test2.v(19): created implicit net for \"clk1\"" {  } { { "control_test2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control.v(20) " "Verilog HDL Implicit Net warning at control.v(20): created implicit net for \"clk1\"" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 reg_type3_16bit_test.v(9) " "Verilog HDL Implicit Net warning at reg_type3_16bit_test.v(9): created implicit net for \"clk2\"" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control_test.v(22) " "Verilog HDL Implicit Net warning at control_test.v(22): created implicit net for \"clk1\"" {  } { { "control_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conn control_test.v(25) " "Verilog HDL Implicit Net warning at control_test.v(25): created implicit net for \"conn\"" {  } { { "control_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 counter_6.v(9) " "Verilog HDL Implicit Net warning at counter_6.v(9): created implicit net for \"clk1\"" {  } { { "counter_6.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/counter_6.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 phase_5.v(58) " "Verilog HDL Implicit Net warning at phase_5.v(58): created implicit net for \"clk1\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase_5 " "Elaborating entity \"phase_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603522062292 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "col phase_5.v(18) " "Output port \"col\" at phase_5.v(18) has no driver" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603522062295 "|phase_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abaclock abaclock:clock " "Elaborating entity \"abaclock\" for hierarchy \"abaclock:clock\"" {  } { { "phase_5.v" "clock" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 abaclock.v(26) " "Verilog HDL assignment warning at abaclock.v(26): truncated value with size 32 to match size of target (28)" {  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603522062297 "|control_test2|abaclock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CU " "Elaborating entity \"control\" for hierarchy \"control:CU\"" {  } { { "phase_5.v" "CU" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062298 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(29) " "Verilog HDL Case Statement information at control.v(29): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603522062299 "|phase_5|control:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 bin27:display_reg_ROW " "Elaborating entity \"bin27\" for hierarchy \"bin27:display_reg_ROW\"" {  } { { "phase_5.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_Decoder INC_Decoder:inc " "Elaborating entity \"INC_Decoder\" for hierarchy \"INC_Decoder:inc\"" {  } { { "phase_5.v" "inc" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Decoder RST_Decoder:rst " "Elaborating entity \"RST_Decoder\" for hierarchy \"RST_Decoder:rst\"" {  } { { "phase_5.v" "rst" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_Decoder WTR_Decoder:wrt " "Elaborating entity \"WTR_Decoder\" for hierarchy \"WTR_Decoder:wrt\"" {  } { { "phase_5.v" "wrt" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_8bit reg_type3_8bit:reg_ROW " "Elaborating entity \"reg_type3_8bit\" for hierarchy \"reg_type3_8bit:reg_ROW\"" {  } { { "phase_5.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reg_type3_8bit.v(13) " "Verilog HDL assignment warning at reg_type3_8bit.v(13): truncated value with size 32 to match size of target (8)" {  } { { "reg_type3_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603522062314 "|phase_5|reg_type3_8bit:reg_ROW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_8bit reg_type1_8bit:reg_DR " "Elaborating entity \"reg_type1_8bit\" for hierarchy \"reg_type1_8bit:reg_DR\"" {  } { { "phase_5.v" "reg_DR" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit reg_type3_16bit:PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"reg_type3_16bit:PC\"" {  } { { "phase_5.v" "PC" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type3_16bit.v(18) " "Verilog HDL assignment warning at reg_type3_16bit.v(18): truncated value with size 32 to match size of target (16)" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603522062317 "|reg_type3_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR_demux OPR_demux:demux1 " "Elaborating entity \"OPR_demux\" for hierarchy \"OPR_demux:demux1\"" {  } { { "phase_5.v" "demux1" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062318 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(22) " "Verilog HDL Always Construct warning at OPR_demux.v(22): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522062319 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(29) " "Verilog HDL Always Construct warning at OPR_demux.v(29): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522062319 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(32) " "Verilog HDL Always Construct warning at OPR_demux.v(32): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522062319 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(39) " "Verilog HDL Always Construct warning at OPR_demux.v(39): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522062319 "|phase_5|OPR_demux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IRAM " "Elaborating entity \"memory\" for hierarchy \"memory:IRAM\"" {  } { { "phase_5.v" "IRAM" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062320 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 memory.v(8) " "Net \"ram.data_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603522062321 "|phase_5|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 memory.v(8) " "Net \"ram.waddr_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603522062321 "|phase_5|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 memory.v(8) " "Net \"ram.we_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603522062321 "|phase_5|memory:IRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTA_mux WTA_mux:mux1 " "Elaborating entity \"WTA_mux\" for hierarchy \"WTA_mux:mux1\"" {  } { { "phase_5.v" "mux1" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"BUS:A_bus\"" {  } { { "phase_5.v" "A_bus" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522062324 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[15\] " "Net \"ROWout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[15\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[14\] " "Net \"ROWout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[14\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[13\] " "Net \"ROWout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[13\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[12\] " "Net \"ROWout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[12\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[11\] " "Net \"ROWout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[11\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[10\] " "Net \"ROWout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[10\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[9\] " "Net \"ROWout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[9\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[8\] " "Net \"ROWout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[8\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062400 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603522062400 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[15\] " "Net \"ROWout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[15\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[14\] " "Net \"ROWout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[14\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[13\] " "Net \"ROWout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[13\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[12\] " "Net \"ROWout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[12\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[11\] " "Net \"ROWout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[11\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[10\] " "Net \"ROWout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[10\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[9\] " "Net \"ROWout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[9\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[8\] " "Net \"ROWout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[8\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062401 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603522062401 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[15\] " "Net \"ROWout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[15\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[14\] " "Net \"ROWout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[14\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[13\] " "Net \"ROWout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[13\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[12\] " "Net \"ROWout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[12\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[11\] " "Net \"ROWout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[11\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[10\] " "Net \"ROWout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[10\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[9\] " "Net \"ROWout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[9\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[8\] " "Net \"ROWout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[8\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522062402 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603522062402 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:IRAM\|ram " "RAM logic \"memory:IRAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "ram" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603522062781 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603522062781 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 61 C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory depth (64) in the design file differs from memory depth (61) in the Memory Initialization File \"C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1603522062782 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1603522062782 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603522063013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[4\] GND " "Pin \"bus_out\[4\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[5\] GND " "Pin \"bus_out\[5\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[6\] GND " "Pin \"bus_out\[6\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[7\] GND " "Pin \"bus_out\[7\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|bus_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col GND " "Pin \"col\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|col"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[1\] GND " "Pin \"ctrlsig_out\[1\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|ctrlsig_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[7\] GND " "Pin \"ctrlsig_out\[7\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522063056 "|phase_5|ctrlsig_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603522063056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603522063144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603522063560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522063612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603522063888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522063888 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[0\] " "No output dependent on input pin \"ctrlsig_in\[0\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[1\] " "No output dependent on input pin \"ctrlsig_in\[1\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[2\] " "No output dependent on input pin \"ctrlsig_in\[2\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[3\] " "No output dependent on input pin \"ctrlsig_in\[3\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[4\] " "No output dependent on input pin \"ctrlsig_in\[4\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[5\] " "No output dependent on input pin \"ctrlsig_in\[5\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[6\] " "No output dependent on input pin \"ctrlsig_in\[6\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[7\] " "No output dependent on input pin \"ctrlsig_in\[7\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[8\] " "No output dependent on input pin \"ctrlsig_in\[8\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[9\] " "No output dependent on input pin \"ctrlsig_in\[9\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522064035 "|phase_5|ctrlsig_in[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603522064035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603522064036 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603522064036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603522064036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603522064036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603522064087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 12:17:44 2020 " "Processing ended: Sat Oct 24 12:17:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603522064087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603522064087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603522064087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522064087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603522065326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603522065336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 12:17:45 2020 " "Processing started: Sat Oct 24 12:17:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603522065336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603522065336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor_phase1 -c Processor_phase1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603522065337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603522065435 ""}
{ "Info" "0" "" "Project  = Processor_phase1" {  } {  } 0 0 "Project  = Processor_phase1" 0 0 "Fitter" 0 0 1603522065436 ""}
{ "Info" "0" "" "Revision = Processor_phase1" {  } {  } 0 0 "Revision = Processor_phase1" 0 0 "Fitter" 0 0 1603522065436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603522065568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603522065568 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor_phase1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor_phase1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603522065580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603522065660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603522065660 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603522066029 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603522066034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603522066111 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603522066111 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603522066114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603522066114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603522066114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603522066114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus16.1lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603522066114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603522066114 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603522066131 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 69 " "No exact pin location assignment(s) for 1 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603522067310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor_phase1.sdc " "Synopsys Design Constraints File file not found: 'Processor_phase1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603522067613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603522067614 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603522067617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603522067618 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1603522067618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk2~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603522067650 ""}  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603522067650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "abaclock:clock\|clk  " "Automatically promoted node abaclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603522067650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "abaclock:clock\|clk~0 " "Destination node abaclock:clock\|clk~0" {  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603522067650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603522067650 ""}  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 11 0 0 } } { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "abaclock:clock\|clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603522067650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:CU\|abaclock:clock\|clk  " "Automatically promoted node control:CU\|abaclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603522067651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CU\|abaclock:clock\|clk~0 " "Destination node control:CU\|abaclock:clock\|clk~0" {  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603522067651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603522067651 ""}  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 0 { 0 ""} 0 279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603522067651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603522067989 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603522067990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603522067990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603522067992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603522067993 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603522067994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603522067994 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603522067994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603522068012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603522068013 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603522068013 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1603522068046 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1603522068046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1603522068046 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 12 59 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 29 36 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 21 51 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603522068047 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1603522068047 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1603522068047 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[0\] " "Node \"address\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[1\] " "Node \"address\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[2\] " "Node \"address\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[4\] " "Node \"address\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[5\] " "Node \"address\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[6\] " "Node \"address\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk3 " "Node \"clk3\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[4\] " "Node \"data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[5\] " "Node \"data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[6\] " "Node \"data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data\[7\] " "Node \"data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dataout\[0\] " "Node \"dataout\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataout\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dataout\[1\] " "Node \"dataout\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataout\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dataout\[2\] " "Node \"dataout\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataout\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dataout\[3\] " "Node \"dataout\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataout\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inc " "Node \"inc\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[5\] " "Node \"q\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[6\] " "Node \"q\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[7\] " "Node \"q\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "write_en " "Node \"write_en\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus16.1lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "write_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603522068143 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1603522068143 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603522068144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603522068154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603522072128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603522072267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603522072309 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603522079839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603522079839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603522080119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603522083552 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603522083552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603522085174 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603522085174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603522085178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603522085348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603522085360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603522085633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603522085633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603522085873 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603522086288 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603522086682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.fit.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603522086782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5438 " "Peak virtual memory: 5438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603522087480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 12:18:07 2020 " "Processing ended: Sat Oct 24 12:18:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603522087480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603522087480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603522087480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603522087480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603522088599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603522088609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 12:18:08 2020 " "Processing started: Sat Oct 24 12:18:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603522088609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603522088609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor_phase1 -c Processor_phase1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603522088609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603522088930 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603522091863 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603522091978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603522092313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 12:18:12 2020 " "Processing ended: Sat Oct 24 12:18:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603522092313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603522092313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603522092313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603522092313 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603522092969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603522093548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603522093558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 12:18:13 2020 " "Processing started: Sat Oct 24 12:18:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603522093558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522093558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor_phase1 -c Processor_phase1 " "Command: quartus_sta Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522093558 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1603522093678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522093838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522093838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522093907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522093907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor_phase1.sdc " "Synopsys Design Constraints File file not found: 'Processor_phase1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094406 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk2 clk2 " "create_clock -period 1.000 -name clk2 clk2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603522094407 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name abaclock:clock\|clk abaclock:clock\|clk " "create_clock -period 1.000 -name abaclock:clock\|clk abaclock:clock\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603522094407 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:CU\|abaclock:clock\|clk control:CU\|abaclock:clock\|clk " "create_clock -period 1.000 -name control:CU\|abaclock:clock\|clk control:CU\|abaclock:clock\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603522094407 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094407 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094410 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1603522094411 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603522094429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603522094459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.082 " "Worst-case setup slack is -3.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082             -85.452 clk2  " "   -3.082             -85.452 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.913             -32.044 abaclock:clock\|clk  " "   -1.913             -32.044 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 control:CU\|abaclock:clock\|clk  " "    0.006               0.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 control:CU\|abaclock:clock\|clk  " "    0.432               0.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 clk2  " "    0.595               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 abaclock:clock\|clk  " "    0.735               0.000 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.525 clk2  " "   -3.000             -86.525 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 abaclock:clock\|clk  " "   -1.285             -30.840 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 control:CU\|abaclock:clock\|clk  " "   -1.285             -11.565 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522094500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603522094691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522094712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603522095089 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.733 " "Worst-case setup slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733             -70.546 clk2  " "   -2.733             -70.546 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -27.440 abaclock:clock\|clk  " "   -1.684             -27.440 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 control:CU\|abaclock:clock\|clk  " "    0.095               0.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 control:CU\|abaclock:clock\|clk  " "    0.398               0.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 clk2  " "    0.527               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 abaclock:clock\|clk  " "    0.684               0.000 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.525 clk2  " "   -3.000             -86.525 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 abaclock:clock\|clk  " "   -1.285             -30.840 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 control:CU\|abaclock:clock\|clk  " "   -1.285             -11.565 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095357 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603522095465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603522095563 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.000 " "Worst-case setup slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.760 clk2  " "   -1.000             -20.760 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -4.820 abaclock:clock\|clk  " "   -0.389              -4.820 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 control:CU\|abaclock:clock\|clk  " "    0.526               0.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 control:CU\|abaclock:clock\|clk  " "    0.187               0.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk2  " "    0.298               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 abaclock:clock\|clk  " "    0.324               0.000 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.691 clk2  " "   -3.000             -72.691 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 abaclock:clock\|clk  " "   -1.000             -24.000 abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 control:CU\|abaclock:clock\|clk  " "   -1.000              -9.000 control:CU\|abaclock:clock\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603522095624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522095624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522096496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522096497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603522096678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 12:18:16 2020 " "Processing ended: Sat Oct 24 12:18:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603522096678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603522096678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603522096678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522096678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603522097413 ""}
