<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element ADC_INIT_DELAY
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
   }
   element ADC_INIT_DELAY.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "448";
         type = "String";
      }
   }
   element ADC_SAMPLES_PER_ECHO
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
   }
   element ADC_SAMPLES_PER_ECHO.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "432";
         type = "String";
      }
   }
   element ADC_START_pulselength
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
   }
   element ADC_START_pulselength.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "416";
         type = "String";
      }
   }
   element ILC
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element ILC.avalon_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element ad9276_spi
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element ad9276_spi.spi_control_port
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "320";
         type = "String";
      }
   }
   element button_pio
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element button_pio.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "640";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element dipsw_pio
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element dipsw_pio.external_connection
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element dipsw_pio.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "624";
         type = "String";
      }
   }
   element f2sdram_only_master
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element fifo_clk_bridge
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element fifo_sink_CH_A
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element fifo_sink_CH_A.in_csr
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "256";
         type = "String";
      }
   }
   element fifo_sink_CH_A.out
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "656";
         type = "String";
      }
   }
   element fifo_sink_CH_A.out_csr
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "288";
         type = "String";
      }
   }
   element fifo_sink_CH_B
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element fifo_sink_CH_B.in_csr
   {
      datum baseAddress
      {
         value = "1056";
         type = "String";
      }
   }
   element fifo_sink_CH_B.out
   {
      datum baseAddress
      {
         value = "1112";
         type = "String";
      }
   }
   element fifo_sink_CH_B.out_csr
   {
      datum baseAddress
      {
         value = "1024";
         type = "String";
      }
   }
   element fifo_sink_CH_C
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element fifo_sink_CH_C.in_csr
   {
      datum baseAddress
      {
         value = "960";
         type = "String";
      }
   }
   element fifo_sink_CH_C.out
   {
      datum baseAddress
      {
         value = "1104";
         type = "String";
      }
   }
   element fifo_sink_CH_C.out_csr
   {
      datum baseAddress
      {
         value = "992";
         type = "String";
      }
   }
   element fifo_sink_CH_D
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element fifo_sink_CH_D.in_csr
   {
      datum baseAddress
      {
         value = "896";
         type = "String";
      }
   }
   element fifo_sink_CH_D.out
   {
      datum baseAddress
      {
         value = "1096";
         type = "String";
      }
   }
   element fifo_sink_CH_D.out_csr
   {
      datum baseAddress
      {
         value = "928";
         type = "String";
      }
   }
   element fifo_sink_CH_E
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element fifo_sink_CH_E.in_csr
   {
      datum baseAddress
      {
         value = "832";
         type = "String";
      }
   }
   element fifo_sink_CH_E.out
   {
      datum baseAddress
      {
         value = "1088";
         type = "String";
      }
   }
   element fifo_sink_CH_E.out_csr
   {
      datum baseAddress
      {
         value = "864";
         type = "String";
      }
   }
   element fifo_sink_CH_F
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element fifo_sink_CH_F.in_csr
   {
      datum baseAddress
      {
         value = "800";
         type = "String";
      }
   }
   element fifo_sink_CH_F.out
   {
      datum baseAddress
      {
         value = "664";
         type = "String";
      }
   }
   element fifo_sink_CH_F.out_csr
   {
      datum baseAddress
      {
         value = "768";
         type = "String";
      }
   }
   element fifo_sink_CH_G
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element fifo_sink_CH_G.in_csr
   {
      datum baseAddress
      {
         value = "704";
         type = "String";
      }
   }
   element fifo_sink_CH_G.out
   {
      datum baseAddress
      {
         value = "408";
         type = "String";
      }
   }
   element fifo_sink_CH_G.out_csr
   {
      datum baseAddress
      {
         value = "736";
         type = "String";
      }
   }
   element fifo_sink_CH_H
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element fifo_sink_CH_H.in_csr
   {
      datum baseAddress
      {
         value = "352";
         type = "String";
      }
   }
   element fifo_sink_CH_H.out
   {
      datum baseAddress
      {
         value = "400";
         type = "String";
      }
   }
   element fifo_sink_CH_H.out_csr
   {
      datum baseAddress
      {
         value = "672";
         type = "String";
      }
   }
   element fifo_sink_st_CH_A
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element fifo_sink_st_CH_B
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element fifo_sink_st_CH_C
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element fifo_sink_st_CH_D
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element fifo_sink_st_CH_E
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element fifo_sink_st_CH_F
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element fifo_sink_st_CH_G
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element fifo_sink_st_CH_H
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element fpga_only_master
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element general_cnt_in
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
   }
   element general_cnt_in.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "480";
         type = "String";
      }
   }
   element general_cnt_out
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
   }
   element general_cnt_out.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "496";
         type = "String";
      }
   }
   element hps_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element hps_0.f2h_axi_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element hps_0.f2h_sdram0_data
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element hps_only_master
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "131072";
         type = "String";
      }
   }
   element led_pio
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element led_pio.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "608";
         type = "String";
      }
   }
   element lm96570_spi_in_0
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element lm96570_spi_in_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "592";
         type = "String";
      }
   }
   element lm96570_spi_in_1
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element lm96570_spi_in_1.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "576";
         type = "String";
      }
   }
   element lm96570_spi_in_2
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element lm96570_spi_in_2.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "560";
         type = "String";
      }
   }
   element lm96570_spi_num_of_bits
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element lm96570_spi_num_of_bits.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "464";
         type = "String";
      }
   }
   element lm96570_spi_out_0
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element lm96570_spi_out_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "544";
         type = "String";
      }
   }
   element lm96570_spi_out_1
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element lm96570_spi_out_1.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "528";
         type = "String";
      }
   }
   element lm96570_spi_out_2
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element lm96570_spi_out_2.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "512";
         type = "String";
      }
   }
   element lm96570_spi_pll
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
   }
   element mm_bridge_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element mm_bridge_0.s0
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element mux_control
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
   }
   element mux_control.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "384";
         type = "String";
      }
   }
   element sysid_qsys
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sysid_qsys.control_slave
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "1120";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSXFC6D6F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName">DE10_Standard_GHRD.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="ad9276_spi_external"
   internal="ad9276_spi.external"
   type="conduit"
   dir="end" />
 <interface
   name="adc_init_delay"
   internal="ADC_INIT_DELAY.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="adc_samples_per_echo"
   internal="ADC_SAMPLES_PER_ECHO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="adc_start_pulselength"
   internal="ADC_START_pulselength.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="button_pio_external_connection"
   internal="button_pio.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="dipsw_pio_external_connection"
   internal="dipsw_pio.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fifo_sink_clk_in"
   internal="fifo_clk_bridge.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_a"
   internal="fifo_sink_st_CH_A.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_b"
   internal="fifo_sink_st_CH_B.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_c"
   internal="fifo_sink_st_CH_C.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_d"
   internal="fifo_sink_st_CH_D.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_e"
   internal="fifo_sink_st_CH_E.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_f"
   internal="fifo_sink_st_CH_F.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_g"
   internal="fifo_sink_st_CH_G.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fifo_sink_in_ch_h"
   internal="fifo_sink_st_CH_H.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="general_cnt_in"
   internal="general_cnt_in.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="general_cnt_out"
   internal="general_cnt_out.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="hps_0_f2h_cold_reset_req"
   internal="hps_0.f2h_cold_reset_req"
   type="reset"
   dir="end" />
 <interface
   name="hps_0_f2h_debug_reset_req"
   internal="hps_0.f2h_debug_reset_req"
   type="reset"
   dir="end" />
 <interface
   name="hps_0_f2h_stm_hw_events"
   internal="hps_0.f2h_stm_hw_events"
   type="conduit"
   dir="end" />
 <interface
   name="hps_0_f2h_warm_reset_req"
   internal="hps_0.f2h_warm_reset_req"
   type="reset"
   dir="end" />
 <interface
   name="hps_0_h2f_reset"
   internal="hps_0.h2f_reset"
   type="reset"
   dir="start" />
 <interface name="hps_0_hps_io" internal="hps_0.hps_io" type="conduit" dir="end" />
 <interface
   name="led_pio_external_connection"
   internal="led_pio.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_in_0"
   internal="lm96570_spi_in_0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_in_1"
   internal="lm96570_spi_in_1.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_in_2"
   internal="lm96570_spi_in_2.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_num_of_bits"
   internal="lm96570_spi_num_of_bits.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_out_0"
   internal="lm96570_spi_out_0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_out_1"
   internal="lm96570_spi_out_1.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_out_2"
   internal="lm96570_spi_out_2.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lm96570_spi_pll_outclk0"
   internal="lm96570_spi_pll.outclk0"
   type="clock"
   dir="start" />
 <interface name="memory" internal="hps_0.memory" type="conduit" dir="end" />
 <interface
   name="mux_control"
   internal="mux_control.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module
   name="ADC_INIT_DELAY"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="ADC_SAMPLES_PER_ECHO"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="ADC_START_pulselength"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="ILC"
   kind="interrupt_latency_counter"
   version="17.1"
   enabled="1">
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="INTR_TYPE" value="0" />
  <parameter name="IRQ_PORT_CNT" value="3" />
 </module>
 <module name="ad9276_spi" kind="altera_avalon_spi" version="17.1" enabled="1">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="24" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="50000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="4200000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="2000.0" />
 </module>
 <module name="button_pio" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module name="clk_0" kind="clock_source" version="17.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="dipsw_pio" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
 </module>
 <module
   name="f2sdram_only_master"
   kind="altera_jtag_avalon_master"
   version="17.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module
   name="fifo_clk_bridge"
   kind="altera_clock_bridge"
   version="17.1"
   enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   name="fifo_sink_CH_A"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_B"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_C"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_D"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_E"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_F"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_G"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_CH_H"
   kind="altera_avalon_fifo"
   version="17.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="fifo_sink_st_CH_A"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_B"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_C"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_D"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_E"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_F"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_G"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fifo_sink_st_CH_H"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module
   name="fpga_only_master"
   kind="altera_jtag_avalon_master"
   version="17.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module
   name="general_cnt_in"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="general_cnt_out"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="hps_0" kind="altera_hps" version="17.1" enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="BONDING_OUT_ENABLED" value="false" />
  <parameter name="BOOTFROMFPGA_Enable" value="false" />
  <parameter name="BSEL" value="1" />
  <parameter name="BSEL_EN" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CAN0_Mode" value="N/A" />
  <parameter name="CAN0_PinMuxing" value="Unused" />
  <parameter name="CAN1_Mode" value="N/A" />
  <parameter name="CAN1_PinMuxing" value="Unused" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CSEL" value="0" />
  <parameter name="CSEL_EN" value="false" />
  <parameter name="CTI_Enable" value="false" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="true" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="true" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUGAPB_Enable" value="false" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="DMA_Enable">No,No,No,No,No,No,No,No</parameter>
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="EMAC0_Mode" value="N/A" />
  <parameter name="EMAC0_PTP" value="false" />
  <parameter name="EMAC0_PinMuxing" value="Unused" />
  <parameter name="EMAC1_Mode" value="RGMII" />
  <parameter name="EMAC1_PTP" value="false" />
  <parameter name="EMAC1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="50000000" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="50000000" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="F2SCLK_COLDRST_Enable" value="true" />
  <parameter name="F2SCLK_DBGRST_Enable" value="true" />
  <parameter name="F2SCLK_PERIPHCLK_Enable" value="false" />
  <parameter name="F2SCLK_PERIPHCLK_FREQ" value="0" />
  <parameter name="F2SCLK_SDRAMCLK_Enable" value="false" />
  <parameter name="F2SCLK_SDRAMCLK_FREQ" value="0" />
  <parameter name="F2SCLK_WARMRST_Enable" value="true" />
  <parameter name="F2SDRAM_Type">Avalon-MM Bidirectional</parameter>
  <parameter name="F2SDRAM_Width" value="256" />
  <parameter name="F2SINTERRUPT_Enable" value="true" />
  <parameter name="F2S_Width" value="2" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C2_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C3_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK" value="100.0" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK" value="100.0" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C2_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C3_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDIO_CCLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT" value="100" />
  <parameter name="GPIO_Enable">No,No,No,No,No,No,No,No,No,Yes,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,Yes,No,Yes,No,No,Yes,Yes,No,No,Yes,No,No,No,Yes,No,No,No,No,Yes,Yes,No,No,No,No,No,No,Yes,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No</parameter>
  <parameter name="GP_Enable" value="false" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="50000000" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="50000000" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HLGPI_Enable" value="false" />
  <parameter name="HPS_PROTOCOL" value="DDR3" />
  <parameter name="I2C0_Mode" value="I2C" />
  <parameter name="I2C0_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="I2C1_Mode" value="I2C" />
  <parameter name="I2C1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="I2C2_Mode" value="N/A" />
  <parameter name="I2C2_PinMuxing" value="Unused" />
  <parameter name="I2C3_Mode" value="N/A" />
  <parameter name="I2C3_PinMuxing" value="Unused" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOANIO_Enable">No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No</parameter>
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="LWH2F_Enable" value="true" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="260.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="MEM_WTCL" value="7" />
  <parameter name="MPU_EVENTS_Enable" value="false" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NAND_Mode" value="N/A" />
  <parameter name="NAND_PinMuxing" value="Unused" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="QSPI_Mode" value="1 SS" />
  <parameter name="QSPI_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="RATE" value="Full" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="25.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="S2FCLK_COLDRST_Enable" value="false" />
  <parameter name="S2FCLK_PENDINGRST_Enable" value="false" />
  <parameter name="S2FCLK_USER0CLK_Enable" value="false" />
  <parameter name="S2FCLK_USER1CLK_Enable" value="false" />
  <parameter name="S2FCLK_USER1CLK_FREQ" value="100.0" />
  <parameter name="S2FCLK_USER2CLK" value="5" />
  <parameter name="S2FCLK_USER2CLK_Enable" value="false" />
  <parameter name="S2FCLK_USER2CLK_FREQ" value="100.0" />
  <parameter name="S2FINTERRUPT_CAN_Enable" value="false" />
  <parameter name="S2FINTERRUPT_CLOCKPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_CTI_Enable" value="false" />
  <parameter name="S2FINTERRUPT_DMA_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_FPGAMANAGER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_GPIO_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CEMAC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_L4TIMER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_NAND_Enable" value="false" />
  <parameter name="S2FINTERRUPT_OSCTIMER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_QSPI_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SDMMC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIMASTER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPISLAVE_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB_Enable" value="false" />
  <parameter name="S2FINTERRUPT_WATCHDOG_Enable" value="false" />
  <parameter name="S2F_Width" value="2" />
  <parameter name="SDIO_Mode" value="4-bit Data" />
  <parameter name="SDIO_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="SPIM0_Mode" value="Single Slave Select" />
  <parameter name="SPIM0_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="SPIM1_Mode" value="Single Slave Select" />
  <parameter name="SPIM1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="SPIS0_Mode" value="N/A" />
  <parameter name="SPIS0_PinMuxing" value="Unused" />
  <parameter name="SPIS1_Mode" value="N/A" />
  <parameter name="SPIS1_PinMuxing" value="Unused" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="STM_Enable" value="true" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="TEST_Enable" value="false" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.01" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.05" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.03" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.02" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.06" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.12" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.01" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="TPIUFPGA_Enable" value="false" />
  <parameter name="TPIUFPGA_alt" value="false" />
  <parameter name="TRACE_Mode" value="N/A" />
  <parameter name="TRACE_PinMuxing" value="Unused" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="UART0_Mode" value="No Flow Control" />
  <parameter name="UART0_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="UART1_Mode" value="N/A" />
  <parameter name="UART1_PinMuxing" value="Unused" />
  <parameter name="USB0_Mode" value="N/A" />
  <parameter name="USB0_PinMuxing" value="Unused" />
  <parameter name="USB1_Mode" value="SDR" />
  <parameter name="USB1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="can0_clk_div" value="1" />
  <parameter name="can1_clk_div" value="1" />
  <parameter name="configure_advanced_parameters" value="false" />
  <parameter name="customize_device_pll_info" value="false" />
  <parameter name="dbctrl_stayosc1" value="true" />
  <parameter name="dbg_at_clk_div" value="0" />
  <parameter name="dbg_clk_div" value="1" />
  <parameter name="dbg_trace_clk_div" value="0" />
  <parameter name="desired_can0_clk_mhz" value="100.0" />
  <parameter name="desired_can1_clk_mhz" value="100.0" />
  <parameter name="desired_cfg_clk_mhz" value="100.0" />
  <parameter name="desired_emac0_clk_mhz" value="250.0" />
  <parameter name="desired_emac1_clk_mhz" value="250.0" />
  <parameter name="desired_gpio_db_clk_hz" value="32000" />
  <parameter name="desired_l4_mp_clk_mhz" value="100.0" />
  <parameter name="desired_l4_sp_clk_mhz" value="100.0" />
  <parameter name="desired_mpu_clk_mhz" value="800.0" />
  <parameter name="desired_nand_clk_mhz" value="12.5" />
  <parameter name="desired_qspi_clk_mhz" value="400.0" />
  <parameter name="desired_sdmmc_clk_mhz" value="200.0" />
  <parameter name="desired_spi_m_clk_mhz" value="200.0" />
  <parameter name="desired_usb_mp_clk_mhz" value="200.0" />
  <parameter name="device_name" value="5CSXFC6D6F31C6" />
  <parameter name="device_pll_info_manual">{320000000 1600000000} {320000000 1000000000} {800000000 400000000 400000000}</parameter>
  <parameter name="eosc1_clk_mhz" value="25.0" />
  <parameter name="eosc2_clk_mhz" value="25.0" />
  <parameter name="gpio_db_clk_div" value="6249" />
  <parameter name="l3_mp_clk_div" value="1" />
  <parameter name="l3_sp_clk_div" value="1" />
  <parameter name="l4_mp_clk_div" value="1" />
  <parameter name="l4_mp_clk_source" value="1" />
  <parameter name="l4_sp_clk_div" value="1" />
  <parameter name="l4_sp_clk_source" value="1" />
  <parameter name="main_pll_c3" value="3" />
  <parameter name="main_pll_c4" value="3" />
  <parameter name="main_pll_c5" value="15" />
  <parameter name="main_pll_m" value="63" />
  <parameter name="main_pll_n" value="0" />
  <parameter name="nand_clk_source" value="2" />
  <parameter name="periph_pll_c0" value="3" />
  <parameter name="periph_pll_c1" value="3" />
  <parameter name="periph_pll_c2" value="1" />
  <parameter name="periph_pll_c3" value="19" />
  <parameter name="periph_pll_c4" value="4" />
  <parameter name="periph_pll_c5" value="9" />
  <parameter name="periph_pll_m" value="79" />
  <parameter name="periph_pll_n" value="1" />
  <parameter name="periph_pll_source" value="0" />
  <parameter name="qspi_clk_source" value="1" />
  <parameter name="quartus_ini_hps_emif_pll" value="false" />
  <parameter
     name="quartus_ini_hps_ip_enable_all_peripheral_fpga_interfaces"
     value="false" />
  <parameter name="quartus_ini_hps_ip_enable_bsel_csel" value="false" />
  <parameter
     name="quartus_ini_hps_ip_enable_emac0_peripheral_fpga_interface"
     value="false" />
  <parameter
     name="quartus_ini_hps_ip_enable_low_speed_serial_fpga_interfaces"
     value="false" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter name="quartus_ini_hps_ip_f2sdram_bonding_out" value="false" />
  <parameter name="quartus_ini_hps_ip_fast_f2sdram_sim_model" value="false" />
  <parameter name="quartus_ini_hps_ip_suppress_sdram_synth" value="false" />
  <parameter name="sdmmc_clk_source" value="2" />
  <parameter name="show_advanced_parameters" value="false" />
  <parameter name="show_debug_info_as_warning_msg" value="false" />
  <parameter name="show_warning_as_error_msg" value="false" />
  <parameter name="spi_m_clk_div" value="0" />
  <parameter name="usb_mp_clk_div" value="0" />
  <parameter name="use_default_mpu_clk" value="true" />
 </module>
 <module
   name="hps_only_master"
   kind="altera_jtag_avalon_master"
   version="17.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module
   name="jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="17.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module name="led_pio" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
 </module>
 <module
   name="lm96570_spi_in_0"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="lm96570_spi_in_1"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="lm96570_spi_in_2"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="6" />
 </module>
 <module
   name="lm96570_spi_num_of_bits"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="lm96570_spi_out_0"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="lm96570_spi_out_1"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="lm96570_spi_out_2"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="6" />
 </module>
 <module name="lm96570_spi_pll" kind="altera_pll" version="17.1" enabled="1">
  <parameter name="debug_print_output" value="false" />
  <parameter name="debug_use_rbc_taf_method" value="false" />
  <parameter name="device" value="5CSXFC6D6F31C6" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_output_clock_frequency0" value="2.0" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="gui_pll_cascading_mode">Create an adjpllin signal to connect with an upstream PLL</parameter>
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_switchover_mode">Automatic Switchover</parameter>
  <parameter name="gui_use_locked" value="false" />
 </module>
 <module
   name="mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="17.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="18" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="mux_control"
   kind="altera_avalon_pio"
   version="17.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="11" />
 </module>
 <module
   name="sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="17.1"
   enabled="1">
  <parameter name="id" value="-1395322110" />
 </module>
 <connection
   kind="avalon"
   version="17.1"
   start="hps_0.h2f_lw_axi_master"
   end="mm_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="ILC.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="sysid_qsys.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0460" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_A.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_B.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0420" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_C.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x03c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_D.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0380" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_E.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_F.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_G.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_H.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_A.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0290" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_B.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0458" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_C.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0450" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_D.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0448" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_E.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0440" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_F.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0298" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_G.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0198" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_H.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_A.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_B.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_C.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x03e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_D.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x03a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_E.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0360" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_F.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_G.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="fifo_sink_CH_H.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x02a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="button_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="dipsw_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0270" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="17.1" start="mm_bridge_0.m0" end="led_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_in_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0250" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_in_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_in_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0230" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_out_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_out_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0210" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_out_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="general_cnt_out.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="general_cnt_in.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="lm96570_spi_num_of_bits.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="ADC_INIT_DELAY.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="ADC_SAMPLES_PER_ECHO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="ADC_START_pulselength.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="mux_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="mm_bridge_0.m0"
   end="ad9276_spi.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="fpga_only_master.master"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="fpga_only_master.master"
   end="ILC.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="fpga_only_master.master"
   end="sysid_qsys.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0460" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="hps_only_master.master"
   end="hps_0.f2h_axi_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="f2sdram_only_master.master"
   end="hps_0.f2h_sdram0_data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="fpga_only_master.master"
   end="led_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="fpga_only_master.master"
   end="dipsw_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0270" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="fpga_only_master.master"
   end="button_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_A.out"
   end="fifo_sink_CH_A.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_B.out"
   end="fifo_sink_CH_B.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_C.out"
   end="fifo_sink_CH_C.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_D.out"
   end="fifo_sink_CH_D.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_E.out"
   end="fifo_sink_CH_E.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_F.out"
   end="fifo_sink_CH_F.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_G.out"
   end="fifo_sink_CH_G.in" />
 <connection
   kind="avalon_streaming"
   version="17.1"
   start="fifo_sink_st_CH_H.out"
   end="fifo_sink_CH_H.in" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="hps_only_master.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="sysid_qsys.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="led_pio.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fpga_only_master.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="dipsw_pio.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="button_pio.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="jtag_uart.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="ILC.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="f2sdram_only_master.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="mm_bridge_0.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="ad9276_spi.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_in_0.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_in_1.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_in_2.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_out_0.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_out_1.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_out_2.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="general_cnt_out.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="general_cnt_in.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_num_of_bits.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="ADC_INIT_DELAY.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="ADC_SAMPLES_PER_ECHO.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="ADC_START_pulselength.clk" />
 <connection kind="clock" version="17.1" start="clk_0.clk" end="mux_control.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_A.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_B.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_C.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_D.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_E.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_F.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_G.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="fifo_sink_CH_H.clk_out" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="hps_0.f2h_axi_clock" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="hps_0.f2h_sdram0_clock" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="hps_0.h2f_axi_clock" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="hps_0.h2f_lw_axi_clock" />
 <connection
   kind="clock"
   version="17.1"
   start="clk_0.clk"
   end="lm96570_spi_pll.refclk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_A.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_B.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_C.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_D.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_E.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_F.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_G.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_st_CH_H.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_A.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_B.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_C.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_D.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_E.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_F.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_G.clk_in" />
 <connection
   kind="clock"
   version="17.1"
   start="fifo_clk_bridge.out_clk"
   end="fifo_sink_CH_H.clk_in" />
 <connection
   kind="interrupt"
   version="17.1"
   start="hps_0.f2h_irq0"
   end="jtag_uart.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="hps_0.f2h_irq0"
   end="button_pio.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="hps_0.f2h_irq0"
   end="dipsw_pio.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="17.1"
   start="hps_0.f2h_irq1"
   end="ad9276_spi.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="interrupt" version="17.1" start="ILC.irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="interrupt" version="17.1" start="ILC.irq" end="button_pio.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="interrupt" version="17.1" start="ILC.irq" end="dipsw_pio.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="hps_only_master.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fpga_only_master.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="f2sdram_only_master.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_A.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_B.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_C.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_D.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_E.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_F.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_G.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_st_CH_H.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="sysid_qsys.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="led_pio.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="dipsw_pio.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="mm_bridge_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="ad9276_spi.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_in_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_in_1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_in_2.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_out_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_out_1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_out_2.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="general_cnt_out.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="general_cnt_in.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_pll.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="lm96570_spi_num_of_bits.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="ADC_INIT_DELAY.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="ADC_SAMPLES_PER_ECHO.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="ADC_START_pulselength.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="mux_control.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_A.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_B.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_C.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_D.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_E.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_F.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_G.reset_in" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_H.reset_in" />
 <connection kind="reset" version="17.1" start="clk_0.clk_reset" end="ILC.reset_n" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_A.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_B.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_C.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_D.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_E.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_F.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_G.reset_out" />
 <connection
   kind="reset"
   version="17.1"
   start="clk_0.clk_reset"
   end="fifo_sink_CH_H.reset_out" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
