
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017d70  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b24  08017f30  08017f30  00027f30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018a54  08018a54  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08018a54  08018a54  00028a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018a5c  08018a5c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018a5c  08018a5c  00028a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018a64  08018a64  00028a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018a68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00040c58  200001e0  08018c44  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20040e38  08018c44  00030e38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038997  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007942  00000000  00000000  00068ba3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002260  00000000  00000000  000704e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001fa0  00000000  00000000  00072748  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036f6d  00000000  00000000  000746e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025990  00000000  00000000  000ab655  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00110832  00000000  00000000  000d0fe5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e1817  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a374  00000000  00000000  001e1894  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08017f18 	.word	0x08017f18

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08017f18 	.word	0x08017f18

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f008 fc40 	bl	800985c <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2003e92c 	.word	0x2003e92c

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f008 fc28 	bl	800985c <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2003e92c 	.word	0x2003e92c

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f008 fac9 	bl	80095b8 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f007 f830 	bl	800808c <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f007 f82a 	bl	800808c <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f007 f824 	bl	800808c <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f007 f81e 	bl	800808c <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f007 f818 	bl	800808c <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f007 f812 	bl	800808c <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f007 f80c 	bl	800808c <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f007 f806 	bl	800808c <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f007 f800 	bl	800808c <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 fffa 	bl	800808c <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f006 ffee 	bl	800808c <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f006 ffe8 	bl	800808c <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f014 fac9 	bl	80156c0 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011b4:	213c      	movs	r1, #60	; 0x3c
 80011b6:	4809      	ldr	r0, [pc, #36]	; (80011dc <_ZN7Encoder4initEv+0x30>)
 80011b8:	f00c f9e8 	bl	800d58c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011bc:	213c      	movs	r1, #60	; 0x3c
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <_ZN7Encoder4initEv+0x34>)
 80011c0:	f00c f9e4 	bl	800d58c <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder4initEv+0x38>)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder4initEv+0x3c>)
 80011ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2003eb80 	.word	0x2003eb80
 80011e0:	2003e864 	.word	0x2003e864
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400
 80011ec:	00000000 	.word	0x00000000

080011f0 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011f8:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <_ZN7Encoder6updateEv+0x1b0>)
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001204:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001218:	4b64      	ldr	r3, [pc, #400]	; (80013ac <_ZN7Encoder6updateEv+0x1bc>)
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001224:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800122c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001234:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4a5d      	ldr	r2, [pc, #372]	; (80013b0 <_ZN7Encoder6updateEv+0x1c0>)
 800123c:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f999 	bl	8000578 <__aeabi_f2d>
 8001246:	a350      	add	r3, pc, #320	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff f9ec 	bl	8000628 <__aeabi_dmul>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	4625      	mov	r5, r4
 8001256:	461c      	mov	r4, r3
 8001258:	4b56      	ldr	r3, [pc, #344]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f98b 	bl	8000578 <__aeabi_f2d>
 8001262:	a34b      	add	r3, pc, #300	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 8001264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001268:	f7ff f9de 	bl	8000628 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f822 	bl	80002bc <__adddf3>
 8001278:	4603      	mov	r3, r0
 800127a:	460c      	mov	r4, r1
 800127c:	4618      	mov	r0, r3
 800127e:	4621      	mov	r1, r4
 8001280:	f7ff fcca 	bl	8000c18 <__aeabi_d2f>
 8001284:	4602      	mov	r2, r0
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f973 	bl	8000578 <__aeabi_f2d>
 8001292:	a33d      	add	r3, pc, #244	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001298:	f7ff f9c6 	bl	8000628 <__aeabi_dmul>
 800129c:	4603      	mov	r3, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	4625      	mov	r5, r4
 80012a2:	461c      	mov	r4, r3
 80012a4:	4b44      	ldr	r3, [pc, #272]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f965 	bl	8000578 <__aeabi_f2d>
 80012ae:	a338      	add	r3, pc, #224	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9b8 	bl	8000628 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4620      	mov	r0, r4
 80012be:	4629      	mov	r1, r5
 80012c0:	f7fe fffc 	bl	80002bc <__adddf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	4618      	mov	r0, r3
 80012ca:	4621      	mov	r1, r4
 80012cc:	f7ff fca4 	bl	8000c18 <__aeabi_d2f>
 80012d0:	4602      	mov	r2, r0
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a38      	ldr	r2, [pc, #224]	; (80013bc <_ZN7Encoder6updateEv+0x1cc>)
 80012dc:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a34      	ldr	r2, [pc, #208]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 80012e4:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4a33      	ldr	r2, [pc, #204]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012ec:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	ee17 0a90 	vmov	r0, s15
 8001302:	f7ff f939 	bl	8000578 <__aeabi_f2d>
 8001306:	a324      	add	r3, pc, #144	; (adr r3, 8001398 <_ZN7Encoder6updateEv+0x1a8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f98c 	bl	8000628 <__aeabi_dmul>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	4618      	mov	r0, r3
 8001316:	4621      	mov	r1, r4
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001320:	f7ff faac 	bl	800087c <__aeabi_ddiv>
 8001324:	4603      	mov	r3, r0
 8001326:	460c      	mov	r4, r1
 8001328:	4618      	mov	r0, r3
 800132a:	4621      	mov	r1, r4
 800132c:	f7ff fc74 	bl	8000c18 <__aeabi_d2f>
 8001330:	4602      	mov	r2, r0
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	ed93 7a05 	vldr	s14, [r3, #20]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edd3 7a02 	vldr	s15, [r3, #8]
 8001358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	ed93 7a07 	vldr	s14, [r3, #28]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	edd3 7a02 	vldr	s15, [r3, #8]
 800136e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	4a10      	ldr	r2, [pc, #64]	; (80013c0 <_ZN7Encoder6updateEv+0x1d0>)
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bdb0      	pop	{r4, r5, r7, pc}
 8001388:	9999999a 	.word	0x9999999a
 800138c:	3fa99999 	.word	0x3fa99999
 8001390:	66666666 	.word	0x66666666
 8001394:	3fee6666 	.word	0x3fee6666
 8001398:	ce73a049 	.word	0xce73a049
 800139c:	3f77a3f6 	.word	0x3f77a3f6
 80013a0:	40010000 	.word	0x40010000
 80013a4:	47000000 	.word	0x47000000
 80013a8:	3f912547 	.word	0x3f912547
 80013ac:	40010400 	.word	0x40010400
 80013b0:	20000200 	.word	0x20000200
 80013b4:	20000208 	.word	0x20000208
 80013b8:	2000020c 	.word	0x2000020c
 80013bc:	20000204 	.word	0x20000204
 80013c0:	200001fc 	.word	0x200001fc

080013c4 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <_ZN7Encoder5clearEv+0x3c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b07      	ldr	r3, [pc, #28]	; (8001404 <_ZN7Encoder5clearEv+0x40>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40010000 	.word	0x40010000
 8001404:	40010400 	.word	0x40010400

08001408 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	601a      	str	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	return distance_;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	ee07 3a90 	vmov	s15, r3
}
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	ee07 3a90 	vmov	s15, r3
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	ee07 3a90 	vmov	s15, r3
}
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	619a      	str	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	ee07 3a90 	vmov	s15, r3
}
 80014f0:	eeb0 0a67 	vmov.f32	s0, s15
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f04f 0200 	mov.w	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001528:	6839      	ldr	r1, [r7, #0]
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 f978 	bl	8001820 <create_path>

	fopen_folder_and_file();	//
 8001530:	f000 f98c 	bl	800184c <fopen_folder_and_file>

	return ret;
 8001534:	7bfb      	ldrb	r3, [r7, #15]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <user_fclose+0x1c>)
 800154c:	f010 fd78 	bl	8012040 <f_close>

	return ret;
 8001550:	79fb      	ldrb	r3, [r7, #7]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2003d770 	.word	0x2003d770

08001560 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001560:	b590      	push	{r4, r7, lr}
 8001562:	b087      	sub	sp, #28
 8001564:	af02      	add	r7, sp, #8
 8001566:	4603      	mov	r3, r0
 8001568:	6039      	str	r1, [r7, #0]
 800156a:	80fb      	strh	r3, [r7, #6]
 800156c:	4613      	mov	r3, r2
 800156e:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001574:	2300      	movs	r3, #0
 8001576:	81fb      	strh	r3, [r7, #14]
 8001578:	e030      	b.n	80015dc <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 800157a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	4413      	add	r3, r2
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f7fe fff6 	bl	8000578 <__aeabi_f2d>
 800158c:	4603      	mov	r3, r0
 800158e:	460c      	mov	r4, r1
 8001590:	e9cd 3400 	strd	r3, r4, [sp]
 8001594:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <sd_write_float+0x94>)
 8001596:	2180      	movs	r1, #128	; 0x80
 8001598:	4817      	ldr	r0, [pc, #92]	; (80015f8 <sd_write_float+0x98>)
 800159a:	f013 f945 	bl	8014828 <sniprintf>

		if(state == ADD_WRITE){
 800159e:	797b      	ldrb	r3, [r7, #5]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d106      	bne.n	80015b2 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80015a4:	4b15      	ldr	r3, [pc, #84]	; (80015fc <sd_write_float+0x9c>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4814      	ldr	r0, [pc, #80]	; (80015fc <sd_write_float+0x9c>)
 80015ac:	f010 fdbc 	bl	8012128 <f_lseek>
 80015b0:	e003      	b.n	80015ba <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 80015b2:	2100      	movs	r1, #0
 80015b4:	4811      	ldr	r0, [pc, #68]	; (80015fc <sd_write_float+0x9c>)
 80015b6:	f010 fdb7 	bl	8012128 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80015ba:	480f      	ldr	r0, [pc, #60]	; (80015f8 <sd_write_float+0x98>)
 80015bc:	f7fe fe20 	bl	8000200 <strlen>
 80015c0:	4602      	mov	r2, r0
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <sd_write_float+0xa0>)
 80015c4:	490c      	ldr	r1, [pc, #48]	; (80015f8 <sd_write_float+0x98>)
 80015c6:	480d      	ldr	r0, [pc, #52]	; (80015fc <sd_write_float+0x9c>)
 80015c8:	f010 fb25 	bl	8011c16 <f_write>

		bufclear();	//
 80015cc:	f000 f958 	bl	8001880 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	3301      	adds	r3, #1
 80015d8:	b29b      	uxth	r3, r3
 80015da:	81fb      	strh	r3, [r7, #14]
 80015dc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	dbc8      	blt.n	800157a <sd_write_float+0x1a>
	}
	return ret;
 80015e8:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd90      	pop	{r4, r7, pc}
 80015f2:	bf00      	nop
 80015f4:	08017f30 	.word	0x08017f30
 80015f8:	2003d6e0 	.word	0x2003d6e0
 80015fc:	2003d770 	.word	0x2003d770
 8001600:	2003d760 	.word	0x2003d760

08001604 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b089      	sub	sp, #36	; 0x24
 8001608:	af02      	add	r7, sp, #8
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	4613      	mov	r3, r2
 8001612:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001618:	68b9      	ldr	r1, [r7, #8]
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	f000 f900 	bl	8001820 <create_path>

	if(state == OVER_WRITE){
 8001620:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001624:	2b00      	cmp	r3, #0
 8001626:	d108      	bne.n	800163a <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001628:	4822      	ldr	r0, [pc, #136]	; (80016b4 <sd_write_array_float+0xb0>)
 800162a:	f010 fd33 	bl	8012094 <f_chdir>
		f_unlink(filepath);	//	
 800162e:	4822      	ldr	r0, [pc, #136]	; (80016b8 <sd_write_array_float+0xb4>)
 8001630:	f010 ff9e 	bl	8012570 <f_unlink>
		f_chdir("..");
 8001634:	4821      	ldr	r0, [pc, #132]	; (80016bc <sd_write_array_float+0xb8>)
 8001636:	f010 fd2d 	bl	8012094 <f_chdir>
	}

	fopen_folder_and_file();	//	
 800163a:	f000 f907 	bl	800184c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800163e:	2300      	movs	r3, #0
 8001640:	82fb      	strh	r3, [r7, #22]
 8001642:	e028      	b.n	8001696 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001644:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	4413      	add	r3, r2
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff91 	bl	8000578 <__aeabi_f2d>
 8001656:	4603      	mov	r3, r0
 8001658:	460c      	mov	r4, r1
 800165a:	e9cd 3400 	strd	r3, r4, [sp]
 800165e:	4a18      	ldr	r2, [pc, #96]	; (80016c0 <sd_write_array_float+0xbc>)
 8001660:	2180      	movs	r1, #128	; 0x80
 8001662:	4818      	ldr	r0, [pc, #96]	; (80016c4 <sd_write_array_float+0xc0>)
 8001664:	f013 f8e0 	bl	8014828 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <sd_write_array_float+0xc4>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4619      	mov	r1, r3
 800166e:	4816      	ldr	r0, [pc, #88]	; (80016c8 <sd_write_array_float+0xc4>)
 8001670:	f010 fd5a 	bl	8012128 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001674:	4813      	ldr	r0, [pc, #76]	; (80016c4 <sd_write_array_float+0xc0>)
 8001676:	f7fe fdc3 	bl	8000200 <strlen>
 800167a:	4602      	mov	r2, r0
 800167c:	4b13      	ldr	r3, [pc, #76]	; (80016cc <sd_write_array_float+0xc8>)
 800167e:	4911      	ldr	r1, [pc, #68]	; (80016c4 <sd_write_array_float+0xc0>)
 8001680:	4811      	ldr	r0, [pc, #68]	; (80016c8 <sd_write_array_float+0xc4>)
 8001682:	f010 fac8 	bl	8011c16 <f_write>

		bufclear();	//	
 8001686:	f000 f8fb 	bl	8001880 <bufclear>
	for(short i = 0 ; i < size; i++){
 800168a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800168e:	b29b      	uxth	r3, r3
 8001690:	3301      	adds	r3, #1
 8001692:	b29b      	uxth	r3, r3
 8001694:	82fb      	strh	r3, [r7, #22]
 8001696:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800169a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800169e:	429a      	cmp	r2, r3
 80016a0:	dbd0      	blt.n	8001644 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 80016a2:	4809      	ldr	r0, [pc, #36]	; (80016c8 <sd_write_array_float+0xc4>)
 80016a4:	f010 fccc 	bl	8012040 <f_close>

	return ret;
 80016a8:	7d7b      	ldrb	r3, [r7, #21]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	371c      	adds	r7, #28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd90      	pop	{r4, r7, pc}
 80016b2:	bf00      	nop
 80016b4:	2003d5e0 	.word	0x2003d5e0
 80016b8:	2003c4a0 	.word	0x2003c4a0
 80016bc:	08017f4c 	.word	0x08017f4c
 80016c0:	08017f30 	.word	0x08017f30
 80016c4:	2003d6e0 	.word	0x2003d6e0
 80016c8:	2003d770 	.word	0x2003d770
 80016cc:	2003d760 	.word	0x2003d760

080016d0 <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	4613      	mov	r3, r2
 80016de:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 f898 	bl	8001820 <create_path>
	fopen_folder_and_file();	//
 80016f0:	f000 f8ac 	bl	800184c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016f4:	e019      	b.n	800172a <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80016f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	461a      	mov	r2, r3
 8001702:	4913      	ldr	r1, [pc, #76]	; (8001750 <sd_read_array_float+0x80>)
 8001704:	4813      	ldr	r0, [pc, #76]	; (8001754 <sd_read_array_float+0x84>)
 8001706:	f013 f8e3 	bl	80148d0 <siscanf>
		i++;
 800170a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800170e:	b29b      	uxth	r3, r3
 8001710:	3301      	adds	r3, #1
 8001712:	b29b      	uxth	r3, r3
 8001714:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001716:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800171a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800171e:	429a      	cmp	r2, r3
 8001720:	db03      	blt.n	800172a <sd_read_array_float+0x5a>
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	3b01      	subs	r3, #1
 8001726:	b29b      	uxth	r3, r3
 8001728:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <sd_read_array_float+0x88>)
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	4809      	ldr	r0, [pc, #36]	; (8001754 <sd_read_array_float+0x84>)
 8001730:	f011 f8fc 	bl	801292c <f_gets>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1dd      	bne.n	80016f6 <sd_read_array_float+0x26>

	}

	bufclear();	//
 800173a:	f000 f8a1 	bl	8001880 <bufclear>

	f_close(&fil);	//
 800173e:	4806      	ldr	r0, [pc, #24]	; (8001758 <sd_read_array_float+0x88>)
 8001740:	f010 fc7e 	bl	8012040 <f_close>

	return ret;
 8001744:	7d7b      	ldrb	r3, [r7, #21]
}
 8001746:	4618      	mov	r0, r3
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	08017f3c 	.word	0x08017f3c
 8001754:	2003d6e0 	.word	0x2003d6e0
 8001758:	2003d770 	.word	0x2003d770

0800175c <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	4613      	mov	r3, r2
 800176a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001774:	68b9      	ldr	r1, [r7, #8]
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f000 f852 	bl	8001820 <create_path>
	fopen_folder_and_file();	//
 800177c:	f000 f866 	bl	800184c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001780:	e019      	b.n	80017b6 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001782:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	4413      	add	r3, r2
 800178c:	461a      	mov	r2, r3
 800178e:	4913      	ldr	r1, [pc, #76]	; (80017dc <sd_read_array_double+0x80>)
 8001790:	4813      	ldr	r0, [pc, #76]	; (80017e0 <sd_read_array_double+0x84>)
 8001792:	f013 f89d 	bl	80148d0 <siscanf>
		i++;
 8001796:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800179a:	b29b      	uxth	r3, r3
 800179c:	3301      	adds	r3, #1
 800179e:	b29b      	uxth	r3, r3
 80017a0:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80017a2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	db03      	blt.n	80017b6 <sd_read_array_double+0x5a>
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80017b6:	4a0b      	ldr	r2, [pc, #44]	; (80017e4 <sd_read_array_double+0x88>)
 80017b8:	2180      	movs	r1, #128	; 0x80
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <sd_read_array_double+0x84>)
 80017bc:	f011 f8b6 	bl	801292c <f_gets>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1dd      	bne.n	8001782 <sd_read_array_double+0x26>

	}

	bufclear();	//
 80017c6:	f000 f85b 	bl	8001880 <bufclear>

	f_close(&fil);	//
 80017ca:	4806      	ldr	r0, [pc, #24]	; (80017e4 <sd_read_array_double+0x88>)
 80017cc:	f010 fc38 	bl	8012040 <f_close>

	return ret;
 80017d0:	7d7b      	ldrb	r3, [r7, #21]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	08017f48 	.word	0x08017f48
 80017e0:	2003d6e0 	.word	0x2003d6e0
 80017e4:	2003d770 	.word	0x2003d770

080017e8 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80017f2:	2201      	movs	r2, #1
 80017f4:	4908      	ldr	r1, [pc, #32]	; (8001818 <sd_mount+0x30>)
 80017f6:	4809      	ldr	r0, [pc, #36]	; (800181c <sd_mount+0x34>)
 80017f8:	f00f fe9a 	bl	8011530 <f_mount>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d102      	bne.n	8001808 <sd_mount+0x20>
 8001802:	2301      	movs	r3, #1
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	e001      	b.n	800180c <sd_mount+0x24>
	else ret = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	71fb      	strb	r3, [r7, #7]

	return ret;
 800180c:	79fb      	ldrb	r3, [r7, #7]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	08017f58 	.word	0x08017f58
 800181c:	2003c5a0 	.word	0x2003c5a0

08001820 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	4805      	ldr	r0, [pc, #20]	; (8001844 <create_path+0x24>)
 800182e:	f013 f87b 	bl	8014928 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001832:	6839      	ldr	r1, [r7, #0]
 8001834:	4804      	ldr	r0, [pc, #16]	; (8001848 <create_path+0x28>)
 8001836:	f013 f877 	bl	8014928 <strcpy>

}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2003d5e0 	.word	0x2003d5e0
 8001848:	2003c4a0 	.word	0x2003c4a0

0800184c <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001850:	4807      	ldr	r0, [pc, #28]	; (8001870 <fopen_folder_and_file+0x24>)
 8001852:	f010 ff4f 	bl	80126f4 <f_mkdir>

	f_chdir(dirpath);
 8001856:	4806      	ldr	r0, [pc, #24]	; (8001870 <fopen_folder_and_file+0x24>)
 8001858:	f010 fc1c 	bl	8012094 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800185c:	2213      	movs	r2, #19
 800185e:	4905      	ldr	r1, [pc, #20]	; (8001874 <fopen_folder_and_file+0x28>)
 8001860:	4805      	ldr	r0, [pc, #20]	; (8001878 <fopen_folder_and_file+0x2c>)
 8001862:	f00f feab 	bl	80115bc <f_open>

	f_chdir("..");
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <fopen_folder_and_file+0x30>)
 8001868:	f010 fc14 	bl	8012094 <f_chdir>


}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	2003d5e0 	.word	0x2003d5e0
 8001874:	2003c4a0 	.word	0x2003c4a0
 8001878:	2003d770 	.word	0x2003d770
 800187c:	08017f4c 	.word	0x08017f4c

08001880 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	e007      	b.n	800189c <bufclear+0x1c>
		buffer[i] = '\0';
 800188c:	4a08      	ldr	r2, [pc, #32]	; (80018b0 <bufclear+0x30>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	3301      	adds	r3, #1
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b7f      	cmp	r3, #127	; 0x7f
 80018a0:	ddf4      	ble.n	800188c <bufclear+0xc>
	}
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	2003d6e0 	.word	0x2003d6e0

080018b4 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ce:	480e      	ldr	r0, [pc, #56]	; (8001908 <read_byte+0x54>)
 80018d0:	f007 fe72 	bl	80095b8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018d4:	f107 010f 	add.w	r1, r7, #15
 80018d8:	2364      	movs	r3, #100	; 0x64
 80018da:	2201      	movs	r2, #1
 80018dc:	480b      	ldr	r0, [pc, #44]	; (800190c <read_byte+0x58>)
 80018de:	f00b f81b 	bl	800c918 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80018e2:	f107 010e 	add.w	r1, r7, #14
 80018e6:	2364      	movs	r3, #100	; 0x64
 80018e8:	2201      	movs	r2, #1
 80018ea:	4808      	ldr	r0, [pc, #32]	; (800190c <read_byte+0x58>)
 80018ec:	f00b f948 	bl	800cb80 <HAL_SPI_Receive>
	CS_SET;
 80018f0:	2201      	movs	r2, #1
 80018f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018f6:	4804      	ldr	r0, [pc, #16]	; (8001908 <read_byte+0x54>)
 80018f8:	f007 fe5e 	bl	80095b8 <HAL_GPIO_WritePin>

	return val;
 80018fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40020400 	.word	0x40020400
 800190c:	2003e80c 	.word	0x2003e80c

08001910 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	460a      	mov	r2, r1
 800191a:	71fb      	strb	r3, [r7, #7]
 800191c:	4613      	mov	r3, r2
 800191e:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001926:	b2db      	uxtb	r3, r3
 8001928:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800192a:	2200      	movs	r2, #0
 800192c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001930:	480c      	ldr	r0, [pc, #48]	; (8001964 <write_byte+0x54>)
 8001932:	f007 fe41 	bl	80095b8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001936:	f107 010f 	add.w	r1, r7, #15
 800193a:	2364      	movs	r3, #100	; 0x64
 800193c:	2201      	movs	r2, #1
 800193e:	480a      	ldr	r0, [pc, #40]	; (8001968 <write_byte+0x58>)
 8001940:	f00a ffea 	bl	800c918 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001944:	1db9      	adds	r1, r7, #6
 8001946:	2364      	movs	r3, #100	; 0x64
 8001948:	2201      	movs	r2, #1
 800194a:	4807      	ldr	r0, [pc, #28]	; (8001968 <write_byte+0x58>)
 800194c:	f00a ffe4 	bl	800c918 <HAL_SPI_Transmit>
	CS_SET;
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001956:	4803      	ldr	r0, [pc, #12]	; (8001964 <write_byte+0x54>)
 8001958:	f007 fe2e 	bl	80095b8 <HAL_GPIO_WritePin>
}
 800195c:	bf00      	nop
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40020400 	.word	0x40020400
 8001968:	2003e80c 	.word	0x2003e80c

0800196c <IMU_init>:

uint16_t IMU_init() {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001976:	2000      	movs	r0, #0
 8001978:	f7ff ff9c 	bl	80018b4 <read_byte>
 800197c:	4603      	mov	r3, r0
 800197e:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001980:	797b      	ldrb	r3, [r7, #5]
 8001982:	2be0      	cmp	r3, #224	; 0xe0
 8001984:	d119      	bne.n	80019ba <IMU_init+0x4e>
		ret = 1;
 8001986:	2301      	movs	r3, #1
 8001988:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800198a:	2101      	movs	r1, #1
 800198c:	2006      	movs	r0, #6
 800198e:	f7ff ffbf 	bl	8001910 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001992:	2110      	movs	r1, #16
 8001994:	2003      	movs	r0, #3
 8001996:	f7ff ffbb 	bl	8001910 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800199a:	2120      	movs	r1, #32
 800199c:	207f      	movs	r0, #127	; 0x7f
 800199e:	f7ff ffb7 	bl	8001910 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 80019a2:	2106      	movs	r1, #6
 80019a4:	2001      	movs	r0, #1
 80019a6:	f7ff ffb3 	bl	8001910 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 80019aa:	2106      	movs	r1, #6
 80019ac:	2014      	movs	r0, #20
 80019ae:	f7ff ffaf 	bl	8001910 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80019b2:	2100      	movs	r1, #0
 80019b4:	207f      	movs	r0, #127	; 0x7f
 80019b6:	f7ff ffab 	bl	8001910 <write_byte>
	}
	return ret;
 80019ba:	88fb      	ldrh	r3, [r7, #6]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <read_gyro_data>:

void read_gyro_data() {
 80019c4:	b598      	push	{r3, r4, r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019c8:	2033      	movs	r0, #51	; 0x33
 80019ca:	f7ff ff73 	bl	80018b4 <read_byte>
 80019ce:	4603      	mov	r3, r0
 80019d0:	021b      	lsls	r3, r3, #8
 80019d2:	b21c      	sxth	r4, r3
 80019d4:	2034      	movs	r0, #52	; 0x34
 80019d6:	f7ff ff6d 	bl	80018b4 <read_byte>
 80019da:	4603      	mov	r3, r0
 80019dc:	b21b      	sxth	r3, r3
 80019de:	4323      	orrs	r3, r4
 80019e0:	b21a      	sxth	r2, r3
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <read_gyro_data+0x64>)
 80019e4:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80019e6:	2035      	movs	r0, #53	; 0x35
 80019e8:	f7ff ff64 	bl	80018b4 <read_byte>
 80019ec:	4603      	mov	r3, r0
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	b21c      	sxth	r4, r3
 80019f2:	2036      	movs	r0, #54	; 0x36
 80019f4:	f7ff ff5e 	bl	80018b4 <read_byte>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	4323      	orrs	r3, r4
 80019fe:	b21a      	sxth	r2, r3
 8001a00:	4b0a      	ldr	r3, [pc, #40]	; (8001a2c <read_gyro_data+0x68>)
 8001a02:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001a04:	2037      	movs	r0, #55	; 0x37
 8001a06:	f7ff ff55 	bl	80018b4 <read_byte>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	b21c      	sxth	r4, r3
 8001a10:	2038      	movs	r0, #56	; 0x38
 8001a12:	f7ff ff4f 	bl	80018b4 <read_byte>
 8001a16:	4603      	mov	r3, r0
 8001a18:	b21b      	sxth	r3, r3
 8001a1a:	4323      	orrs	r3, r4
 8001a1c:	b21a      	sxth	r2, r3
 8001a1e:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <read_gyro_data+0x6c>)
 8001a20:	801a      	strh	r2, [r3, #0]
}
 8001a22:	bf00      	nop
 8001a24:	bd98      	pop	{r3, r4, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2003e7a8 	.word	0x2003e7a8
 8001a2c:	2003e7a6 	.word	0x2003e7a6
 8001a30:	2003e7a0 	.word	0x2003e7a0

08001a34 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	801a      	strh	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	805a      	strh	r2, [r3, #2]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	809a      	strh	r2, [r3, #4]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	80da      	strh	r2, [r3, #6]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	811a      	strh	r2, [r3, #8]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	815a      	strh	r2, [r3, #10]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	60da      	str	r2, [r3, #12]
{

}
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001a80:	f7ff ff74 	bl	800196c <IMU_init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001a88:	f7ff fb0a 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f7ff fb16 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001a94:	4809      	ldr	r0, [pc, #36]	; (8001abc <_ZN3IMU4initEv+0x44>)
 8001a96:	f7ff fb3d 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f7ff fb0f 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001aa2:	89fb      	ldrh	r3, [r7, #14]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <_ZN3IMU4initEv+0x48>)
 8001aa8:	f7ff fb34 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001aac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ab0:	f006 faec 	bl	800808c <HAL_Delay>

}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	08017f5c 	.word	0x08017f5c
 8001ac0:	08017f68 	.word	0x08017f68
 8001ac4:	00000000 	.word	0x00000000

08001ac8 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001ad0:	f7ff ff78 	bl	80019c4 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <_ZN3IMU12updateValuesEv+0xa0>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001ade:	4b23      	ldr	r3, [pc, #140]	; (8001b6c <_ZN3IMU12updateValuesEv+0xa4>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	b21a      	sxth	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <_ZN3IMU12updateValuesEv+0xa8>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	b21a      	sxth	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fd2b 	bl	8000554 <__aeabi_i2d>
 8001afe:	a316      	add	r3, pc, #88	; (adr r3, 8001b58 <_ZN3IMU12updateValuesEv+0x90>)
 8001b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b04:	f7fe fd90 	bl	8000628 <__aeabi_dmul>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	4625      	mov	r5, r4
 8001b0e:	461c      	mov	r4, r3
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <_ZN3IMU12updateValuesEv+0xac>)
 8001b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fd1c 	bl	8000554 <__aeabi_i2d>
 8001b1c:	a310      	add	r3, pc, #64	; (adr r3, 8001b60 <_ZN3IMU12updateValuesEv+0x98>)
 8001b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b22:	f7fe fd81 	bl	8000628 <__aeabi_dmul>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	f7fe fbc5 	bl	80002bc <__adddf3>
 8001b32:	4603      	mov	r3, r0
 8001b34:	460c      	mov	r4, r1
 8001b36:	4618      	mov	r0, r3
 8001b38:	4621      	mov	r1, r4
 8001b3a:	f7ff f825 	bl	8000b88 <__aeabi_d2iz>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	b21a      	sxth	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001b4c:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <_ZN3IMU12updateValuesEv+0xac>)
 8001b4e:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001b50:	bf00      	nop
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bdb0      	pop	{r4, r5, r7, pc}
 8001b58:	eb851eb8 	.word	0xeb851eb8
 8001b5c:	3f9eb851 	.word	0x3f9eb851
 8001b60:	70a3d70a 	.word	0x70a3d70a
 8001b64:	3fef0a3d 	.word	0x3fef0a3d
 8001b68:	2003e7a8 	.word	0x2003e7a8
 8001b6c:	2003e7a6 	.word	0x2003e7a6
 8001b70:	2003e7a0 	.word	0x2003e7a0
 8001b74:	20000210 	.word	0x20000210

08001b78 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b98:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f7fe fceb 	bl	8000578 <__aeabi_f2d>
 8001ba2:	a316      	add	r3, pc, #88	; (adr r3, 8001bfc <_ZN3IMU8getOmegaEv+0x84>)
 8001ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba8:	f7fe fe68 	bl	800087c <__aeabi_ddiv>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4614      	mov	r4, r2
 8001bb2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001bb6:	a313      	add	r3, pc, #76	; (adr r3, 8001c04 <_ZN3IMU8getOmegaEv+0x8c>)
 8001bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	4629      	mov	r1, r5
 8001bc0:	f7fe fd32 	bl	8000628 <__aeabi_dmul>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	460c      	mov	r4, r1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	4621      	mov	r1, r4
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <_ZN3IMU8getOmegaEv+0x80>)
 8001bd2:	f7fe fe53 	bl	800087c <__aeabi_ddiv>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	460c      	mov	r4, r1
 8001bda:	4618      	mov	r0, r3
 8001bdc:	4621      	mov	r1, r4
 8001bde:	f7ff f81b 	bl	8000c18 <__aeabi_d2f>
 8001be2:	4603      	mov	r3, r0
 8001be4:	ee07 3a90 	vmov	s15, r3
}
 8001be8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	f3af 8000 	nop.w
 8001bf8:	40668000 	.word	0x40668000
 8001bfc:	66666666 	.word	0x66666666
 8001c00:	40306666 	.word	0x40306666
 8001c04:	54411744 	.word	0x54411744
 8001c08:	400921fb 	.word	0x400921fb

08001c0c <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0e:	b08b      	sub	sp, #44	; 0x2c
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001c14:	466b      	mov	r3, sp
 8001c16:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001c18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c1c:	f006 fa36 	bl	800808c <HAL_Delay>
	lcd_clear();
 8001c20:	f7ff fa3e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c24:	2100      	movs	r1, #0
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7ff fa4a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001c2c:	4840      	ldr	r0, [pc, #256]	; (8001d30 <_ZN3IMU11calibrationEv+0x124>)
 8001c2e:	f7ff fa71 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c32:	2101      	movs	r1, #1
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7ff fa43 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001c3a:	483e      	ldr	r0, [pc, #248]	; (8001d34 <_ZN3IMU11calibrationEv+0x128>)
 8001c3c:	f7ff fa6a 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001c40:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c44:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001c46:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c4a:	1e5d      	subs	r5, r3, #1
 8001c4c:	61bd      	str	r5, [r7, #24]
 8001c4e:	462b      	mov	r3, r5
 8001c50:	3301      	adds	r3, #1
 8001c52:	4619      	mov	r1, r3
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	f04f 0400 	mov.w	r4, #0
 8001c60:	0154      	lsls	r4, r2, #5
 8001c62:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c66:	014b      	lsls	r3, r1, #5
 8001c68:	462b      	mov	r3, r5
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	f04f 0400 	mov.w	r4, #0
 8001c7a:	0154      	lsls	r4, r2, #5
 8001c7c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c80:	014b      	lsls	r3, r1, #5
 8001c82:	462b      	mov	r3, r5
 8001c84:	3301      	adds	r3, #1
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	3303      	adds	r3, #3
 8001c8a:	3307      	adds	r3, #7
 8001c8c:	08db      	lsrs	r3, r3, #3
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	ebad 0d03 	sub.w	sp, sp, r3
 8001c94:	466b      	mov	r3, sp
 8001c96:	3303      	adds	r3, #3
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	83fb      	strh	r3, [r7, #30]
 8001ca2:	8bfa      	ldrh	r2, [r7, #30]
 8001ca4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	da13      	bge.n	8001cd4 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001cb2:	8bfb      	ldrh	r3, [r7, #30]
 8001cb4:	ee07 2a90 	vmov	s15, r2
 8001cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f006 f9e0 	bl	800808c <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001ccc:	8bfb      	ldrh	r3, [r7, #30]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	83fb      	strh	r3, [r7, #30]
 8001cd2:	e7e6      	b.n	8001ca2 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	462b      	mov	r3, r5
 8001cdc:	3301      	adds	r3, #1
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4413      	add	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d00e      	beq.n	8001d0a <_ZN3IMU11calibrationEv+0xfe>
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	edd3 7a00 	vldr	s15, [r3]
 8001cf6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	3304      	adds	r3, #4
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
 8001d08:	e7ec      	b.n	8001ce4 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001d0a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d16:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	edc3 7a03 	vstr	s15, [r3, #12]
 8001d24:	46b5      	mov	sp, r6
}
 8001d26:	bf00      	nop
 8001d28:	372c      	adds	r7, #44	; 0x2c
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	08017f6c 	.word	0x08017f6c
 8001d34:	08017f78 	.word	0x08017f78

08001d38 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af02      	add	r7, sp, #8
 8001d3e:	4603      	mov	r3, r0
 8001d40:	460a      	mov	r2, r1
 8001d42:	71fb      	strb	r3, [r7, #7]
 8001d44:	4613      	mov	r3, r2
 8001d46:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d48:	79bb      	ldrb	r3, [r7, #6]
 8001d4a:	b299      	uxth	r1, r3
 8001d4c:	1dfa      	adds	r2, r7, #7
 8001d4e:	2364      	movs	r3, #100	; 0x64
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	480c      	ldr	r0, [pc, #48]	; (8001d88 <INA260_read+0x50>)
 8001d56:	f007 fd81 	bl	800985c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d5a:	79bb      	ldrb	r3, [r7, #6]
 8001d5c:	b299      	uxth	r1, r3
 8001d5e:	f107 020c 	add.w	r2, r7, #12
 8001d62:	2364      	movs	r3, #100	; 0x64
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	2302      	movs	r3, #2
 8001d68:	4807      	ldr	r0, [pc, #28]	; (8001d88 <INA260_read+0x50>)
 8001d6a:	f007 fe75 	bl	8009a58 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d6e:	7b3b      	ldrb	r3, [r7, #12]
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	7b7b      	ldrb	r3, [r7, #13]
 8001d76:	b21b      	sxth	r3, r3
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d7e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	2003e9c0 	.word	0x2003e9c0

08001d8c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af02      	add	r7, sp, #8
 8001d92:	4604      	mov	r4, r0
 8001d94:	4608      	mov	r0, r1
 8001d96:	4611      	mov	r1, r2
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4623      	mov	r3, r4
 8001d9c:	71fb      	strb	r3, [r7, #7]
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71bb      	strb	r3, [r7, #6]
 8001da2:	460b      	mov	r3, r1
 8001da4:	717b      	strb	r3, [r7, #5]
 8001da6:	4613      	mov	r3, r2
 8001da8:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	733b      	strb	r3, [r7, #12]
 8001dae:	79bb      	ldrb	r3, [r7, #6]
 8001db0:	737b      	strb	r3, [r7, #13]
 8001db2:	797b      	ldrb	r3, [r7, #5]
 8001db4:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001db6:	793b      	ldrb	r3, [r7, #4]
 8001db8:	b299      	uxth	r1, r3
 8001dba:	f107 020c 	add.w	r2, r7, #12
 8001dbe:	2364      	movs	r3, #100	; 0x64
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	4803      	ldr	r0, [pc, #12]	; (8001dd4 <INA260_write+0x48>)
 8001dc6:	f007 fd49 	bl	800985c <HAL_I2C_Master_Transmit>
}
 8001dca:	bf00      	nop
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2003e9c0 	.word	0x2003e9c0

08001dd8 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
 8001de2:	460b      	mov	r3, r1
 8001de4:	71bb      	strb	r3, [r7, #6]
 8001de6:	4613      	mov	r3, r2
 8001de8:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001dea:	797b      	ldrb	r3, [r7, #5]
 8001dec:	79ba      	ldrb	r2, [r7, #6]
 8001dee:	79f9      	ldrb	r1, [r7, #7]
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7ff ffcb 	bl	8001d8c <INA260_write>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	21df      	movs	r1, #223	; 0xdf
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f7ff ffe2 	bl	8001dd8 <setConfig>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
{

}
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4618      	mov	r0, r3
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e44:	482a      	ldr	r0, [pc, #168]	; (8001ef0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e46:	f007 fb9f 	bl	8009588 <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <_ZN8JoyStick8getValueEv+0x2e>
 8001e5a:	89fb      	ldrh	r3, [r7, #14]
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e62:	2101      	movs	r1, #1
 8001e64:	4823      	ldr	r0, [pc, #140]	; (8001ef4 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e66:	f007 fb8f 	bl	8009588 <HAL_GPIO_ReadPin>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	bf0c      	ite	eq
 8001e70:	2301      	moveq	r3, #1
 8001e72:	2300      	movne	r3, #0
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <_ZN8JoyStick8getValueEv+0x4e>
 8001e7a:	89fb      	ldrh	r3, [r7, #14]
 8001e7c:	f043 0302 	orr.w	r3, r3, #2
 8001e80:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e86:	481a      	ldr	r0, [pc, #104]	; (8001ef0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e88:	f007 fb7e 	bl	8009588 <HAL_GPIO_ReadPin>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <_ZN8JoyStick8getValueEv+0x70>
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001ea4:	2104      	movs	r1, #4
 8001ea6:	4814      	ldr	r0, [pc, #80]	; (8001ef8 <_ZN8JoyStick8getValueEv+0xc4>)
 8001ea8:	f007 fb6e 	bl	8009588 <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <_ZN8JoyStick8getValueEv+0x90>
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f043 0308 	orr.w	r3, r3, #8
 8001ec2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	480a      	ldr	r0, [pc, #40]	; (8001ef0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001ec8:	f007 fb5e 	bl	8009588 <HAL_GPIO_ReadPin>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	bf0c      	ite	eq
 8001ed2:	2301      	moveq	r3, #1
 8001ed4:	2300      	movne	r3, #0
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d003      	beq.n	8001ee4 <_ZN8JoyStick8getValueEv+0xb0>
 8001edc:	89fb      	ldrh	r3, [r7, #14]
 8001ede:	f043 0310 	orr.w	r3, r3, #16
 8001ee2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ee4:	89fb      	ldrh	r3, [r7, #14]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40020c00 	.word	0x40020c00
 8001ef8:	40020400 	.word	0x40020400

08001efc <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	2b52      	cmp	r3, #82	; 0x52
 8001f0c:	d112      	bne.n	8001f34 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f14:	4856      	ldr	r0, [pc, #344]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f16:	f007 fb4f 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f20:	4853      	ldr	r0, [pc, #332]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f22:	f007 fb49 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f2c:	4850      	ldr	r0, [pc, #320]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f2e:	f007 fb43 	bl	80095b8 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f32:	e098      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	2b47      	cmp	r3, #71	; 0x47
 8001f38:	d112      	bne.n	8001f60 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f40:	484b      	ldr	r0, [pc, #300]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f42:	f007 fb39 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f46:	2200      	movs	r2, #0
 8001f48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f4c:	4848      	ldr	r0, [pc, #288]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f4e:	f007 fb33 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f58:	4845      	ldr	r0, [pc, #276]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f5a:	f007 fb2d 	bl	80095b8 <HAL_GPIO_WritePin>
}
 8001f5e:	e082      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f60:	78fb      	ldrb	r3, [r7, #3]
 8001f62:	2b42      	cmp	r3, #66	; 0x42
 8001f64:	d112      	bne.n	8001f8c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f66:	2201      	movs	r2, #1
 8001f68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f6c:	4840      	ldr	r0, [pc, #256]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f6e:	f007 fb23 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f78:	483d      	ldr	r0, [pc, #244]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f7a:	f007 fb1d 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f84:	483a      	ldr	r0, [pc, #232]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f86:	f007 fb17 	bl	80095b8 <HAL_GPIO_WritePin>
}
 8001f8a:	e06c      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	2b43      	cmp	r3, #67	; 0x43
 8001f90:	d112      	bne.n	8001fb8 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f98:	4835      	ldr	r0, [pc, #212]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f9a:	f007 fb0d 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fa4:	4832      	ldr	r0, [pc, #200]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fa6:	f007 fb07 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fb0:	482f      	ldr	r0, [pc, #188]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fb2:	f007 fb01 	bl	80095b8 <HAL_GPIO_WritePin>
}
 8001fb6:	e056      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	2b4d      	cmp	r3, #77	; 0x4d
 8001fbc:	d112      	bne.n	8001fe4 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc4:	482a      	ldr	r0, [pc, #168]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fc6:	f007 faf7 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fd0:	4827      	ldr	r0, [pc, #156]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fd2:	f007 faf1 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fdc:	4824      	ldr	r0, [pc, #144]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fde:	f007 faeb 	bl	80095b8 <HAL_GPIO_WritePin>
}
 8001fe2:	e040      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001fe4:	78fb      	ldrb	r3, [r7, #3]
 8001fe6:	2b59      	cmp	r3, #89	; 0x59
 8001fe8:	d112      	bne.n	8002010 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fea:	2200      	movs	r2, #0
 8001fec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ff0:	481f      	ldr	r0, [pc, #124]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001ff2:	f007 fae1 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ffc:	481c      	ldr	r0, [pc, #112]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001ffe:	f007 fadb 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002002:	2201      	movs	r2, #1
 8002004:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002008:	4819      	ldr	r0, [pc, #100]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800200a:	f007 fad5 	bl	80095b8 <HAL_GPIO_WritePin>
}
 800200e:	e02a      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002010:	78fb      	ldrb	r3, [r7, #3]
 8002012:	2b57      	cmp	r3, #87	; 0x57
 8002014:	d112      	bne.n	800203c <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800201c:	4814      	ldr	r0, [pc, #80]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800201e:	f007 facb 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002022:	2200      	movs	r2, #0
 8002024:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002028:	4811      	ldr	r0, [pc, #68]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800202a:	f007 fac5 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800202e:	2200      	movs	r2, #0
 8002030:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002034:	480e      	ldr	r0, [pc, #56]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8002036:	f007 fabf 	bl	80095b8 <HAL_GPIO_WritePin>
}
 800203a:	e014      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	2b7e      	cmp	r3, #126	; 0x7e
 8002040:	d111      	bne.n	8002066 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002042:	2201      	movs	r2, #1
 8002044:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002048:	4809      	ldr	r0, [pc, #36]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800204a:	f007 fab5 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800204e:	2201      	movs	r2, #1
 8002050:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002054:	4806      	ldr	r0, [pc, #24]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8002056:	f007 faaf 	bl	80095b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002060:	4803      	ldr	r0, [pc, #12]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8002062:	f007 faa9 	bl	80095b8 <HAL_GPIO_WritePin>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40020000 	.word	0x40020000

08002074 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
 8002080:	4613      	mov	r3, r2
 8002082:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d106      	bne.n	800209a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800208c:	2201      	movs	r2, #1
 800208e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002092:	4813      	ldr	r0, [pc, #76]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 8002094:	f007 fa90 	bl	80095b8 <HAL_GPIO_WritePin>
 8002098:	e009      	b.n	80020ae <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800209a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d105      	bne.n	80020ae <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 80020aa:	f007 fa85 	bl	80095b8 <HAL_GPIO_WritePin>

	if(r_status == 1)
 80020ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d106      	bne.n	80020c4 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80020b6:	2201      	movs	r2, #1
 80020b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020bc:	4808      	ldr	r0, [pc, #32]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 80020be:	f007 fa7b 	bl	80095b8 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020c2:	e009      	b.n	80020d8 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d105      	bne.n	80020d8 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020cc:	2200      	movs	r2, #0
 80020ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020d2:	4803      	ldr	r0, [pc, #12]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 80020d4:	f007 fa70 	bl	80095b8 <HAL_GPIO_WritePin>
}
 80020d8:	bf00      	nop
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40020000 	.word	0x40020000

080020e4 <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b092      	sub	sp, #72	; 0x48
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff fe92 	bl	8001e1c <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	637b      	str	r3, [r7, #52]	; 0x34
 80020fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fe:	647b      	str	r3, [r7, #68]	; 0x44
 8002100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002102:	331c      	adds	r3, #28
 8002104:	633b      	str	r3, [r7, #48]	; 0x30
 8002106:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210a:	429a      	cmp	r2, r3
 800210c:	d008      	beq.n	8002120 <_ZN10LineSensorC1Ev+0x3c>
 800210e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002110:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 8002112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002114:	2200      	movs	r2, #0
 8002116:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800211a:	3302      	adds	r3, #2
 800211c:	647b      	str	r3, [r7, #68]	; 0x44
 800211e:	e7f2      	b.n	8002106 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
 8002128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212a:	643b      	str	r3, [r7, #64]	; 0x40
 800212c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212e:	3338      	adds	r3, #56	; 0x38
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
 8002132:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	429a      	cmp	r2, r3
 8002138:	d009      	beq.n	800214e <_ZN10LineSensorC1Ev+0x6a>
 800213a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800213c:	623b      	str	r3, [r7, #32]
		s = 0;
 800213e:	6a3b      	ldr	r3, [r7, #32]
 8002140:	f04f 0200 	mov.w	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002148:	3304      	adds	r3, #4
 800214a:	643b      	str	r3, [r7, #64]	; 0x40
 800214c:	e7f1      	b.n	8002132 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002154:	61fb      	str	r3, [r7, #28]
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3338      	adds	r3, #56	; 0x38
 800215e:	61bb      	str	r3, [r7, #24]
 8002160:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	429a      	cmp	r2, r3
 8002166:	d009      	beq.n	800217c <_ZN10LineSensorC1Ev+0x98>
 8002168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800216a:	617b      	str	r3, [r7, #20]
		m = 0;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002176:	3304      	adds	r3, #4
 8002178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800217a:	e7f1      	b.n	8002160 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	3338      	adds	r3, #56	; 0x38
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	429a      	cmp	r2, r3
 8002194:	d009      	beq.n	80021aa <_ZN10LineSensorC1Ev+0xc6>
 8002196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002198:	60bb      	str	r3, [r7, #8]
		s = 1;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021a0:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80021a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021a4:	3304      	adds	r3, #4
 80021a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80021a8:	e7f1      	b.n	800218e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4618      	mov	r0, r3
 80021ae:	3748      	adds	r7, #72	; 0x48
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	220e      	movs	r2, #14
 80021c0:	4619      	mov	r1, r3
 80021c2:	4803      	ldr	r0, [pc, #12]	; (80021d0 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021c4:	f005 ffc8 	bl	8008158 <HAL_ADC_Start_DMA>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	2003e8e4 	.word	0x2003e8e4

080021d4 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b0d      	cmp	r3, #13
 80021e4:	dc2f      	bgt.n	8002246 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3392      	adds	r3, #146	; 0x92
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3304      	adds	r3, #4
 80021f2:	ed93 7a00 	vldr	s14, [r3]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	33a0      	adds	r3, #160	; 0xa0
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	4413      	add	r3, r2
 8002210:	3304      	adds	r3, #4
 8002212:	edd3 7a00 	vldr	s15, [r3]
 8002216:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800221a:	4b14      	ldr	r3, [pc, #80]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	4619      	mov	r1, r3
 8002220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	460b      	mov	r3, r1
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	1a5b      	subs	r3, r3, r1
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	68f9      	ldr	r1, [r7, #12]
 8002230:	440b      	add	r3, r1
 8002232:	3306      	adds	r3, #6
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	3304      	adds	r3, #4
 800223a:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	3301      	adds	r3, #1
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	e7cc      	b.n	80021e0 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002246:	4b09      	ldr	r3, [pc, #36]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002250:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b09      	cmp	r3, #9
 8002258:	d902      	bls.n	8002260 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]


}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	2000021c 	.word	0x2000021c

08002270 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002270:	b5b0      	push	{r4, r5, r7, lr}
 8002272:	b08e      	sub	sp, #56	; 0x38
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002278:	2300      	movs	r3, #0
 800227a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800227e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002282:	2b0d      	cmp	r3, #13
 8002284:	f200 80b8 	bhi.w	80023f8 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002288:	2300      	movs	r3, #0
 800228a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800228e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002292:	2b09      	cmp	r3, #9
 8002294:	d81c      	bhi.n	80022d0 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002296:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800229a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800229e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4423      	add	r3, r4
 80022ae:	3306      	adds	r3, #6
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4403      	add	r3, r0
 80022b4:	3304      	adds	r3, #4
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	008b      	lsls	r3, r1, #2
 80022ba:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80022be:	440b      	add	r3, r1
 80022c0:	3b30      	subs	r3, #48	; 0x30
 80022c2:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022c8:	3301      	adds	r3, #1
 80022ca:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022ce:	e7de      	b.n	800228e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022d0:	2300      	movs	r3, #0
 80022d2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022d6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022da:	2b09      	cmp	r3, #9
 80022dc:	d84d      	bhi.n	800237a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022de:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022e2:	3301      	adds	r3, #1
 80022e4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80022e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022ec:	2b09      	cmp	r3, #9
 80022ee:	d83e      	bhi.n	800236e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80022f0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022fa:	4413      	add	r3, r2
 80022fc:	3b30      	subs	r3, #48	; 0x30
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800230c:	4413      	add	r3, r2
 800230e:	3b30      	subs	r3, #48	; 0x30
 8002310:	edd3 7a00 	vldr	s15, [r3]
 8002314:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231c:	d521      	bpl.n	8002362 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 800231e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002328:	4413      	add	r3, r2
 800232a:	3b30      	subs	r3, #48	; 0x30
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002330:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002334:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002338:	0092      	lsls	r2, r2, #2
 800233a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800233e:	440a      	add	r2, r1
 8002340:	3a30      	subs	r2, #48	; 0x30
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800234a:	440b      	add	r3, r1
 800234c:	3b30      	subs	r3, #48	; 0x30
 800234e:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002350:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800235a:	4413      	add	r3, r2
 800235c:	3b30      	subs	r3, #48	; 0x30
 800235e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002360:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002362:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002366:	3301      	adds	r3, #1
 8002368:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800236c:	e7bc      	b.n	80022e8 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800236e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002372:	3301      	adds	r3, #1
 8002374:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002378:	e7ad      	b.n	80022d6 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe f8fb 	bl	8000578 <__aeabi_f2d>
 8002382:	a32a      	add	r3, pc, #168	; (adr r3, 800242c <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 8002384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002388:	f7fe f94e 	bl	8000628 <__aeabi_dmul>
 800238c:	4603      	mov	r3, r0
 800238e:	460c      	mov	r4, r1
 8002390:	4625      	mov	r5, r4
 8002392:	461c      	mov	r4, r3
 8002394:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002398:	4a21      	ldr	r2, [pc, #132]	; (8002420 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe f8e9 	bl	8000578 <__aeabi_f2d>
 80023a6:	a31c      	add	r3, pc, #112	; (adr r3, 8002418 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 80023a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ac:	f7fe f93c 	bl	8000628 <__aeabi_dmul>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4620      	mov	r0, r4
 80023b6:	4629      	mov	r1, r5
 80023b8:	f7fd ff80 	bl	80002bc <__adddf3>
 80023bc:	4603      	mov	r3, r0
 80023be:	460c      	mov	r4, r1
 80023c0:	461a      	mov	r2, r3
 80023c2:	4623      	mov	r3, r4
 80023c4:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80023c8:	4610      	mov	r0, r2
 80023ca:	4619      	mov	r1, r3
 80023cc:	f7fe fc24 	bl	8000c18 <__aeabi_d2f>
 80023d0:	4601      	mov	r1, r0
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80023de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023e2:	69fa      	ldr	r2, [r7, #28]
 80023e4:	490e      	ldr	r1, [pc, #56]	; (8002420 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	440b      	add	r3, r1
 80023ea:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023f0:	3301      	adds	r3, #1
 80023f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023f6:	e742      	b.n	800227e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80023fe:	4a09      	ldr	r2, [pc, #36]	; (8002424 <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 8002400:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8002408:	4a07      	ldr	r2, [pc, #28]	; (8002428 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 800240a:	6013      	str	r3, [r2, #0]
}
 800240c:	bf00      	nop
 800240e:	3738      	adds	r7, #56	; 0x38
 8002410:	46bd      	mov	sp, r7
 8002412:	bdb0      	pop	{r4, r5, r7, pc}
 8002414:	f3af 8000 	nop.w
 8002418:	66666666 	.word	0x66666666
 800241c:	3fee6666 	.word	0x3fee6666
 8002420:	20000220 	.word	0x20000220
 8002424:	20000214 	.word	0x20000214
 8002428:	20000218 	.word	0x20000218
 800242c:	9999999a 	.word	0x9999999a
 8002430:	3fa99999 	.word	0x3fa99999

08002434 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b0a0      	sub	sp, #128	; 0x80
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 800243c:	2064      	movs	r0, #100	; 0x64
 800243e:	f005 fe25 	bl	800808c <HAL_Delay>

	lcd_clear();
 8002442:	f7fe fe2d 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002446:	2100      	movs	r1, #0
 8002448:	2000      	movs	r0, #0
 800244a:	f7fe fe39 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800244e:	4886      	ldr	r0, [pc, #536]	; (8002668 <_ZN10LineSensor11calibrationEv+0x234>)
 8002450:	f7fe fe60 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002454:	2101      	movs	r1, #1
 8002456:	2000      	movs	r0, #0
 8002458:	f7fe fe32 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 800245c:	4883      	ldr	r0, [pc, #524]	; (800266c <_ZN10LineSensor11calibrationEv+0x238>)
 800245e:	f7fe fe59 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002462:	2300      	movs	r3, #0
 8002464:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002468:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800246c:	2b0d      	cmp	r3, #13
 800246e:	d823      	bhi.n	80024b8 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002470:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002474:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	32b0      	adds	r2, #176	; 0xb0
 800247c:	0092      	lsls	r2, r2, #2
 800247e:	440a      	add	r2, r1
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002488:	440b      	add	r3, r1
 800248a:	3b40      	subs	r3, #64	; 0x40
 800248c:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800248e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002492:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	32b0      	adds	r2, #176	; 0xb0
 800249a:	0092      	lsls	r2, r2, #2
 800249c:	440a      	add	r2, r1
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80024a6:	440b      	add	r3, r1
 80024a8:	3b78      	subs	r3, #120	; 0x78
 80024aa:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024ac:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80024b0:	3301      	adds	r3, #1
 80024b2:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80024b6:	e7d7      	b.n	8002468 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff fcb8 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	bf14      	ite	ne
 80024ca:	2301      	movne	r3, #1
 80024cc:	2300      	moveq	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d079      	beq.n	80025c8 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024d4:	2300      	movs	r3, #0
 80024d6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80024da:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024de:	2b0d      	cmp	r3, #13
 80024e0:	d850      	bhi.n	8002584 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80024e2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80024ec:	4413      	add	r3, r2
 80024ee:	3b40      	subs	r3, #64	; 0x40
 80024f0:	ed93 7a00 	vldr	s14, [r3]
 80024f4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	33b0      	adds	r3, #176	; 0xb0
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	edd3 7a00 	vldr	s15, [r3]
 8002504:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250c:	d50f      	bpl.n	800252e <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 800250e:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8002512:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	32b0      	adds	r2, #176	; 0xb0
 800251a:	0092      	lsls	r2, r2, #2
 800251c:	440a      	add	r2, r1
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002526:	440b      	add	r3, r1
 8002528:	3b40      	subs	r3, #64	; 0x40
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	e024      	b.n	8002578 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800252e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002538:	4413      	add	r3, r2
 800253a:	3b78      	subs	r3, #120	; 0x78
 800253c:	ed93 7a00 	vldr	s14, [r3]
 8002540:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	33b0      	adds	r3, #176	; 0xb0
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002558:	dd0e      	ble.n	8002578 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800255a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800255e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	32b0      	adds	r2, #176	; 0xb0
 8002566:	0092      	lsls	r2, r2, #2
 8002568:	440a      	add	r2, r1
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002572:	440b      	add	r3, r1
 8002574:	3b78      	subs	r3, #120	; 0x78
 8002576:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002578:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800257c:	3301      	adds	r3, #1
 800257e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002582:	e7aa      	b.n	80024da <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800258a:	4618      	mov	r0, r3
 800258c:	f002 f8a2 	bl	80046d4 <_ZN12RotarySwitch8getValueEv>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	bf0c      	ite	eq
 8002596:	2301      	moveq	r3, #1
 8002598:	2300      	movne	r3, #0
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d009      	beq.n	80025b4 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025a6:	2201      	movs	r2, #1
 80025a8:	f04f 31ff 	mov.w	r1, #4294967295
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fd61 	bl	8002074 <_ZN3LED2LREaa>
 80025b2:	e781      	b.n	80024b8 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025ba:	2200      	movs	r2, #0
 80025bc:	f04f 31ff 	mov.w	r1, #4294967295
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fd57 	bl	8002074 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025c6:	e777      	b.n	80024b8 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025c8:	2300      	movs	r3, #0
 80025ca:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80025ce:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025d2:	2b0d      	cmp	r3, #13
 80025d4:	d826      	bhi.n	8002624 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80025d6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025e0:	4413      	add	r3, r2
 80025e2:	3b40      	subs	r3, #64	; 0x40
 80025e4:	ed93 7a00 	vldr	s14, [r3]
 80025e8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025f2:	4413      	add	r3, r2
 80025f4:	3b78      	subs	r3, #120	; 0x78
 80025f6:	edd3 7a00 	vldr	s15, [r3]
 80025fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025fe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002602:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002670 <_ZN10LineSensor11calibrationEv+0x23c>
 8002606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	3392      	adds	r3, #146	; 0x92
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	3304      	adds	r3, #4
 8002614:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002618:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800261c:	3301      	adds	r3, #1
 800261e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002622:	e7d4      	b.n	80025ce <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002624:	2300      	movs	r3, #0
 8002626:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800262a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800262e:	2b0d      	cmp	r3, #13
 8002630:	d815      	bhi.n	800265e <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002632:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8002636:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800263a:	0092      	lsls	r2, r2, #2
 800263c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002640:	440a      	add	r2, r1
 8002642:	3a78      	subs	r2, #120	; 0x78
 8002644:	6812      	ldr	r2, [r2, #0]
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	33a0      	adds	r3, #160	; 0xa0
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	3304      	adds	r3, #4
 8002650:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002652:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002656:	3301      	adds	r3, #1
 8002658:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800265c:	e7e5      	b.n	800262a <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 800265e:	bf00      	nop
 8002660:	3780      	adds	r7, #128	; 0x80
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	08017f84 	.word	0x08017f84
 800266c:	08017f90 	.word	0x08017f90
 8002670:	447a0000 	.word	0x447a0000

08002674 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002674:	b480      	push	{r7}
 8002676:	b089      	sub	sp, #36	; 0x24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	83fb      	strh	r3, [r7, #30]
	static uint16_t cnt = 0;
	static bool flag = false;

	for(const auto & s : sensor){
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	61bb      	str	r3, [r7, #24]
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	3338      	adds	r3, #56	; 0x38
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	429a      	cmp	r2, r3
 8002698:	d012      	beq.n	80026c0 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	60fb      	str	r3, [r7, #12]
		if(s >= 700) out_cnt++;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	edd3 7a00 	vldr	s15, [r3]
 80026a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002714 <_ZN10LineSensor13emergencyStopEv+0xa0>
 80026a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b0:	db02      	blt.n	80026b8 <_ZN10LineSensor13emergencyStopEv+0x44>
 80026b2:	8bfb      	ldrh	r3, [r7, #30]
 80026b4:	3301      	adds	r3, #1
 80026b6:	83fb      	strh	r3, [r7, #30]
	for(const auto & s : sensor){
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	3304      	adds	r3, #4
 80026bc:	61bb      	str	r3, [r7, #24]
 80026be:	e7e8      	b.n	8002692 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	if(out_cnt >= AD_DATA_SIZE){
 80026c0:	8bfb      	ldrh	r3, [r7, #30]
 80026c2:	2b0d      	cmp	r3, #13
 80026c4:	d906      	bls.n	80026d4 <_ZN10LineSensor13emergencyStopEv+0x60>
		cnt++;
 80026c6:	4b14      	ldr	r3, [pc, #80]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026c8:	881b      	ldrh	r3, [r3, #0]
 80026ca:	3301      	adds	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	4b12      	ldr	r3, [pc, #72]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d0:	801a      	strh	r2, [r3, #0]
 80026d2:	e002      	b.n	80026da <_ZN10LineSensor13emergencyStopEv+0x66>
	}
	else{
		cnt = 0;
 80026d4:	4b10      	ldr	r3, [pc, #64]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 50){
 80026da:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	2b31      	cmp	r3, #49	; 0x31
 80026e0:	d903      	bls.n	80026ea <_ZN10LineSensor13emergencyStopEv+0x76>
		flag = true;
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026e4:	2201      	movs	r2, #1
 80026e6:	701a      	strb	r2, [r3, #0]
 80026e8:	e002      	b.n	80026f0 <_ZN10LineSensor13emergencyStopEv+0x7c>
	}
	else flag = false;
 80026ea:	4b0c      	ldr	r3, [pc, #48]	; (800271c <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80026f0:	4b09      	ldr	r3, [pc, #36]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	f242 720f 	movw	r2, #9999	; 0x270f
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d903      	bls.n	8002704 <_ZN10LineSensor13emergencyStopEv+0x90>
 80026fc:	4b06      	ldr	r3, [pc, #24]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8002702:	801a      	strh	r2, [r3, #0]

	return flag;
 8002704:	4b05      	ldr	r3, [pc, #20]	; (800271c <_ZN10LineSensor13emergencyStopEv+0xa8>)
 8002706:	781b      	ldrb	r3, [r3, #0]

}
 8002708:	4618      	mov	r0, r3
 800270a:	3724      	adds	r7, #36	; 0x24
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	442f0000 	.word	0x442f0000
 8002718:	20000258 	.word	0x20000258
 800271c:	2000025a 	.word	0x2000025a

08002720 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	ed87 0a01 	vstr	s0, [r7, #4]
 800272a:	edd7 7a01 	vldr	s15, [r7, #4]
 800272e:	eef0 7ae7 	vabs.f32	s15, s15
 8002732:	eeb0 0a67 	vmov.f32	s0, s15
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU>:
float mon_ave_l, mon_ave_r;
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu) :
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0), kp_velo_(0), kd_velo_(0), ki_velo_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	625a      	str	r2, [r3, #36]	; 0x24
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	629a      	str	r2, [r3, #40]	; 0x28
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	62da      	str	r2, [r3, #44]	; 0x2c
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	631a      	str	r2, [r3, #48]	; 0x30
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	635a      	str	r2, [r3, #52]	; 0x34
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	639a      	str	r2, [r3, #56]	; 0x38
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f04f 0200 	mov.w	r2, #0
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	679a      	str	r2, [r3, #120]	; 0x78
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	67da      	str	r2, [r3, #124]	; 0x7c
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80027be:	3348      	adds	r3, #72	; 0x48
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027cc:	330c      	adds	r3, #12
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027d8:	330e      	adds	r3, #14
 80027da:	2200      	movs	r2, #0
 80027dc:	801a      	strh	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027e4:	3310      	adds	r3, #16
 80027e6:	2200      	movs	r2, #0
 80027e8:	801a      	strh	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80027f0:	3344      	adds	r3, #68	; 0x44
 80027f2:	2200      	movs	r2, #0
 80027f4:	801a      	strh	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80027fc:	3346      	adds	r3, #70	; 0x46
 80027fe:	2200      	movs	r2, #0
 8002800:	801a      	strh	r2, [r3, #0]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002808:	3348      	adds	r3, #72	; 0x48
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002814:	3349      	adds	r3, #73	; 0x49
 8002816:	2200      	movs	r2, #0
 8002818:	701a      	strb	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002820:	334a      	adds	r3, #74	; 0x4a
 8002822:	2200      	movs	r2, #0
 8002824:	701a      	strb	r2, [r3, #0]
{
	motor_ = motor;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a3a      	ldr	r2, [r7, #32]
 800283c:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002842:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002848:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800284e:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002854:	621a      	str	r2, [r3, #32]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002856:	2300      	movs	r3, #0
 8002858:	82fb      	strh	r3, [r7, #22]
 800285a:	8afb      	ldrh	r3, [r7, #22]
 800285c:	f241 726f 	movw	r2, #5999	; 0x176f
 8002860:	4293      	cmp	r3, r2
 8002862:	d80e      	bhi.n	8002882 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU+0x142>
		velocity_table_[i] = 0;
 8002864:	8afb      	ldrh	r3, [r7, #22]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 800286c:	3312      	adds	r3, #18
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	3304      	adds	r3, #4
 8002874:	f04f 0200 	mov.w	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800287a:	8afb      	ldrh	r3, [r7, #22]
 800287c:	3301      	adds	r3, #1
 800287e:	82fb      	strh	r3, [r7, #22]
 8002880:	e7eb      	b.n	800285a <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU+0x11a>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002882:	2300      	movs	r3, #0
 8002884:	82bb      	strh	r3, [r7, #20]
 8002886:	8abb      	ldrh	r3, [r7, #20]
 8002888:	2b63      	cmp	r3, #99	; 0x63
 800288a:	d80e      	bhi.n	80028aa <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU+0x16a>
		crossline_distance_[i] = 0;
 800288c:	8abb      	ldrh	r3, [r7, #20]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002894:	3304      	adds	r3, #4
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	3304      	adds	r3, #4
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 80028a2:	8abb      	ldrh	r3, [r7, #20]
 80028a4:	3301      	adds	r3, #1
 80028a6:	82bb      	strh	r3, [r7, #20]
 80028a8:	e7ed      	b.n	8002886 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU+0x146>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 80028aa:	2300      	movs	r3, #0
 80028ac:	827b      	strh	r3, [r7, #18]
 80028ae:	8a7b      	ldrh	r3, [r7, #18]
 80028b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028b4:	d20e      	bcs.n	80028d4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU+0x194>
		sideline_distance_[i] = 0;
 80028b6:	8a7b      	ldrh	r3, [r7, #18]
 80028b8:	68fa      	ldr	r2, [r7, #12]
 80028ba:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 80028be:	3328      	adds	r3, #40	; 0x28
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	3304      	adds	r3, #4
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 80028cc:	8a7b      	ldrh	r3, [r7, #18]
 80028ce:	3301      	adds	r3, #1
 80028d0:	827b      	strh	r3, [r7, #18]
 80028d2:	e7ec      	b.n	80028ae <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU+0x16e>
	}
}
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4618      	mov	r0, r3
 80028d8:	371c      	adds	r7, #28
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	0000      	movs	r0, r0
 80028e4:	0000      	movs	r0, r0
	...

080028e8 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 80028e8:	b5b0      	push	{r4, r5, r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
	static float pre_diff;
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 800290c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 8002918:	ee37 7a27 	vadd.f32	s14, s14, s15
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002924:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002930:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 800293c:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002950:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 800295c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002968:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 8002974:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002980:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 800298c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002990:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002994:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4a1f      	ldr	r2, [pc, #124]	; (8002a18 <_ZN9LineTrace9calcErrorEv+0x130>)
 800299c:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fd fde9 	bl	8000578 <__aeabi_f2d>
 80029a6:	a318      	add	r3, pc, #96	; (adr r3, 8002a08 <_ZN9LineTrace9calcErrorEv+0x120>)
 80029a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ac:	f7fd fe3c 	bl	8000628 <__aeabi_dmul>
 80029b0:	4603      	mov	r3, r0
 80029b2:	460c      	mov	r4, r1
 80029b4:	4625      	mov	r5, r4
 80029b6:	461c      	mov	r4, r3
 80029b8:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <_ZN9LineTrace9calcErrorEv+0x134>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fd fddb 	bl	8000578 <__aeabi_f2d>
 80029c2:	a313      	add	r3, pc, #76	; (adr r3, 8002a10 <_ZN9LineTrace9calcErrorEv+0x128>)
 80029c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c8:	f7fd fe2e 	bl	8000628 <__aeabi_dmul>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4620      	mov	r0, r4
 80029d2:	4629      	mov	r1, r5
 80029d4:	f7fd fc72 	bl	80002bc <__adddf3>
 80029d8:	4603      	mov	r3, r0
 80029da:	460c      	mov	r4, r1
 80029dc:	4618      	mov	r0, r3
 80029de:	4621      	mov	r1, r4
 80029e0:	f7fe f91a 	bl	8000c18 <__aeabi_d2f>
 80029e4:	4603      	mov	r3, r0
 80029e6:	60fb      	str	r3, [r7, #12]
	mon_diff_lpf = diff;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4a0d      	ldr	r2, [pc, #52]	; (8002a20 <_ZN9LineTrace9calcErrorEv+0x138>)
 80029ec:	6013      	str	r3, [r2, #0]

	pre_diff = diff;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	4a0a      	ldr	r2, [pc, #40]	; (8002a1c <_ZN9LineTrace9calcErrorEv+0x134>)
 80029f2:	6013      	str	r3, [r2, #0]

	return diff;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	ee07 3a90 	vmov	s15, r3

}
 80029fa:	eeb0 0a67 	vmov.f32	s0, s15
 80029fe:	3710      	adds	r7, #16
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bdb0      	pop	{r4, r5, r7, pc}
 8002a04:	f3af 8000 	nop.w
 8002a08:	47ae147b 	.word	0x47ae147b
 8002a0c:	3fb47ae1 	.word	0x3fb47ae1
 8002a10:	d70a3d71 	.word	0xd70a3d71
 8002a14:	3fed70a3 	.word	0x3fed70a3
 8002a18:	2000025c 	.word	0x2000025c
 8002a1c:	20000280 	.word	0x20000280
 8002a20:	20000260 	.word	0x20000260
 8002a24:	00000000 	.word	0x00000000

08002a28 <_ZN9LineTrace8pidTraceEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pidTrace()
{
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7ff ff59 	bl	80028e8 <_ZN9LineTrace9calcErrorEv>
 8002a36:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d007      	beq.n	8002a54 <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002a44:	4b3c      	ldr	r3, [pc, #240]	; (8002b38 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	}

	p = kp_ * diff;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a5a:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a62:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002a6c:	4b33      	ldr	r3, [pc, #204]	; (8002b3c <_ZN9LineTrace8pidTraceEv+0x114>)
 8002a6e:	edd3 7a00 	vldr	s15, [r3]
 8002a72:	edd7 6a05 	vldr	s13, [r7, #20]
 8002a76:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a7e:	ee17 0a90 	vmov	r0, s15
 8002a82:	f7fd fd79 	bl	8000578 <__aeabi_f2d>
 8002a86:	a32a      	add	r3, pc, #168	; (adr r3, 8002b30 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8c:	f7fd fef6 	bl	800087c <__aeabi_ddiv>
 8002a90:	4603      	mov	r3, r0
 8002a92:	460c      	mov	r4, r1
 8002a94:	4618      	mov	r0, r3
 8002a96:	4621      	mov	r1, r4
 8002a98:	f7fe f8be 	bl	8000c18 <__aeabi_d2f>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 8002aa0:	4b25      	ldr	r3, [pc, #148]	; (8002b38 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fd fd67 	bl	8000578 <__aeabi_f2d>
 8002aaa:	4604      	mov	r4, r0
 8002aac:	460d      	mov	r5, r1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002ab4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002abc:	ee17 0a90 	vmov	r0, s15
 8002ac0:	f7fd fd5a 	bl	8000578 <__aeabi_f2d>
 8002ac4:	a31a      	add	r3, pc, #104	; (adr r3, 8002b30 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aca:	f7fd fdad 	bl	8000628 <__aeabi_dmul>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	f7fd fbf1 	bl	80002bc <__adddf3>
 8002ada:	4603      	mov	r3, r0
 8002adc:	460c      	mov	r4, r1
 8002ade:	4618      	mov	r0, r3
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	f7fe f899 	bl	8000c18 <__aeabi_d2f>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	4b13      	ldr	r3, [pc, #76]	; (8002b38 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002aea:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002aec:	ed97 7a04 	vldr	s14, [r7, #16]
 8002af0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002af4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af8:	4b0f      	ldr	r3, [pc, #60]	; (8002b38 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002afa:	edd3 7a00 	vldr	s15, [r3]
 8002afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b02:	edc7 7a02 	vstr	s15, [r7, #8]

	//motor_->setRatio(left_ratio, right_ratio);
	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002b10:	edd7 0a02 	vldr	s1, [r7, #8]
 8002b14:	eeb0 0a67 	vmov.f32	s0, s15
 8002b18:	4610      	mov	r0, r2
 8002b1a:	f002 f9bd 	bl	8004e98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002b1e:	4a07      	ldr	r2, [pc, #28]	; (8002b3c <_ZN9LineTrace8pidTraceEv+0x114>)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	6013      	str	r3, [r2, #0]

}
 8002b24:	bf00      	nop
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b2c:	f3af 8000 	nop.w
 8002b30:	d2f1a9fc 	.word	0xd2f1a9fc
 8002b34:	3f50624d 	.word	0x3f50624d
 8002b38:	20000288 	.word	0x20000288
 8002b3c:	20000284 	.word	0x20000284

08002b40 <_ZN9LineTrace11loggerStartEv>:
	monitor_target_omega = target_omega;
	monitor_r = r;
}

void LineTrace::loggerStart()
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fe fcab 	bl	80014a8 <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f001 fc7e 	bl	8004458 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f001 f9ab 	bl	8003ebc <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b082      	sub	sp, #8
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f001 fa10 	bl	8003fa8 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
}
 8002b90:	bf00      	nop
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002bb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002bbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bc0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002bc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bc8:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002bdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002be8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bec:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002bf0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bf4:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 8002bf8:	4a3a      	ldr	r2, [pc, #232]	; (8002ce4 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8002bfe:	4a3a      	ldr	r2, [pc, #232]	; (8002ce8 <_ZN9LineTrace11isCrossLineEv+0x150>)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 8002c04:	4b39      	ldr	r3, [pc, #228]	; (8002cec <_ZN9LineTrace11isCrossLineEv+0x154>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	f083 0301 	eor.w	r3, r3, #1
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d038      	beq.n	8002c84 <_ZN9LineTrace11isCrossLineEv+0xec>
		if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 8002c12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c16:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002cf0 <_ZN9LineTrace11isCrossLineEv+0x158>
 8002c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c22:	d50f      	bpl.n	8002c44 <_ZN9LineTrace11isCrossLineEv+0xac>
 8002c24:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c28:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002cf0 <_ZN9LineTrace11isCrossLineEv+0x158>
 8002c2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	d506      	bpl.n	8002c44 <_ZN9LineTrace11isCrossLineEv+0xac>
			cnt++;
 8002c36:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	4b2d      	ldr	r3, [pc, #180]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002c40:	801a      	strh	r2, [r3, #0]
 8002c42:	e002      	b.n	8002c4a <_ZN9LineTrace11isCrossLineEv+0xb2>
		}
		else{
			cnt = 0;
 8002c44:	4b2b      	ldr	r3, [pc, #172]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 3){
 8002c4a:	4b2a      	ldr	r3, [pc, #168]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d941      	bls.n	8002cd6 <_ZN9LineTrace11isCrossLineEv+0x13e>
			flag = true;
 8002c52:	4b29      	ldr	r3, [pc, #164]	; (8002cf8 <_ZN9LineTrace11isCrossLineEv+0x160>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 8002c58:	4b24      	ldr	r3, [pc, #144]	; (8002cec <_ZN9LineTrace11isCrossLineEv+0x154>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8002c5e:	4b25      	ldr	r3, [pc, #148]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	801a      	strh	r2, [r3, #0]

			if(mode_selector_ == FIRST_RUNNING){
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002c6a:	3310      	adds	r3, #16
 8002c6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d103      	bne.n	8002c7c <_ZN9LineTrace11isCrossLineEv+0xe4>
				storeCrossLineDistance();
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 fe5d 	bl	8003934 <_ZN9LineTrace22storeCrossLineDistanceEv>
 8002c7a:	e02c      	b.n	8002cd6 <_ZN9LineTrace11isCrossLineEv+0x13e>
			}
			else{
				correctionTotalDistance();
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 fec9 	bl	8003a14 <_ZN9LineTrace23correctionTotalDistanceEv>
 8002c82:	e028      	b.n	8002cd6 <_ZN9LineTrace11isCrossLineEv+0x13e>

			//led_.LR(-1, 1);
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 8002c84:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c88:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002cfc <_ZN9LineTrace11isCrossLineEv+0x164>
 8002c8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c94:	dd0f      	ble.n	8002cb6 <_ZN9LineTrace11isCrossLineEv+0x11e>
 8002c96:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c9a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002cfc <_ZN9LineTrace11isCrossLineEv+0x164>
 8002c9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca6:	dd06      	ble.n	8002cb6 <_ZN9LineTrace11isCrossLineEv+0x11e>
			cnt++;
 8002ca8:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002caa:	881b      	ldrh	r3, [r3, #0]
 8002cac:	3301      	adds	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002cb2:	801a      	strh	r2, [r3, #0]
 8002cb4:	e002      	b.n	8002cbc <_ZN9LineTrace11isCrossLineEv+0x124>
		}
		else{
			cnt = 0;
 8002cb6:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 10){
 8002cbc:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	2b09      	cmp	r3, #9
 8002cc2:	d908      	bls.n	8002cd6 <_ZN9LineTrace11isCrossLineEv+0x13e>
			flag = false;
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <_ZN9LineTrace11isCrossLineEv+0x160>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 8002cca:	4b08      	ldr	r3, [pc, #32]	; (8002cec <_ZN9LineTrace11isCrossLineEv+0x154>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8002cd0:	4b08      	ldr	r3, [pc, #32]	; (8002cf4 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	801a      	strh	r2, [r3, #0]
			//led_.LR(-1, 0);
		}

	}

	return flag;
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <_ZN9LineTrace11isCrossLineEv+0x160>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000268 	.word	0x20000268
 8002ce8:	2000026c 	.word	0x2000026c
 8002cec:	2000028f 	.word	0x2000028f
 8002cf0:	44160000 	.word	0x44160000
 8002cf4:	2000028c 	.word	0x2000028c
 8002cf8:	2000028e 	.word	0x2000028e
 8002cfc:	43fa0000 	.word	0x43fa0000

08002d00 <_ZN9LineTrace15radius2VelocityEf>:
	if(theta == 0) theta = 0.000001;
	return distance / theta;
}

float LineTrace::radius2Velocity(float radius)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(mode_selector_ == SECOND_RUNNING){
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d12:	3310      	adds	r3, #16
 8002d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d11b      	bne.n	8002d54 <_ZN9LineTrace15radius2VelocityEf+0x54>
		if(radius < 130) velocity = 1.4;
 8002d1c:	edd7 7a00 	vldr	s15, [r7]
 8002d20:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002db8 <_ZN9LineTrace15radius2VelocityEf+0xb8>
 8002d24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d2c:	d502      	bpl.n	8002d34 <_ZN9LineTrace15radius2VelocityEf+0x34>
 8002d2e:	4b23      	ldr	r3, [pc, #140]	; (8002dbc <_ZN9LineTrace15radius2VelocityEf+0xbc>)
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	e036      	b.n	8002da2 <_ZN9LineTrace15radius2VelocityEf+0xa2>
		else if(radius < 500) velocity = 1.4;
 8002d34:	edd7 7a00 	vldr	s15, [r7]
 8002d38:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002dc0 <_ZN9LineTrace15radius2VelocityEf+0xc0>
 8002d3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d44:	d502      	bpl.n	8002d4c <_ZN9LineTrace15radius2VelocityEf+0x4c>
 8002d46:	4b1d      	ldr	r3, [pc, #116]	; (8002dbc <_ZN9LineTrace15radius2VelocityEf+0xbc>)
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	e02a      	b.n	8002da2 <_ZN9LineTrace15radius2VelocityEf+0xa2>
		else velocity = max_velocity_;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	e026      	b.n	8002da2 <_ZN9LineTrace15radius2VelocityEf+0xa2>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d5a:	3310      	adds	r3, #16
 8002d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d11c      	bne.n	8002d9e <_ZN9LineTrace15radius2VelocityEf+0x9e>
		if(radius < 130) velocity = 1.3;
 8002d64:	edd7 7a00 	vldr	s15, [r7]
 8002d68:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002db8 <_ZN9LineTrace15radius2VelocityEf+0xb8>
 8002d6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d74:	d502      	bpl.n	8002d7c <_ZN9LineTrace15radius2VelocityEf+0x7c>
 8002d76:	4b13      	ldr	r3, [pc, #76]	; (8002dc4 <_ZN9LineTrace15radius2VelocityEf+0xc4>)
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	e012      	b.n	8002da2 <_ZN9LineTrace15radius2VelocityEf+0xa2>
		else if(radius < 500) velocity = 1.3;
 8002d7c:	edd7 7a00 	vldr	s15, [r7]
 8002d80:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002dc0 <_ZN9LineTrace15radius2VelocityEf+0xc0>
 8002d84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d8c:	d502      	bpl.n	8002d94 <_ZN9LineTrace15radius2VelocityEf+0x94>
 8002d8e:	4b0d      	ldr	r3, [pc, #52]	; (8002dc4 <_ZN9LineTrace15radius2VelocityEf+0xc4>)
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	e006      	b.n	8002da2 <_ZN9LineTrace15radius2VelocityEf+0xa2>
		else velocity = max_velocity2_;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	e001      	b.n	8002da2 <_ZN9LineTrace15radius2VelocityEf+0xa2>
	}
	else velocity = 1.3;
 8002d9e:	4b09      	ldr	r3, [pc, #36]	; (8002dc4 <_ZN9LineTrace15radius2VelocityEf+0xc4>)
 8002da0:	60fb      	str	r3, [r7, #12]

	return velocity;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	ee07 3a90 	vmov	s15, r3
}
 8002da8:	eeb0 0a67 	vmov.f32	s0, s15
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	43020000 	.word	0x43020000
 8002dbc:	3fb33333 	.word	0x3fb33333
 8002dc0:	43fa0000 	.word	0x43fa0000
 8002dc4:	3fa66666 	.word	0x3fa66666

08002dc8 <_ZN9LineTrace20createVelocityTabeleEv>:

void LineTrace::createVelocityTabele()
{
 8002dc8:	b590      	push	{r4, r7, lr}
 8002dca:	b08b      	sub	sp, #44	; 0x2c
 8002dcc:	af02      	add	r7, sp, #8
 8002dce:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f000 ffcc 	bl	8003d72 <_ZN6Logger23getDistanceArrayPointerEv>
 8002dda:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 ffd2 	bl	8003d8a <_ZN6Logger20getThetaArrayPointerEv>
 8002de6:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002de8:	2300      	movs	r3, #0
 8002dea:	837b      	strh	r3, [r7, #26]
 8002dec:	8b7b      	ldrh	r3, [r7, #26]
 8002dee:	f241 726f 	movw	r2, #5999	; 0x176f
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d84b      	bhi.n	8002e8e <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 8002df6:	8b7b      	ldrh	r3, [r7, #26]
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002e02:	8b7b      	ldrh	r3, [r7, #26]
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	4413      	add	r3, r2
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002e0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e12:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1a:	d101      	bne.n	8002e20 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8002e1c:	4b24      	ldr	r3, [pc, #144]	; (8002eb0 <_ZN9LineTrace20createVelocityTabeleEv+0xe8>)
 8002e1e:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002e20:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e24:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e28:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e2c:	eeb0 0a66 	vmov.f32	s0, s13
 8002e30:	f7ff fc76 	bl	8002720 <_ZSt3absf>
 8002e34:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002e38:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e3c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002eb4 <_ZN9LineTrace20createVelocityTabeleEv+0xec>
 8002e40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e48:	db01      	blt.n	8002e4e <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 8002e4a:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <_ZN9LineTrace20createVelocityTabeleEv+0xf0>)
 8002e4c:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002e4e:	8b7c      	ldrh	r4, [r7, #26]
 8002e50:	ed97 0a05 	vldr	s0, [r7, #20]
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f7ff ff53 	bl	8002d00 <_ZN9LineTrace15radius2VelocityEf>
 8002e5a:	eef0 7a40 	vmov.f32	s15, s0
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002e64:	3312      	adds	r3, #18
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	3304      	adds	r3, #4
 8002e6c:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002e70:	8b7b      	ldrh	r3, [r7, #26]
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	441a      	add	r2, r3
 8002e78:	8b7b      	ldrh	r3, [r7, #26]
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	3322      	adds	r3, #34	; 0x22
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002e86:	8b7b      	ldrh	r3, [r7, #26]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	837b      	strh	r3, [r7, #26]
 8002e8c:	e7ae      	b.n	8002dec <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002e94:	334c      	adds	r3, #76	; 0x4c
 8002e96:	2200      	movs	r2, #0
 8002e98:	9200      	str	r2, [sp, #0]
 8002e9a:	f241 7270 	movw	r2, #6000	; 0x1770
 8002e9e:	4907      	ldr	r1, [pc, #28]	; (8002ebc <_ZN9LineTrace20createVelocityTabeleEv+0xf4>)
 8002ea0:	4807      	ldr	r0, [pc, #28]	; (8002ec0 <_ZN9LineTrace20createVelocityTabeleEv+0xf8>)
 8002ea2:	f7fe fbaf 	bl	8001604 <sd_write_array_float>

}
 8002ea6:	bf00      	nop
 8002ea8:	3724      	adds	r7, #36	; 0x24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd90      	pop	{r4, r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	3727c5ac 	.word	0x3727c5ac
 8002eb4:	459c4000 	.word	0x459c4000
 8002eb8:	459c4000 	.word	0x459c4000
 8002ebc:	08017fd4 	.word	0x08017fd4
 8002ec0:	08017fe4 	.word	0x08017fe4

08002ec4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:
void LineTrace::createVelocityTabeleFromSD()
{
 8002ec4:	b590      	push	{r4, r7, lr}
 8002ec6:	b08b      	sub	sp, #44	; 0x2c
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69d8      	ldr	r0, [r3, #28]
 8002ed0:	4b39      	ldr	r3, [pc, #228]	; (8002fb8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf4>)
 8002ed2:	4a3a      	ldr	r2, [pc, #232]	; (8002fbc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf8>)
 8002ed4:	493a      	ldr	r1, [pc, #232]	; (8002fc0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfc>)
 8002ed6:	f000 ffd4 	bl	8003e82 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 ff47 	bl	8003d72 <_ZN6Logger23getDistanceArrayPointerEv>
 8002ee4:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 ff4d 	bl	8003d8a <_ZN6Logger20getThetaArrayPointerEv>
 8002ef0:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	837b      	strh	r3, [r7, #26]
 8002ef6:	8b7b      	ldrh	r3, [r7, #26]
 8002ef8:	f241 726f 	movw	r2, #5999	; 0x176f
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d84b      	bhi.n	8002f98 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xd4>
		temp_distance = p_distance[i];
 8002f00:	8b7b      	ldrh	r3, [r7, #26]
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4413      	add	r3, r2
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002f0c:	8b7b      	ldrh	r3, [r7, #26]
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002f18:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f24:	d101      	bne.n	8002f2a <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x66>
 8002f26:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x100>)
 8002f28:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002f2a:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f32:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f36:	eeb0 0a66 	vmov.f32	s0, s13
 8002f3a:	f7ff fbf1 	bl	8002720 <_ZSt3absf>
 8002f3e:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002f42:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f46:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002fc8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x104>
 8002f4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f52:	db01      	blt.n	8002f58 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x94>
 8002f54:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x108>)
 8002f56:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002f58:	8b7c      	ldrh	r4, [r7, #26]
 8002f5a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff fece 	bl	8002d00 <_ZN9LineTrace15radius2VelocityEf>
 8002f64:	eef0 7a40 	vmov.f32	s15, s0
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002f6e:	3312      	adds	r3, #18
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	3304      	adds	r3, #4
 8002f76:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002f7a:	8b7b      	ldrh	r3, [r7, #26]
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	441a      	add	r2, r3
 8002f82:	8b7b      	ldrh	r3, [r7, #26]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	3322      	adds	r3, #34	; 0x22
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002f90:	8b7b      	ldrh	r3, [r7, #26]
 8002f92:	3301      	adds	r3, #1
 8002f94:	837b      	strh	r3, [r7, #26]
 8002f96:	e7ae      	b.n	8002ef6 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x32>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002f9e:	334c      	adds	r3, #76	; 0x4c
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	9200      	str	r2, [sp, #0]
 8002fa4:	f241 7270 	movw	r2, #6000	; 0x1770
 8002fa8:	4909      	ldr	r1, [pc, #36]	; (8002fd0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x10c>)
 8002faa:	4805      	ldr	r0, [pc, #20]	; (8002fc0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfc>)
 8002fac:	f7fe fb2a 	bl	8001604 <sd_write_array_float>

}
 8002fb0:	bf00      	nop
 8002fb2:	3724      	adds	r7, #36	; 0x24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd90      	pop	{r4, r7, pc}
 8002fb8:	08017ff0 	.word	0x08017ff0
 8002fbc:	08017ffc 	.word	0x08017ffc
 8002fc0:	08017fe4 	.word	0x08017fe4
 8002fc4:	3727c5ac 	.word	0x3727c5ac
 8002fc8:	459c4000 	.word	0x459c4000
 8002fcc:	459c4000 	.word	0x459c4000
 8002fd0:	08017fd4 	.word	0x08017fd4

08002fd4 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002fe2:	330c      	adds	r3, #12
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f000 8087 	beq.w	80030fa <_ZN9LineTrace20updateTargetVelocityEv+0x126>
		//if(encoder_->getTotalDistance() >= ref_distance_){
			while(encoder_->getTotalDistance() >= ref_distance_){
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fe fa3b 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8002ff6:	eeb0 7a40 	vmov.f32	s14, s0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8003000:	3348      	adds	r3, #72	; 0x48
 8003002:	edd3 7a00 	vldr	s15, [r3]
 8003006:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800300a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800300e:	bfac      	ite	ge
 8003010:	2301      	movge	r3, #1
 8003012:	2300      	movlt	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d025      	beq.n	8003066 <_ZN9LineTrace20updateTargetVelocityEv+0x92>
				ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8003020:	3348      	adds	r3, #72	; 0x48
 8003022:	ed93 7a00 	vldr	s14, [r3]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800302c:	330e      	adds	r3, #14
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	3322      	adds	r3, #34	; 0x22
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	edd3 7a00 	vldr	s15, [r3]
 800303c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8003046:	3348      	adds	r3, #72	; 0x48
 8003048:	edc3 7a00 	vstr	s15, [r3]
				velocity_table_idx_++;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003052:	330e      	adds	r3, #14
 8003054:	881b      	ldrh	r3, [r3, #0]
 8003056:	3301      	adds	r3, #1
 8003058:	b29a      	uxth	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003060:	330e      	adds	r3, #14
 8003062:	801a      	strh	r2, [r3, #0]
			while(encoder_->getTotalDistance() >= ref_distance_){
 8003064:	e7c2      	b.n	8002fec <_ZN9LineTrace20updateTargetVelocityEv+0x18>
			}
		//}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800306c:	330e      	adds	r3, #14
 800306e:	881b      	ldrh	r3, [r3, #0]
 8003070:	f241 726f 	movw	r2, #5999	; 0x176f
 8003074:	4293      	cmp	r3, r2
 8003076:	d906      	bls.n	8003086 <_ZN9LineTrace20updateTargetVelocityEv+0xb2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800307e:	330e      	adds	r3, #14
 8003080:	f241 726f 	movw	r2, #5999	; 0x176f
 8003084:	801a      	strh	r2, [r3, #0]

		mon_ref_dis = ref_distance_;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800308c:	3348      	adds	r3, #72	; 0x48
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a1c      	ldr	r2, [pc, #112]	; (8003104 <_ZN9LineTrace20updateTargetVelocityEv+0x130>)
 8003092:	6013      	str	r3, [r2, #0]
		mon_current_dis = encoder_->getTotalDistance();
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	4618      	mov	r0, r3
 800309a:	f7fe f9e7 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 800309e:	eef0 7a40 	vmov.f32	s15, s0
 80030a2:	4b19      	ldr	r3, [pc, #100]	; (8003108 <_ZN9LineTrace20updateTargetVelocityEv+0x134>)
 80030a4:	edc3 7a00 	vstr	s15, [r3]
		mon_vel_idx = velocity_table_idx_;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80030ae:	330e      	adds	r3, #14
 80030b0:	881a      	ldrh	r2, [r3, #0]
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <_ZN9LineTrace20updateTargetVelocityEv+0x138>)
 80030b4:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80030bc:	330e      	adds	r3, #14
 80030be:	881b      	ldrh	r3, [r3, #0]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 80030c6:	3312      	adds	r3, #18
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	4413      	add	r3, r2
 80030cc:	3304      	adds	r3, #4
 80030ce:	edd3 7a00 	vldr	s15, [r3]
 80030d2:	eeb0 0a67 	vmov.f32	s0, s15
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f947 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>

		mon_tar_vel = velocity_table_[velocity_table_idx_];
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80030e2:	330e      	adds	r3, #14
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 80030ec:	3312      	adds	r3, #18
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	3304      	adds	r3, #4
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a06      	ldr	r2, [pc, #24]	; (8003110 <_ZN9LineTrace20updateTargetVelocityEv+0x13c>)
 80030f8:	6013      	str	r3, [r2, #0]

	}
}
 80030fa:	bf00      	nop
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000270 	.word	0x20000270
 8003108:	20000274 	.word	0x20000274
 800310c:	20000278 	.word	0x20000278
 8003110:	2000027c 	.word	0x2000027c

08003114 <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 8003114:	b590      	push	{r4, r7, lr}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 800311c:	2300      	movs	r3, #0
 800311e:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	4618      	mov	r0, r3
 8003126:	f7fe f992 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 800312a:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	4618      	mov	r0, r3
 8003134:	f001 f97f 	bl	8004436 <_ZN8Odometry8getThetaEv>
 8003138:	ec54 3b10 	vmov	r3, r4, d0
 800313c:	4618      	mov	r0, r3
 800313e:	4621      	mov	r1, r4
 8003140:	f7fd fd6a 	bl	8000c18 <__aeabi_d2f>
 8003144:	4603      	mov	r3, r0
 8003146:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 8003148:	edd7 7a04 	vldr	s15, [r7, #16]
 800314c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003154:	d101      	bne.n	800315a <_ZN9LineTrace8isStableEv+0x46>
 8003156:	4b23      	ldr	r3, [pc, #140]	; (80031e4 <_ZN9LineTrace8isStableEv+0xd0>)
 8003158:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 800315a:	ed97 7a02 	vldr	s14, [r7, #8]
 800315e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003162:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003166:	eeb0 0a66 	vmov.f32	s0, s13
 800316a:	f7ff fad9 	bl	8002720 <_ZSt3absf>
 800316e:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 8003172:	edd7 7a03 	vldr	s15, [r7, #12]
 8003176:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80031e8 <_ZN9LineTrace8isStableEv+0xd4>
 800317a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800317e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003182:	db01      	blt.n	8003188 <_ZN9LineTrace8isStableEv+0x74>
 8003184:	4b19      	ldr	r3, [pc, #100]	; (80031ec <_ZN9LineTrace8isStableEv+0xd8>)
 8003186:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800318e:	334a      	adds	r3, #74	; 0x4a
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d008      	beq.n	80031a8 <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 8003196:	4b16      	ldr	r3, [pc, #88]	; (80031f0 <_ZN9LineTrace8isStableEv+0xdc>)
 8003198:	2200      	movs	r2, #0
 800319a:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80031a2:	334a      	adds	r3, #74	; 0x4a
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 150){
 80031a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80031ac:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80031f4 <_ZN9LineTrace8isStableEv+0xe0>
 80031b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b8:	db06      	blt.n	80031c8 <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 80031ba:	4b0d      	ldr	r3, [pc, #52]	; (80031f0 <_ZN9LineTrace8isStableEv+0xdc>)
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	3301      	adds	r3, #1
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <_ZN9LineTrace8isStableEv+0xdc>)
 80031c4:	801a      	strh	r2, [r3, #0]
 80031c6:	e002      	b.n	80031ce <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 80031c8:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <_ZN9LineTrace8isStableEv+0xdc>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 35){ //100mm
 80031ce:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <_ZN9LineTrace8isStableEv+0xdc>)
 80031d0:	881b      	ldrh	r3, [r3, #0]
 80031d2:	2b22      	cmp	r3, #34	; 0x22
 80031d4:	d901      	bls.n	80031da <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 80031d6:	2301      	movs	r3, #1
 80031d8:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 80031da:	7dfb      	ldrb	r3, [r7, #23]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	371c      	adds	r7, #28
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd90      	pop	{r4, r7, pc}
 80031e4:	3727c5ac 	.word	0x3727c5ac
 80031e8:	459c4000 	.word	0x459c4000
 80031ec:	459c4000 	.word	0x459c4000
 80031f0:	20000290 	.word	0x20000290
 80031f4:	43160000 	.word	0x43160000

080031f8 <_ZN9LineTrace4initEv>:

// -------public---------- //
void LineTrace::init()
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8003200:	f107 031c 	add.w	r3, r7, #28
 8003204:	2201      	movs	r2, #1
 8003206:	4927      	ldr	r1, [pc, #156]	; (80032a4 <_ZN9LineTrace4initEv+0xac>)
 8003208:	4827      	ldr	r0, [pc, #156]	; (80032a8 <_ZN9LineTrace4initEv+0xb0>)
 800320a:	f7fe fa61 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 800320e:	f107 0318 	add.w	r3, r7, #24
 8003212:	2201      	movs	r2, #1
 8003214:	4925      	ldr	r1, [pc, #148]	; (80032ac <_ZN9LineTrace4initEv+0xb4>)
 8003216:	4824      	ldr	r0, [pc, #144]	; (80032a8 <_ZN9LineTrace4initEv+0xb0>)
 8003218:	f7fe fa5a 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 800321c:	f107 0314 	add.w	r3, r7, #20
 8003220:	2201      	movs	r2, #1
 8003222:	4923      	ldr	r1, [pc, #140]	; (80032b0 <_ZN9LineTrace4initEv+0xb8>)
 8003224:	4820      	ldr	r0, [pc, #128]	; (80032a8 <_ZN9LineTrace4initEv+0xb0>)
 8003226:	f7fe fa53 	bl	80016d0 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 800322a:	edd7 7a07 	vldr	s15, [r7, #28]
 800322e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003232:	edd7 6a05 	vldr	s13, [r7, #20]
 8003236:	eeb0 1a66 	vmov.f32	s2, s13
 800323a:	eef0 0a47 	vmov.f32	s1, s14
 800323e:	eeb0 0a67 	vmov.f32	s0, s15
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f83c 	bl	80032c0 <_ZN9LineTrace7setGainEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003248:	f107 0310 	add.w	r3, r7, #16
 800324c:	2201      	movs	r2, #1
 800324e:	4919      	ldr	r1, [pc, #100]	; (80032b4 <_ZN9LineTrace4initEv+0xbc>)
 8003250:	4815      	ldr	r0, [pc, #84]	; (80032a8 <_ZN9LineTrace4initEv+0xb0>)
 8003252:	f7fe fa3d 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8003256:	f107 030c 	add.w	r3, r7, #12
 800325a:	2201      	movs	r2, #1
 800325c:	4916      	ldr	r1, [pc, #88]	; (80032b8 <_ZN9LineTrace4initEv+0xc0>)
 800325e:	4812      	ldr	r0, [pc, #72]	; (80032a8 <_ZN9LineTrace4initEv+0xb0>)
 8003260:	f7fe fa36 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003264:	f107 0308 	add.w	r3, r7, #8
 8003268:	2201      	movs	r2, #1
 800326a:	4914      	ldr	r1, [pc, #80]	; (80032bc <_ZN9LineTrace4initEv+0xc4>)
 800326c:	480e      	ldr	r0, [pc, #56]	; (80032a8 <_ZN9LineTrace4initEv+0xb0>)
 800326e:	f7fe fa2f 	bl	80016d0 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003272:	edd7 7a04 	vldr	s15, [r7, #16]
 8003276:	eeb0 0a67 	vmov.f32	s0, s15
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f875 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003280:	edd7 7a03 	vldr	s15, [r7, #12]
 8003284:	eeb0 0a67 	vmov.f32	s0, s15
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f87d 	bl	8003388 <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 800328e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003292:	eeb0 0a67 	vmov.f32	s0, s15
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f885 	bl	80033a6 <_ZN9LineTrace15setMaxVelocity2Ef>
}
 800329c:	bf00      	nop
 800329e:	3720      	adds	r7, #32
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	0801800c 	.word	0x0801800c
 80032a8:	08018014 	.word	0x08018014
 80032ac:	0801801c 	.word	0x0801801c
 80032b0:	08018024 	.word	0x08018024
 80032b4:	0801802c 	.word	0x0801802c
 80032b8:	08018038 	.word	0x08018038
 80032bc:	08018044 	.word	0x08018044

080032c0 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80032cc:	edc7 0a01 	vstr	s1, [r7, #4]
 80032d0:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	625a      	str	r2, [r3, #36]	; 0x24
	ki_ = ki;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	62da      	str	r2, [r3, #44]	; 0x2c
	kd_ = kd;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <_ZN9LineTrace5getKpEv>:
	ki_velo_ = ki;
	kd_velo_ = kd;
}

float LineTrace::getKp()
{
 80032f2:	b480      	push	{r7}
 80032f4:	b083      	sub	sp, #12
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
	return kp_;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fe:	ee07 3a90 	vmov	s15, r3
}
 8003302:	eeb0 0a67 	vmov.f32	s0, s15
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
	return ki_;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	ee07 3a90 	vmov	s15, r3
}
 8003320:	eeb0 0a67 	vmov.f32	s0, s15
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
	return kd_;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333a:	ee07 3a90 	vmov	s15, r3
}
 800333e:	eeb0 0a67 	vmov.f32	s0, s15
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <_ZN9LineTrace14setNormalRatioEf>:
{
	return kd_velo_;
}

void LineTrace::setNormalRatio(float ratio)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	679a      	str	r2, [r3, #120]	; 0x78
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
 80033ae:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033d2:	ee07 3a90 	vmov	s15, r3
}
 80033d6:	eeb0 0a67 	vmov.f32	s0, s15
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033f0:	ee07 3a90 	vmov	s15, r3
}
 80033f4:	eeb0 0a67 	vmov.f32	s0, s15
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003410:	ee07 3a90 	vmov	s15, r3
}
 8003414:	eeb0 0a67 	vmov.f32	s0, s15
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003432:	2b00      	cmp	r3, #0
 8003434:	f000 80b5 	beq.w	80035a2 <_ZN9LineTrace4flipEv+0x17e>
		// ---- line following processing -----//
		pidTrace();
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff faf5 	bl	8002a28 <_ZN9LineTrace8pidTraceEv>
		//pidAngularVelocityTrace();
		//steeringAngleTrace();


		if(isTargetDistance(10) == true){
 800343e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 fa54 	bl	80038f0 <_ZN9LineTrace16isTargetDistanceEf>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d028      	beq.n	80034a0 <_ZN9LineTrace4flipEv+0x7c>
			// ---- Store Logs ------//
			storeLogs();
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f9b2 	bl	80037b8 <_ZN9LineTrace9storeLogsEv>

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && (~(side_sensor_->getStatus()) & 0x02) == 0x02){ // Stabling and side sensor is black
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff fe5d 	bl	8003114 <_ZN9LineTrace8isStableEv>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00c      	beq.n	800347a <_ZN9LineTrace4flipEv+0x56>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	4618      	mov	r0, r3
 8003466:	f001 fa85 	bl	8004974 <_ZN10SideSensor9getStatusEv>
 800346a:	4603      	mov	r3, r0
 800346c:	43db      	mvns	r3, r3
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b02      	cmp	r3, #2
 8003474:	d101      	bne.n	800347a <_ZN9LineTrace4flipEv+0x56>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <_ZN9LineTrace4flipEv+0x58>
 800347a:	2300      	movs	r3, #0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <_ZN9LineTrace4flipEv+0x68>
				//led_.LR(-1, 1);
				stable_flag_ = true;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003486:	3349      	adds	r3, #73	; 0x49
 8003488:	2201      	movs	r2, #1
 800348a:	701a      	strb	r2, [r3, #0]
			else{
				//led_.LR(-1, 0);
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	4618      	mov	r0, r3
 8003492:	f7fe f809 	bl	80014a8 <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	4618      	mov	r0, r3
 800349c:	f000 ffdc 	bl	8004458 <_ZN8Odometry13clearPotitionEv>
		}

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7ff fd97 	bl	8002fd4 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7ff fb76 	bl	8002b98 <_ZN9LineTrace11isCrossLineEv>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d009      	beq.n	80034c6 <_ZN9LineTrace4flipEv+0xa2>
			//led_.LR(1, -1);
			side_sensor_->enableIgnore();
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f001 fa84 	bl	80049c4 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fe f81c 	bl	80014fe <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 200){
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f001 fa94 	bl	80049f8 <_ZN10SideSensor13getIgnoreFlagEv>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00f      	beq.n	80034f6 <_ZN9LineTrace4flipEv+0xd2>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe f800 	bl	80014e0 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 80034e0:	eeb0 7a40 	vmov.f32	s14, s0
 80034e4:	eddf 7a31 	vldr	s15, [pc, #196]	; 80035ac <_ZN9LineTrace4flipEv+0x188>
 80034e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f0:	db01      	blt.n	80034f6 <_ZN9LineTrace4flipEv+0xd2>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <_ZN9LineTrace4flipEv+0xd4>
 80034f6:	2300      	movs	r3, #0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d004      	beq.n	8003506 <_ZN9LineTrace4flipEv+0xe2>
			side_sensor_->disableIgnore();
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	4618      	mov	r0, r3
 8003502:	f001 fa6c 	bl	80049de <_ZN10SideSensor13disableIgnoreEv>
			*/
			//led_.LR(0, -1);
		}

		// ------- Store side line distance ------//
		if(stable_flag_ == true && (side_sensor_->getStatus() & 0x02) == 0x02){ //stabling and side sensor is white
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800350c:	3349      	adds	r3, #73	; 0x49
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00b      	beq.n	800352c <_ZN9LineTrace4flipEv+0x108>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	4618      	mov	r0, r3
 800351a:	f001 fa2b 	bl	8004974 <_ZN10SideSensor9getStatusEv>
 800351e:	4603      	mov	r3, r0
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b02      	cmp	r3, #2
 8003526:	d101      	bne.n	800352c <_ZN9LineTrace4flipEv+0x108>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <_ZN9LineTrace4flipEv+0x10a>
 800352c:	2300      	movs	r3, #0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00e      	beq.n	8003550 <_ZN9LineTrace4flipEv+0x12c>
			storeSideLineDistance();
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 fa35 	bl	80039a2 <_ZN9LineTrace21storeSideLineDistanceEv>
			stable_flag_ = false;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800353e:	3349      	adds	r3, #73	; 0x49
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800354a:	334a      	adds	r3, #74	; 0x4a
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]
		}

		if(stable_flag_ == true) led_.LR(-1, 1);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003556:	3349      	adds	r3, #73	; 0x49
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d008      	beq.n	8003570 <_ZN9LineTrace4flipEv+0x14c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	330c      	adds	r3, #12
 8003562:	2201      	movs	r2, #1
 8003564:	f04f 31ff 	mov.w	r1, #4294967295
 8003568:	4618      	mov	r0, r3
 800356a:	f7fe fd83 	bl	8002074 <_ZN3LED2LREaa>
 800356e:	e007      	b.n	8003580 <_ZN9LineTrace4flipEv+0x15c>
		else led_.LR(-1, 0);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	330c      	adds	r3, #12
 8003574:	2200      	movs	r2, #0
 8003576:	f04f 31ff 	mov.w	r1, #4294967295
 800357a:	4618      	mov	r0, r3
 800357c:	f7fe fd7a 	bl	8002074 <_ZN3LED2LREaa>




		// ----- emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff f875 	bl	8002674 <_ZN10LineSensor13emergencyStopEv>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d008      	beq.n	80035a2 <_ZN9LineTrace4flipEv+0x17e>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	eddf 0a06 	vldr	s1, [pc, #24]	; 80035b0 <_ZN9LineTrace4flipEv+0x18c>
 8003598:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80035b0 <_ZN9LineTrace4flipEv+0x18c>
 800359c:	4618      	mov	r0, r3
 800359e:	f001 fc7b 	bl	8004e98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
		}
		else{
			//led_.LR(0, -1);
		}
	}
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	43480000 	.word	0x43480000
 80035b0:	00000000 	.word	0x00000000

080035b4 <_ZN9LineTrace5startEv>:
		odometry_->clearPotition();
	}
}

void LineTrace::start()
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	i_reset_flag_ = true;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	velocity_ctrl_->start();
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f001 fcba 	bl	8004f4a <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	4618      	mov	r0, r3
 80035dc:	f001 f9e2 	bl	80049a4 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80035e6:	3344      	adds	r3, #68	; 0x44
 80035e8:	2200      	movs	r2, #0
 80035ea:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80035f2:	3346      	adds	r3, #70	; 0x46
 80035f4:	2200      	movs	r2, #0
 80035f6:	801a      	strh	r2, [r3, #0]
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af02      	add	r7, sp, #8
 8003606:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	velocity_ctrl_->stop();
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4618      	mov	r0, r3
 8003616:	f001 fcab 	bl	8004f70 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	330c      	adds	r3, #12
 800361e:	2201      	movs	r2, #1
 8003620:	f04f 31ff 	mov.w	r1, #4294967295
 8003624:	4618      	mov	r0, r3
 8003626:	f7fe fd25 	bl	8002074 <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003630:	3310      	adds	r3, #16
 8003632:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d107      	bne.n	800364a <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	69d8      	ldr	r0, [r3, #28]
 800363e:	4b1d      	ldr	r3, [pc, #116]	; (80036b4 <_ZN9LineTrace4stopEv+0xb4>)
 8003640:	4a1d      	ldr	r2, [pc, #116]	; (80036b8 <_ZN9LineTrace4stopEv+0xb8>)
 8003642:	491e      	ldr	r1, [pc, #120]	; (80036bc <_ZN9LineTrace4stopEv+0xbc>)
 8003644:	f000 fbd6 	bl	8003df4 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 8003648:	e006      	b.n	8003658 <_ZN9LineTrace4stopEv+0x58>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69d8      	ldr	r0, [r3, #28]
 800364e:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <_ZN9LineTrace4stopEv+0xc0>)
 8003650:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <_ZN9LineTrace4stopEv+0xc4>)
 8003652:	491a      	ldr	r1, [pc, #104]	; (80036bc <_ZN9LineTrace4stopEv+0xbc>)
 8003654:	f000 fbf1 	bl	8003e3a <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
	}
	sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800365e:	3314      	adds	r3, #20
 8003660:	2200      	movs	r2, #0
 8003662:	9200      	str	r2, [sp, #0]
 8003664:	2264      	movs	r2, #100	; 0x64
 8003666:	4918      	ldr	r1, [pc, #96]	; (80036c8 <_ZN9LineTrace4stopEv+0xc8>)
 8003668:	4814      	ldr	r0, [pc, #80]	; (80036bc <_ZN9LineTrace4stopEv+0xbc>)
 800366a:	f7fd ffcb 	bl	8001604 <sd_write_array_float>
	sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003674:	33a4      	adds	r3, #164	; 0xa4
 8003676:	2200      	movs	r2, #0
 8003678:	9200      	str	r2, [sp, #0]
 800367a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800367e:	4913      	ldr	r1, [pc, #76]	; (80036cc <_ZN9LineTrace4stopEv+0xcc>)
 8003680:	480e      	ldr	r0, [pc, #56]	; (80036bc <_ZN9LineTrace4stopEv+0xbc>)
 8003682:	f7fd ffbf 	bl	8001604 <sd_write_array_float>

	led_.LR(-1, 0);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	330c      	adds	r3, #12
 800368a:	2200      	movs	r2, #0
 800368c:	f04f 31ff 	mov.w	r1, #4294967295
 8003690:	4618      	mov	r0, r3
 8003692:	f7fe fcef 	bl	8002074 <_ZN3LED2LREaa>

	logger_->resetIdx();
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	4618      	mov	r0, r3
 800369c:	f000 fc5b 	bl	8003f56 <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fc09 	bl	8003ebc <_ZN6Logger10resetLogs2Ev>
}
 80036aa:	bf00      	nop
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	08017ff0 	.word	0x08017ff0
 80036b8:	08017ffc 	.word	0x08017ffc
 80036bc:	08017fe4 	.word	0x08017fe4
 80036c0:	08018050 	.word	0x08018050
 80036c4:	0801805c 	.word	0x0801805c
 80036c8:	0801806c 	.word	0x0801806c
 80036cc:	0801807c 	.word	0x0801807c

080036d0 <_ZN9LineTrace7runningEv>:

void LineTrace::running()
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 80036d8:	2300      	movs	r3, #0
 80036da:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 80036dc:	2300      	movs	r3, #0
 80036de:	737b      	strb	r3, [r7, #13]
	start();
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f7ff ff67 	bl	80035b4 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 80036e6:	7b7b      	ldrb	r3, [r7, #13]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d15b      	bne.n	80037a4 <_ZN9LineTrace7runningEv+0xd4>
		switch(stage){
 80036ec:	89fb      	ldrh	r3, [r7, #14]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d002      	beq.n	80036f8 <_ZN9LineTrace7runningEv+0x28>
 80036f2:	2b0a      	cmp	r3, #10
 80036f4:	d030      	beq.n	8003758 <_ZN9LineTrace7runningEv+0x88>
 80036f6:	e054      	b.n	80037a2 <_ZN9LineTrace7runningEv+0xd2>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f001 f945 	bl	800498c <_ZN10SideSensor16getWhiteLineCntREv>
 8003702:	4603      	mov	r3, r0
 8003704:	2b01      	cmp	r3, #1
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d044      	beq.n	800379c <_ZN9LineTrace7runningEv+0xcc>
				}
				else{ // Other than first running
					startVelocityPlay();
				}
				*/
				loggerStart();
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff fa14 	bl	8002b40 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800371e:	3310      	adds	r3, #16
 8003720:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f89f 	bl	800386c <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fee3 	bl	80014fe <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	4618      	mov	r0, r3
 800373e:	f7fd fec1 	bl	80014c4 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	330c      	adds	r3, #12
 8003746:	f04f 32ff 	mov.w	r2, #4294967295
 800374a:	2100      	movs	r1, #0
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe fc91 	bl	8002074 <_ZN3LED2LREaa>
				stage = 10;
 8003752:	230a      	movs	r3, #10
 8003754:	81fb      	strh	r3, [r7, #14]
			}

			break;
 8003756:	e021      	b.n	800379c <_ZN9LineTrace7runningEv+0xcc>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	4618      	mov	r0, r3
 800375e:	f001 f915 	bl	800498c <_ZN10SideSensor16getWhiteLineCntREv>
 8003762:	4603      	mov	r3, r0
 8003764:	2b02      	cmp	r3, #2
 8003766:	bf0c      	ite	eq
 8003768:	2301      	moveq	r3, #1
 800376a:	2300      	movne	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d016      	beq.n	80037a0 <_ZN9LineTrace7runningEv+0xd0>
				loggerStop();
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f7ff f9ff 	bl	8002b76 <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f88a 	bl	8003892 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 800377e:	2064      	movs	r0, #100	; 0x64
 8003780:	f004 fc84 	bl	800808c <HAL_Delay>

				setTargetVelocity(0);
 8003784:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 80037b4 <_ZN9LineTrace7runningEv+0xe4>
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff fdee 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 800378e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003792:	f004 fc7b 	bl	800808c <HAL_Delay>

				goal_flag = true;
 8003796:	2301      	movs	r3, #1
 8003798:	737b      	strb	r3, [r7, #13]

			}

			break;
 800379a:	e001      	b.n	80037a0 <_ZN9LineTrace7runningEv+0xd0>
			break;
 800379c:	bf00      	nop
 800379e:	e7a2      	b.n	80036e6 <_ZN9LineTrace7runningEv+0x16>
			break;
 80037a0:	bf00      	nop
	while(goal_flag == false){
 80037a2:	e7a0      	b.n	80036e6 <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff ff2b 	bl	8003600 <_ZN9LineTrace4stopEv>
}
 80037aa:	bf00      	nop
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	00000000 	.word	0x00000000

080037b8 <_ZN9LineTrace9storeLogsEv>:

void LineTrace::storeLogs()
{
 80037b8:	b590      	push	{r4, r7, lr}
 80037ba:	ed2d 8b02 	vpush	{d8}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d046      	beq.n	800385c <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80037d4:	3310      	adds	r3, #16
 80037d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d11c      	bne.n	8003818 <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	69dc      	ldr	r4, [r3, #28]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7fd fe31 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 80037ec:	eeb0 8a40 	vmov.f32	s16, s0
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f000 fe1e 	bl	8004436 <_ZN8Odometry8getThetaEv>
 80037fa:	ec53 2b10 	vmov	r2, r3, d0
 80037fe:	4610      	mov	r0, r2
 8003800:	4619      	mov	r1, r3
 8003802:	f7fd fa09 	bl	8000c18 <__aeabi_d2f>
 8003806:	4603      	mov	r3, r0
 8003808:	ee00 3a90 	vmov	s1, r3
 800380c:	eeb0 0a48 	vmov.f32	s0, s16
 8003810:	4620      	mov	r0, r4
 8003812:	f000 fa1e 	bl	8003c52 <_ZN6Logger21storeDistanceAndThetaEff>
 8003816:	e01b      	b.n	8003850 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69dc      	ldr	r4, [r3, #28]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	695b      	ldr	r3, [r3, #20]
 8003820:	4618      	mov	r0, r3
 8003822:	f7fd fe23 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8003826:	eeb0 8a40 	vmov.f32	s16, s0
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fe01 	bl	8004436 <_ZN8Odometry8getThetaEv>
 8003834:	ec53 2b10 	vmov	r2, r3, d0
 8003838:	4610      	mov	r0, r2
 800383a:	4619      	mov	r1, r3
 800383c:	f7fd f9ec 	bl	8000c18 <__aeabi_d2f>
 8003840:	4603      	mov	r3, r0
 8003842:	ee00 3a90 	vmov	s1, r3
 8003846:	eeb0 0a48 	vmov.f32	s0, s16
 800384a:	4620      	mov	r0, r4
 800384c:	f000 fa48 	bl	8003ce0 <_ZN6Logger22storeDistanceAndTheta2Eff>
			//logger_->storeDistanceAndTheta2(getTargetVelocity(), odometry_->getTheta());

		mon_store_cnt++;
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	3301      	adds	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	4b03      	ldr	r3, [pc, #12]	; (8003868 <_ZN9LineTrace9storeLogsEv+0xb0>)
 800385a:	801a      	strh	r2, [r3, #0]
	}
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	ecbd 8b02 	vpop	{d8}
 8003866:	bd90      	pop	{r4, r7, pc}
 8003868:	20000264 	.word	0x20000264

0800386c <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	4618      	mov	r0, r3
 800387a:	f7fd fe23 	bl	80014c4 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003884:	330c      	adds	r3, #12
 8003886:	2201      	movs	r2, #1
 8003888:	701a      	strb	r2, [r3, #0]
}
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80038a0:	330c      	adds	r3, #12
 80038a2:	2200      	movs	r2, #0
 80038a4:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80038ac:	330e      	adds	r3, #14
 80038ae:	2200      	movs	r2, #0
 80038b0:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80038b8:	3348      	adds	r3, #72	; 0x48
 80038ba:	f04f 0200 	mov.w	r2, #0
 80038be:	601a      	str	r2, [r3, #0]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <_ZN9LineTrace7setModeEs>:

void LineTrace::setMode(int16_t mode)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	460b      	mov	r3, r1
 80038d6:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80038de:	3310      	adds	r3, #16
 80038e0:	887a      	ldrh	r2, [r7, #2]
 80038e2:	801a      	strh	r2, [r3, #0]
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 80038fc:	2300      	movs	r3, #0
 80038fe:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	695b      	ldr	r3, [r3, #20]
 8003904:	4618      	mov	r0, r3
 8003906:	f7fd fda2 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 800390a:	eeb0 7a40 	vmov.f32	s14, s0
 800390e:	edd7 7a00 	vldr	s15, [r7]
 8003912:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800391a:	bf94      	ite	ls
 800391c:	2301      	movls	r3, #1
 800391e:	2300      	movhi	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 8003926:	2301      	movs	r3, #1
 8003928:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8003934:	b590      	push	{r4, r7, lr}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	695a      	ldr	r2, [r3, #20]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003946:	3344      	adds	r3, #68	; 0x44
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	461c      	mov	r4, r3
 800394c:	4610      	mov	r0, r2
 800394e:	f7fd fd8d 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8003952:	eef0 7a40 	vmov.f32	s15, s0
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 800395c:	3304      	adds	r3, #4
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	3304      	adds	r3, #4
 8003964:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800396e:	3344      	adds	r3, #68	; 0x44
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	3301      	adds	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800397c:	3344      	adds	r3, #68	; 0x44
 800397e:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003986:	3344      	adds	r3, #68	; 0x44
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	2b63      	cmp	r3, #99	; 0x63
 800398c:	d905      	bls.n	800399a <_ZN9LineTrace22storeCrossLineDistanceEv+0x66>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003994:	3344      	adds	r3, #68	; 0x44
 8003996:	2263      	movs	r2, #99	; 0x63
 8003998:	801a      	strh	r2, [r3, #0]
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd90      	pop	{r4, r7, pc}

080039a2 <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 80039a2:	b590      	push	{r4, r7, lr}
 80039a4:	b083      	sub	sp, #12
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695a      	ldr	r2, [r3, #20]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80039b4:	3346      	adds	r3, #70	; 0x46
 80039b6:	881b      	ldrh	r3, [r3, #0]
 80039b8:	461c      	mov	r4, r3
 80039ba:	4610      	mov	r0, r2
 80039bc:	f7fd fd56 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 80039c0:	eef0 7a40 	vmov.f32	s15, s0
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	f504 533d 	add.w	r3, r4, #12096	; 0x2f40
 80039ca:	3328      	adds	r3, #40	; 0x28
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
 80039d0:	3304      	adds	r3, #4
 80039d2:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80039dc:	3346      	adds	r3, #70	; 0x46
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	3301      	adds	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80039ea:	3346      	adds	r3, #70	; 0x46
 80039ec:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80039f4:	3346      	adds	r3, #70	; 0x46
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039fc:	d306      	bcc.n	8003a0c <_ZN9LineTrace21storeSideLineDistanceEv+0x6a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a04:	3346      	adds	r3, #70	; 0x46
 8003a06:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a0a:	801a      	strh	r2, [r3, #0]
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd90      	pop	{r4, r7, pc}

08003a14 <_ZN9LineTrace23correctionTotalDistanceEv>:
void LineTrace::correctionTotalDistance()
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
	encoder_->setTotalDistance(crossline_distance_[crossline_idx_]);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6959      	ldr	r1, [r3, #20]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a26:	3344      	adds	r3, #68	; 0x44
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8003a30:	3304      	adds	r3, #4
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	3304      	adds	r3, #4
 8003a38:	edd3 7a00 	vldr	s15, [r3]
 8003a3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a40:	4608      	mov	r0, r1
 8003a42:	f7fd fd22 	bl	800148a <_ZN7Encoder16setTotalDistanceEf>
	crossline_idx_++;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a4c:	3344      	adds	r3, #68	; 0x44
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	3301      	adds	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a5a:	3344      	adds	r3, #68	; 0x44
 8003a5c:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a64:	3344      	adds	r3, #68	; 0x44
 8003a66:	881b      	ldrh	r3, [r3, #0]
 8003a68:	2b63      	cmp	r3, #99	; 0x63
 8003a6a:	d905      	bls.n	8003a78 <_ZN9LineTrace23correctionTotalDistanceEv+0x64>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a72:	3344      	adds	r3, #68	; 0x44
 8003a74:	2263      	movs	r2, #99	; 0x63
 8003a76:	801a      	strh	r2, [r3, #0]

}
 8003a78:	bf00      	nop
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a8e:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003a92:	2200      	movs	r2, #0
 8003a94:	701a      	strb	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a9c:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	801a      	strh	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003aaa:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003aae:	2200      	movs	r2, #0
 8003ab0:	801a      	strh	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003ab8:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003abc:	2200      	movs	r2, #0
 8003abe:	801a      	strh	r2, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
	...

08003ad0 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8003adc:	f7fd fe84 	bl	80017e8 <sd_mount>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	bf0c      	ite	eq
 8003ae6:	2301      	moveq	r3, #1
 8003ae8:	2300      	movne	r3, #0
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d016      	beq.n	8003b1e <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 8003af0:	f7fd fad6 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8003af4:	2100      	movs	r1, #0
 8003af6:	2000      	movs	r0, #0
 8003af8:	f7fd fae2 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8003afc:	4815      	ldr	r0, [pc, #84]	; (8003b54 <_ZN6Logger10sdCardInitEv+0x84>)
 8003afe:	f7fd fb09 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8003b02:	2101      	movs	r1, #1
 8003b04:	2000      	movs	r0, #0
 8003b06:	f7fd fadb 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 8003b0a:	4813      	ldr	r0, [pc, #76]	; (8003b58 <_ZN6Logger10sdCardInitEv+0x88>)
 8003b0c:	f7fd fb02 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 8003b10:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b14:	f004 faba 	bl	800808c <HAL_Delay>

	  ret = true;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
 8003b1c:	e015      	b.n	8003b4a <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 8003b1e:	f7fd fabf 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8003b22:	2100      	movs	r1, #0
 8003b24:	2000      	movs	r0, #0
 8003b26:	f7fd facb 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8003b2a:	480a      	ldr	r0, [pc, #40]	; (8003b54 <_ZN6Logger10sdCardInitEv+0x84>)
 8003b2c:	f7fd faf2 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8003b30:	2101      	movs	r1, #1
 8003b32:	2000      	movs	r0, #0
 8003b34:	f7fd fac4 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8003b38:	4808      	ldr	r0, [pc, #32]	; (8003b5c <_ZN6Logger10sdCardInitEv+0x8c>)
 8003b3a:	f7fd faeb 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 8003b3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b42:	f004 faa3 	bl	800808c <HAL_Delay>

	  ret = false;
 8003b46:	2300      	movs	r3, #0
 8003b48:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	08018088 	.word	0x08018088
 8003b58:	08018094 	.word	0x08018094
 8003b5c:	0801809c 	.word	0x0801809c

08003b60 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003b72:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d027      	beq.n	8003bcc <_ZN6Logger8storeLogEf+0x6c>
		store_data_float_[log_index_tim_] = data;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003b82:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003b98:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003b9c:	881b      	ldrh	r3, [r3, #0]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003ba8:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003bac:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003bb4:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003bb8:	881b      	ldrh	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d006      	beq.n	8003bcc <_ZN6Logger8storeLogEf+0x6c>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003bc4:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003bc8:	2200      	movs	r2, #0
 8003bca:	801a      	strh	r2, [r3, #0]
	}
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003bea:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d028      	beq.n	8003c46 <_ZN6Logger9storeLog2Ef+0x6e>
		store_data_float2_[log_index_tim2_] = data;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003bfa:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003bfe:	881b      	ldrh	r3, [r3, #0]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4413      	add	r3, r2
 8003c06:	3304      	adds	r3, #4
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c12:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c22:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003c26:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c2e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003c32:	881b      	ldrh	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d006      	beq.n	8003c46 <_ZN6Logger9storeLog2Ef+0x6e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c3e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8003c42:	2200      	movs	r2, #0
 8003c44:	801a      	strh	r2, [r3, #0]
	}
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <_ZN6Logger21storeDistanceAndThetaEff>:
{

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b085      	sub	sp, #20
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	60f8      	str	r0, [r7, #12]
 8003c5a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c5e:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c68:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003c6c:	881b      	ldrh	r3, [r3, #0]
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	3302      	adds	r3, #2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c80:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003c84:	881b      	ldrh	r3, [r3, #0]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8003c8c:	3312      	adds	r3, #18
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003c9c:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003ca0:	881b      	ldrh	r3, [r3, #0]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003cac:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003cb0:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003cb8:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003cbc:	881b      	ldrh	r3, [r3, #0]
 8003cbe:	f241 726f 	movw	r2, #5999	; 0x176f
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d906      	bls.n	8003cd4 <_ZN6Logger21storeDistanceAndThetaEff+0x82>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003ccc:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	801a      	strh	r2, [r3, #0]
	//}
}
 8003cd4:	bf00      	nop
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	ed87 0a02 	vstr	s0, [r7, #8]
 8003cec:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003cf6:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8003d02:	3322      	adds	r3, #34	; 0x22
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d12:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003d16:	881b      	ldrh	r3, [r3, #0]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	f503 438c 	add.w	r3, r3, #17920	; 0x4600
 8003d1e:	3352      	adds	r3, #82	; 0x52
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d2e:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003d32:	881b      	ldrh	r3, [r3, #0]
 8003d34:	3301      	adds	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d3e:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003d42:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d4a:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003d4e:	881b      	ldrh	r3, [r3, #0]
 8003d50:	f241 726f 	movw	r2, #5999	; 0x176f
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d906      	bls.n	8003d66 <_ZN6Logger22storeDistanceAndTheta2Eff+0x86>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d5e:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003d62:	2200      	movs	r2, #0
 8003d64:	801a      	strh	r2, [r3, #0]
	//}
}
 8003d66:	bf00      	nop
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3308      	adds	r3, #8
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
	return store_theta_;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003d98:	3348      	adds	r3, #72	; 0x48
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b086      	sub	sp, #24
 8003daa:	af02      	add	r7, sp, #8
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	2300      	movs	r3, #0
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	4613      	mov	r3, r2
 8003dba:	2201      	movs	r2, #1
 8003dbc:	6879      	ldr	r1, [r7, #4]
 8003dbe:	68b8      	ldr	r0, [r7, #8]
 8003dc0:	f7fd fc20 	bl	8001604 <sd_write_array_float>
}
 8003dc4:	bf00      	nop
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af02      	add	r7, sp, #8
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	1d1a      	adds	r2, r3, #4
 8003ddc:	2300      	movs	r3, #0
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	4613      	mov	r3, r2
 8003de2:	2201      	movs	r2, #1
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	68b8      	ldr	r0, [r7, #8]
 8003de8:	f7fd fc0c 	bl	8001604 <sd_write_array_float>
}
 8003dec:	bf00      	nop
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af02      	add	r7, sp, #8
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f103 0208 	add.w	r2, r3, #8
 8003e08:	2300      	movs	r3, #0
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e12:	6879      	ldr	r1, [r7, #4]
 8003e14:	68b8      	ldr	r0, [r7, #8]
 8003e16:	f7fd fbf5 	bl	8001604 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003e20:	3348      	adds	r3, #72	; 0x48
 8003e22:	2200      	movs	r2, #0
 8003e24:	9200      	str	r2, [sp, #0]
 8003e26:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e2a:	6839      	ldr	r1, [r7, #0]
 8003e2c:	68b8      	ldr	r0, [r7, #8]
 8003e2e:	f7fd fbe9 	bl	8001604 <sd_write_array_float>
}
 8003e32:	bf00      	nop
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b086      	sub	sp, #24
 8003e3e:	af02      	add	r7, sp, #8
 8003e40:	60f8      	str	r0, [r7, #12]
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8003e4e:	3388      	adds	r3, #136	; 0x88
 8003e50:	2200      	movs	r2, #0
 8003e52:	9200      	str	r2, [sp, #0]
 8003e54:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	68b8      	ldr	r0, [r7, #8]
 8003e5c:	f7fd fbd2 	bl	8001604 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003e66:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	9200      	str	r2, [sp, #0]
 8003e6e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e72:	6839      	ldr	r1, [r7, #0]
 8003e74:	68b8      	ldr	r0, [r7, #8]
 8003e76:	f7fd fbc5 	bl	8001604 <sd_write_array_float>
}
 8003e7a:	bf00      	nop
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b084      	sub	sp, #16
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	60f8      	str	r0, [r7, #12]
 8003e8a:	60b9      	str	r1, [r7, #8]
 8003e8c:	607a      	str	r2, [r7, #4]
 8003e8e:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	3308      	adds	r3, #8
 8003e94:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	68b8      	ldr	r0, [r7, #8]
 8003e9c:	f7fd fc18 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003ea6:	3348      	adds	r3, #72	; 0x48
 8003ea8:	f241 7270 	movw	r2, #6000	; 0x1770
 8003eac:	6839      	ldr	r1, [r7, #0]
 8003eae:	68b8      	ldr	r0, [r7, #8]
 8003eb0:	f7fd fc0e 	bl	80016d0 <sd_read_array_float>
}
 8003eb4:	bf00      	nop
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <_ZN6Logger10resetLogs2Ev>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b08b      	sub	sp, #44	; 0x2c
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8003eca:	3388      	adds	r3, #136	; 0x88
 8003ecc:	61fb      	str	r3, [r7, #28]
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003ed8:	3340      	adds	r3, #64	; 0x40
 8003eda:	61bb      	str	r3, [r7, #24]
 8003edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d009      	beq.n	8003ef8 <_ZN6Logger10resetLogs2Ev+0x3c>
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee6:	617b      	str	r3, [r7, #20]
		log = 0;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef6:	e7f1      	b.n	8003edc <_ZN6Logger10resetLogs2Ev+0x20>
	}
	for(auto &log : store_theta2_){
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003efe:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8003f02:	613b      	str	r3, [r7, #16]
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	623b      	str	r3, [r7, #32]
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003f0e:	3340      	adds	r3, #64	; 0x40
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	6a3a      	ldr	r2, [r7, #32]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d009      	beq.n	8003f2e <_ZN6Logger10resetLogs2Ev+0x72>
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	60bb      	str	r3, [r7, #8]
		log = 0;
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	623b      	str	r3, [r7, #32]
 8003f2c:	e7f1      	b.n	8003f12 <_ZN6Logger10resetLogs2Ev+0x56>
	}

	log_index_tim_ = 0;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003f34:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003f38:	2200      	movs	r2, #0
 8003f3a:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003f42:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003f46:	2200      	movs	r2, #0
 8003f48:	801a      	strh	r2, [r3, #0]
}
 8003f4a:	bf00      	nop
 8003f4c:	372c      	adds	r7, #44	; 0x2c
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr

08003f56 <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8003f56:	b480      	push	{r7}
 8003f58:	b083      	sub	sp, #12
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003f64:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003f68:	2200      	movs	r2, #0
 8003f6a:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003f72:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003f76:	2200      	movs	r2, #0
 8003f78:	801a      	strh	r2, [r3, #0]
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <_ZN6Logger5startEv>:

void Logger::start()
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003f94:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003f98:	2201      	movs	r2, #1
 8003f9a:	701a      	strb	r2, [r3, #0]
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003fb6:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003fba:	2200      	movs	r2, #0
 8003fbc:	701a      	strb	r2, [r3, #0]
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8003fca:	b480      	push	{r7}
 8003fcc:	b083      	sub	sp, #12
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	801a      	strh	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	805a      	strh	r2, [r3, #2]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <_ZN5Motor4initEv>:

void Motor::init()
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003ff4:	2108      	movs	r1, #8
 8003ff6:	4805      	ldr	r0, [pc, #20]	; (800400c <_ZN5Motor4initEv+0x20>)
 8003ff8:	f009 f9f8 	bl	800d3ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003ffc:	210c      	movs	r1, #12
 8003ffe:	4803      	ldr	r0, [pc, #12]	; (800400c <_ZN5Motor4initEv+0x20>)
 8004000:	f009 f9f4 	bl	800d3ec <HAL_TIM_PWM_Start>

}
 8004004:	bf00      	nop
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	2003e8a4 	.word	0x2003e8a4

08004010 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800401e:	2b00      	cmp	r3, #0
 8004020:	da0d      	bge.n	800403e <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004022:	2200      	movs	r2, #0
 8004024:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004028:	481f      	ldr	r0, [pc, #124]	; (80040a8 <_ZN5Motor9motorCtrlEv+0x98>)
 800402a:	f005 fac5 	bl	80095b8 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004034:	b29b      	uxth	r3, r3
 8004036:	425b      	negs	r3, r3
 8004038:	b29b      	uxth	r3, r3
 800403a:	81fb      	strh	r3, [r7, #14]
 800403c:	e00a      	b.n	8004054 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 800403e:	2201      	movs	r2, #1
 8004040:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004044:	4818      	ldr	r0, [pc, #96]	; (80040a8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004046:	f005 fab7 	bl	80095b8 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004050:	b29b      	uxth	r3, r3
 8004052:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800405a:	2b00      	cmp	r3, #0
 800405c:	da0d      	bge.n	800407a <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 800405e:	2201      	movs	r2, #1
 8004060:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004064:	4810      	ldr	r0, [pc, #64]	; (80040a8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004066:	f005 faa7 	bl	80095b8 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004070:	b29b      	uxth	r3, r3
 8004072:	425b      	negs	r3, r3
 8004074:	b29b      	uxth	r3, r3
 8004076:	81bb      	strh	r3, [r7, #12]
 8004078:	e00a      	b.n	8004090 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 800407a:	2200      	movs	r2, #0
 800407c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004080:	4809      	ldr	r0, [pc, #36]	; (80040a8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004082:	f005 fa99 	bl	80095b8 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800408c:	b29b      	uxth	r3, r3
 800408e:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004090:	89fa      	ldrh	r2, [r7, #14]
 8004092:	4b06      	ldr	r3, [pc, #24]	; (80040ac <_ZN5Motor9motorCtrlEv+0x9c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004098:	89ba      	ldrh	r2, [r7, #12]
 800409a:	4b04      	ldr	r3, [pc, #16]	; (80040ac <_ZN5Motor9motorCtrlEv+0x9c>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	641a      	str	r2, [r3, #64]	; 0x40
}
 80040a0:	bf00      	nop
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40020c00 	.word	0x40020c00
 80040ac:	2003e8a4 	.word	0x2003e8a4

080040b0 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 80040b0:	b590      	push	{r4, r7, lr}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6178      	str	r0, [r7, #20]
 80040b8:	ed87 0b02 	vstr	d0, [r7, #8]
 80040bc:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 80040c0:	f04f 0200 	mov.w	r2, #0
 80040c4:	4b30      	ldr	r3, [pc, #192]	; (8004188 <_ZN5Motor8setRatioEdd+0xd8>)
 80040c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80040ca:	f7fc fd3d 	bl	8000b48 <__aeabi_dcmpgt>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <_ZN5Motor8setRatioEdd+0x30>
 80040d4:	f04f 0300 	mov.w	r3, #0
 80040d8:	4c2b      	ldr	r4, [pc, #172]	; (8004188 <_ZN5Motor8setRatioEdd+0xd8>)
 80040da:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80040de:	e00e      	b.n	80040fe <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 80040e0:	f04f 0200 	mov.w	r2, #0
 80040e4:	4b29      	ldr	r3, [pc, #164]	; (800418c <_ZN5Motor8setRatioEdd+0xdc>)
 80040e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80040ea:	f7fc fd0f 	bl	8000b0c <__aeabi_dcmplt>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d004      	beq.n	80040fe <_ZN5Motor8setRatioEdd+0x4e>
 80040f4:	f04f 0300 	mov.w	r3, #0
 80040f8:	4c24      	ldr	r4, [pc, #144]	; (800418c <_ZN5Motor8setRatioEdd+0xdc>)
 80040fa:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	4b21      	ldr	r3, [pc, #132]	; (8004188 <_ZN5Motor8setRatioEdd+0xd8>)
 8004104:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004108:	f7fc fd1e 	bl	8000b48 <__aeabi_dcmpgt>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d005      	beq.n	800411e <_ZN5Motor8setRatioEdd+0x6e>
 8004112:	f04f 0300 	mov.w	r3, #0
 8004116:	4c1c      	ldr	r4, [pc, #112]	; (8004188 <_ZN5Motor8setRatioEdd+0xd8>)
 8004118:	e9c7 3400 	strd	r3, r4, [r7]
 800411c:	e00e      	b.n	800413c <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 800411e:	f04f 0200 	mov.w	r2, #0
 8004122:	4b1a      	ldr	r3, [pc, #104]	; (800418c <_ZN5Motor8setRatioEdd+0xdc>)
 8004124:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004128:	f7fc fcf0 	bl	8000b0c <__aeabi_dcmplt>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d004      	beq.n	800413c <_ZN5Motor8setRatioEdd+0x8c>
 8004132:	f04f 0300 	mov.w	r3, #0
 8004136:	4c15      	ldr	r4, [pc, #84]	; (800418c <_ZN5Motor8setRatioEdd+0xdc>)
 8004138:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	4b13      	ldr	r3, [pc, #76]	; (8004190 <_ZN5Motor8setRatioEdd+0xe0>)
 8004142:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004146:	f7fc fa6f 	bl	8000628 <__aeabi_dmul>
 800414a:	4603      	mov	r3, r0
 800414c:	460c      	mov	r4, r1
 800414e:	4618      	mov	r0, r3
 8004150:	4621      	mov	r1, r4
 8004152:	f7fc fd19 	bl	8000b88 <__aeabi_d2iz>
 8004156:	4603      	mov	r3, r0
 8004158:	b21a      	sxth	r2, r3
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	4b0b      	ldr	r3, [pc, #44]	; (8004190 <_ZN5Motor8setRatioEdd+0xe0>)
 8004164:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004168:	f7fc fa5e 	bl	8000628 <__aeabi_dmul>
 800416c:	4603      	mov	r3, r0
 800416e:	460c      	mov	r4, r1
 8004170:	4618      	mov	r0, r3
 8004172:	4621      	mov	r1, r4
 8004174:	f7fc fd08 	bl	8000b88 <__aeabi_d2iz>
 8004178:	4603      	mov	r3, r0
 800417a:	b21a      	sxth	r2, r3
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	805a      	strh	r2, [r3, #2]

}
 8004180:	bf00      	nop
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	bd90      	pop	{r4, r7, pc}
 8004188:	3ff00000 	.word	0x3ff00000
 800418c:	bff00000 	.word	0xbff00000
 8004190:	409c2000 	.word	0x409c2000

08004194 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004194:	b490      	push	{r4, r7}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
 80041a0:	603b      	str	r3, [r7, #0]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	f04f 0400 	mov.w	r4, #0
 80041ac:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	f04f 0400 	mov.w	r4, #0
 80041ba:	e9c2 3406 	strd	r3, r4, [r2, #24]
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	f04f 0300 	mov.w	r3, #0
 80041c4:	f04f 0400 	mov.w	r4, #0
 80041c8:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	f04f 0300 	mov.w	r3, #0
 80041d2:	f04f 0400 	mov.w	r4, #0
 80041d6:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	f04f 0300 	mov.w	r3, #0
 80041e0:	f04f 0400 	mov.w	r4, #0
 80041e4:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	609a      	str	r2, [r3, #8]
}
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bc90      	pop	{r4, r7}
 8004204:	4770      	bx	lr
	...

08004208 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8004208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800420c:	b086      	sub	sp, #24
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	4618      	mov	r0, r3
 8004218:	f7fd fcae 	bl	8001b78 <_ZN3IMU8getOmegaEv>
 800421c:	ee10 3a10 	vmov	r3, s0
 8004220:	4618      	mov	r0, r3
 8004222:	f7fc f9a9 	bl	8000578 <__aeabi_f2d>
 8004226:	4603      	mov	r3, r0
 8004228:	460c      	mov	r4, r1
 800422a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f7fd f8fc 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 8004238:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 800423c:	a376      	add	r3, pc, #472	; (adr r3, 8004418 <_ZN8Odometry12calcPotitionEv+0x210>)
 800423e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004242:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004246:	f7fc f9ef 	bl	8000628 <__aeabi_dmul>
 800424a:	4603      	mov	r3, r0
 800424c:	460c      	mov	r4, r1
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f7fc f98c 	bl	8000578 <__aeabi_f2d>
 8004260:	4682      	mov	sl, r0
 8004262:	468b      	mov	fp, r1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004278:	f7fc fb00 	bl	800087c <__aeabi_ddiv>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	4640      	mov	r0, r8
 8004282:	4649      	mov	r1, r9
 8004284:	f7fc f81a 	bl	80002bc <__adddf3>
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	ec43 2b17 	vmov	d7, r2, r3
 8004290:	eeb0 0a47 	vmov.f32	s0, s14
 8004294:	eef0 0a67 	vmov.f32	s1, s15
 8004298:	f00e fbee 	bl	8012a78 <cos>
 800429c:	ec53 2b10 	vmov	r2, r3, d0
 80042a0:	4650      	mov	r0, sl
 80042a2:	4659      	mov	r1, fp
 80042a4:	f7fc f9c0 	bl	8000628 <__aeabi_dmul>
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	4620      	mov	r0, r4
 80042ae:	4629      	mov	r1, r5
 80042b0:	f7fc f804 	bl	80002bc <__adddf3>
 80042b4:	4603      	mov	r3, r0
 80042b6:	460c      	mov	r4, r1
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80042c4:	68f8      	ldr	r0, [r7, #12]
 80042c6:	f7fc f957 	bl	8000578 <__aeabi_f2d>
 80042ca:	4682      	mov	sl, r0
 80042cc:	468b      	mov	fp, r1
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80042da:	f04f 0200 	mov.w	r2, #0
 80042de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042e2:	f7fc facb 	bl	800087c <__aeabi_ddiv>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4640      	mov	r0, r8
 80042ec:	4649      	mov	r1, r9
 80042ee:	f7fb ffe5 	bl	80002bc <__adddf3>
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	ec43 2b17 	vmov	d7, r2, r3
 80042fa:	eeb0 0a47 	vmov.f32	s0, s14
 80042fe:	eef0 0a67 	vmov.f32	s1, s15
 8004302:	f00e fbfd 	bl	8012b00 <sin>
 8004306:	ec53 2b10 	vmov	r2, r3, d0
 800430a:	4650      	mov	r0, sl
 800430c:	4659      	mov	r1, fp
 800430e:	f7fc f98b 	bl	8000628 <__aeabi_dmul>
 8004312:	4602      	mov	r2, r0
 8004314:	460b      	mov	r3, r1
 8004316:	4620      	mov	r0, r4
 8004318:	4629      	mov	r1, r5
 800431a:	f7fb ffcf 	bl	80002bc <__adddf3>
 800431e:	4603      	mov	r3, r0
 8004320:	460c      	mov	r4, r1
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8004334:	461a      	mov	r2, r3
 8004336:	4623      	mov	r3, r4
 8004338:	f7fb ffc0 	bl	80002bc <__adddf3>
 800433c:	4603      	mov	r3, r0
 800433e:	460c      	mov	r4, r1
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	ed93 7b08 	vldr	d7, [r3, #32]
 8004352:	eeb0 0a47 	vmov.f32	s0, s14
 8004356:	eef0 0a67 	vmov.f32	s1, s15
 800435a:	f00e fb8d 	bl	8012a78 <cos>
 800435e:	ec51 0b10 	vmov	r0, r1, d0
 8004362:	f04f 0200 	mov.w	r2, #0
 8004366:	4b28      	ldr	r3, [pc, #160]	; (8004408 <_ZN8Odometry12calcPotitionEv+0x200>)
 8004368:	f7fc f95e 	bl	8000628 <__aeabi_dmul>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4620      	mov	r0, r4
 8004372:	4629      	mov	r1, r5
 8004374:	f7fb ffa2 	bl	80002bc <__adddf3>
 8004378:	4603      	mov	r3, r0
 800437a:	460c      	mov	r4, r1
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	ed93 7b08 	vldr	d7, [r3, #32]
 800438e:	eeb0 0a47 	vmov.f32	s0, s14
 8004392:	eef0 0a67 	vmov.f32	s1, s15
 8004396:	f00e fbb3 	bl	8012b00 <sin>
 800439a:	ec51 0b10 	vmov	r0, r1, d0
 800439e:	f04f 0200 	mov.w	r2, #0
 80043a2:	4b19      	ldr	r3, [pc, #100]	; (8004408 <_ZN8Odometry12calcPotitionEv+0x200>)
 80043a4:	f7fc f940 	bl	8000628 <__aeabi_dmul>
 80043a8:	4602      	mov	r2, r0
 80043aa:	460b      	mov	r3, r1
 80043ac:	4620      	mov	r0, r4
 80043ae:	4629      	mov	r1, r5
 80043b0:	f7fb ff84 	bl	80002bc <__adddf3>
 80043b4:	4603      	mov	r3, r0
 80043b6:	460c      	mov	r4, r1
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 80043c4:	4618      	mov	r0, r3
 80043c6:	4621      	mov	r1, r4
 80043c8:	f7fc fc26 	bl	8000c18 <__aeabi_d2f>
 80043cc:	4602      	mov	r2, r0
 80043ce:	4b0f      	ldr	r3, [pc, #60]	; (800440c <_ZN8Odometry12calcPotitionEv+0x204>)
 80043d0:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80043d8:	4618      	mov	r0, r3
 80043da:	4621      	mov	r1, r4
 80043dc:	f7fc fc1c 	bl	8000c18 <__aeabi_d2f>
 80043e0:	4602      	mov	r2, r0
 80043e2:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <_ZN8Odometry12calcPotitionEv+0x208>)
 80043e4:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80043ec:	4618      	mov	r0, r3
 80043ee:	4621      	mov	r1, r4
 80043f0:	f7fc fc12 	bl	8000c18 <__aeabi_d2f>
 80043f4:	4602      	mov	r2, r0
 80043f6:	4b07      	ldr	r3, [pc, #28]	; (8004414 <_ZN8Odometry12calcPotitionEv+0x20c>)
 80043f8:	601a      	str	r2, [r3, #0]
}
 80043fa:	bf00      	nop
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004404:	f3af 8000 	nop.w
 8004408:	405b8000 	.word	0x405b8000
 800440c:	20000294 	.word	0x20000294
 8004410:	20000298 	.word	0x20000298
 8004414:	2000029c 	.word	0x2000029c
 8004418:	d2f1a9fc 	.word	0xd2f1a9fc
 800441c:	3f50624d 	.word	0x3f50624d

08004420 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	calcPotition();
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f7ff feed 	bl	8004208 <_ZN8Odometry12calcPotitionEv>
}
 800442e:	bf00      	nop
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8004436:	b490      	push	{r4, r7}
 8004438:	b082      	sub	sp, #8
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
	return theta_;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004444:	ec44 3b17 	vmov	d7, r3, r4
}
 8004448:	eeb0 0a47 	vmov.f32	s0, s14
 800444c:	eef0 0a67 	vmov.f32	s1, s15
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bc90      	pop	{r4, r7}
 8004456:	4770      	bx	lr

08004458 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8004458:	b490      	push	{r4, r7}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	f04f 0300 	mov.w	r3, #0
 8004466:	f04f 0400 	mov.w	r4, #0
 800446a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	f04f 0300 	mov.w	r3, #0
 8004474:	f04f 0400 	mov.w	r4, #0
 8004478:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	f04f 0300 	mov.w	r3, #0
 8004482:	f04f 0400 	mov.w	r4, #0
 8004486:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 800448a:	bf00      	nop
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bc90      	pop	{r4, r7}
 8004492:	4770      	bx	lr

08004494 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8004494:	b490      	push	{r4, r7}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	f04f 0300 	mov.w	r3, #0
 80044a8:	f04f 0400 	mov.w	r4, #0
 80044ac:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	f04f 0400 	mov.w	r4, #0
 80044ba:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	f04f 0300 	mov.w	r3, #0
 80044c4:	f04f 0400 	mov.w	r4, #0
 80044c8:	e9c2 3406 	strd	r3, r4, [r2, #24]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80044d2:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80044d6:	2200      	movs	r2, #0
 80044d8:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 80044da:	4a29      	ldr	r2, [pc, #164]	; (8004580 <_ZN13PathFollowingC1Ev+0xec>)
 80044dc:	f04f 0300 	mov.w	r3, #0
 80044e0:	f04f 0400 	mov.w	r4, #0
 80044e4:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 80044e8:	4a25      	ldr	r2, [pc, #148]	; (8004580 <_ZN13PathFollowingC1Ev+0xec>)
 80044ea:	f04f 0300 	mov.w	r3, #0
 80044ee:	f04f 0400 	mov.w	r4, #0
 80044f2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 80044f6:	4a22      	ldr	r2, [pc, #136]	; (8004580 <_ZN13PathFollowingC1Ev+0xec>)
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	f04f 0400 	mov.w	r4, #0
 8004500:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8004504:	4a1f      	ldr	r2, [pc, #124]	; (8004584 <_ZN13PathFollowingC1Ev+0xf0>)
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	f04f 0400 	mov.w	r4, #0
 800450e:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8004512:	4a1c      	ldr	r2, [pc, #112]	; (8004584 <_ZN13PathFollowingC1Ev+0xf0>)
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	f04f 0400 	mov.w	r4, #0
 800451c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8004520:	4a18      	ldr	r2, [pc, #96]	; (8004584 <_ZN13PathFollowingC1Ev+0xf0>)
 8004522:	f04f 0300 	mov.w	r3, #0
 8004526:	f04f 0400 	mov.w	r4, #0
 800452a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 800452e:	4a15      	ldr	r2, [pc, #84]	; (8004584 <_ZN13PathFollowingC1Ev+0xf0>)
 8004530:	f04f 0300 	mov.w	r3, #0
 8004534:	f04f 0400 	mov.w	r4, #0
 8004538:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 800453c:	4a11      	ldr	r2, [pc, #68]	; (8004584 <_ZN13PathFollowingC1Ev+0xf0>)
 800453e:	f04f 0300 	mov.w	r3, #0
 8004542:	f04f 0400 	mov.w	r4, #0
 8004546:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 800454a:	4a0e      	ldr	r2, [pc, #56]	; (8004584 <_ZN13PathFollowingC1Ev+0xf0>)
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	f04f 0400 	mov.w	r4, #0
 8004554:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8004558:	4a0b      	ldr	r2, [pc, #44]	; (8004588 <_ZN13PathFollowingC1Ev+0xf4>)
 800455a:	f04f 0300 	mov.w	r3, #0
 800455e:	f04f 0400 	mov.w	r4, #0
 8004562:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8004566:	4a08      	ldr	r2, [pc, #32]	; (8004588 <_ZN13PathFollowingC1Ev+0xf4>)
 8004568:	f04f 0300 	mov.w	r3, #0
 800456c:	f04f 0400 	mov.w	r4, #0
 8004570:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4618      	mov	r0, r3
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bc90      	pop	{r4, r7}
 800457e:	4770      	bx	lr
 8004580:	2003eda8 	.word	0x2003eda8
 8004584:	2003ed38 	.word	0x2003ed38
 8004588:	2003ed98 	.word	0x2003ed98

0800458c <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b088      	sub	sp, #32
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8004594:	f001 fc82 	bl	8005e9c <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8004598:	f107 0318 	add.w	r3, r7, #24
 800459c:	2201      	movs	r2, #1
 800459e:	4915      	ldr	r1, [pc, #84]	; (80045f4 <_ZN13PathFollowing4initEv+0x68>)
 80045a0:	4815      	ldr	r0, [pc, #84]	; (80045f8 <_ZN13PathFollowing4initEv+0x6c>)
 80045a2:	f7fd f8db 	bl	800175c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 80045a6:	f107 0310 	add.w	r3, r7, #16
 80045aa:	2201      	movs	r2, #1
 80045ac:	4913      	ldr	r1, [pc, #76]	; (80045fc <_ZN13PathFollowing4initEv+0x70>)
 80045ae:	4812      	ldr	r0, [pc, #72]	; (80045f8 <_ZN13PathFollowing4initEv+0x6c>)
 80045b0:	f7fd f8d4 	bl	800175c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 80045b4:	f107 0308 	add.w	r3, r7, #8
 80045b8:	2201      	movs	r2, #1
 80045ba:	4911      	ldr	r1, [pc, #68]	; (8004600 <_ZN13PathFollowing4initEv+0x74>)
 80045bc:	480e      	ldr	r0, [pc, #56]	; (80045f8 <_ZN13PathFollowing4initEv+0x6c>)
 80045be:	f7fd f8cd 	bl	800175c <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 80045c2:	ed97 7b06 	vldr	d7, [r7, #24]
 80045c6:	ed97 6b04 	vldr	d6, [r7, #16]
 80045ca:	ed97 5b02 	vldr	d5, [r7, #8]
 80045ce:	eeb0 2a45 	vmov.f32	s4, s10
 80045d2:	eef0 2a65 	vmov.f32	s5, s11
 80045d6:	eeb0 1a46 	vmov.f32	s2, s12
 80045da:	eef0 1a66 	vmov.f32	s3, s13
 80045de:	eeb0 0a47 	vmov.f32	s0, s14
 80045e2:	eef0 0a67 	vmov.f32	s1, s15
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f80c 	bl	8004604 <_ZN13PathFollowing7setGainEddd>
}
 80045ec:	bf00      	nop
 80045ee:	3720      	adds	r7, #32
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	080180a4 	.word	0x080180a4
 80045f8:	080180ac 	.word	0x080180ac
 80045fc:	080180b4 	.word	0x080180b4
 8004600:	080180bc 	.word	0x080180bc

08004604 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8004604:	b490      	push	{r4, r7}
 8004606:	b088      	sub	sp, #32
 8004608:	af00      	add	r7, sp, #0
 800460a:	61f8      	str	r0, [r7, #28]
 800460c:	ed87 0b04 	vstr	d0, [r7, #16]
 8004610:	ed87 1b02 	vstr	d1, [r7, #8]
 8004614:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8004618:	4a09      	ldr	r2, [pc, #36]	; (8004640 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800461a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800461e:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8004622:	4a07      	ldr	r2, [pc, #28]	; (8004640 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8004624:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004628:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 800462c:	4a04      	ldr	r2, [pc, #16]	; (8004640 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800462e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004632:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8004636:	bf00      	nop
 8004638:	3720      	adds	r7, #32
 800463a:	46bd      	mov	sp, r7
 800463c:	bc90      	pop	{r4, r7}
 800463e:	4770      	bx	lr
 8004640:	2003eda8 	.word	0x2003eda8

08004644 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 800464c:	2088      	movs	r0, #136	; 0x88
 800464e:	f7fd fbd6 	bl	8001dfe <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8004652:	2080      	movs	r0, #128	; 0x80
 8004654:	f7fd fbd3 	bl	8001dfe <INA260_init>
}
 8004658:	bf00      	nop
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8004660:	b590      	push	{r4, r7, lr}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8004668:	2188      	movs	r1, #136	; 0x88
 800466a:	2002      	movs	r0, #2
 800466c:	f7fd fb64 	bl	8001d38 <INA260_read>
 8004670:	4603      	mov	r3, r0
 8004672:	4618      	mov	r0, r3
 8004674:	f7fb ff6e 	bl	8000554 <__aeabi_i2d>
 8004678:	a30c      	add	r3, pc, #48	; (adr r3, 80046ac <_ZN11PowerSensor12updateValuesEv+0x4c>)
 800467a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467e:	f7fb ffd3 	bl	8000628 <__aeabi_dmul>
 8004682:	4603      	mov	r3, r0
 8004684:	460c      	mov	r4, r1
 8004686:	4618      	mov	r0, r3
 8004688:	4621      	mov	r1, r4
 800468a:	f7fc fac5 	bl	8000c18 <__aeabi_d2f>
 800468e:	4602      	mov	r2, r0
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	4a03      	ldr	r2, [pc, #12]	; (80046a8 <_ZN11PowerSensor12updateValuesEv+0x48>)
 800469a:	6013      	str	r3, [r2, #0]
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd90      	pop	{r4, r7, pc}
 80046a4:	f3af 8000 	nop.w
 80046a8:	200002a0 	.word	0x200002a0
 80046ac:	47ae147b 	.word	0x47ae147b
 80046b0:	3f547ae1 	.word	0x3f547ae1

080046b4 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	ee07 3a90 	vmov	s15, r3

}
 80046c4:	eeb0 0a67 	vmov.f32	s0, s15
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
	...

080046d4 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 80046e0:	2102      	movs	r1, #2
 80046e2:	4822      	ldr	r0, [pc, #136]	; (800476c <_ZN12RotarySwitch8getValueEv+0x98>)
 80046e4:	f004 ff50 	bl	8009588 <HAL_GPIO_ReadPin>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	bf0c      	ite	eq
 80046ee:	2301      	moveq	r3, #1
 80046f0:	2300      	movne	r3, #0
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <_ZN12RotarySwitch8getValueEv+0x2c>
 80046f8:	89fb      	ldrh	r3, [r7, #14]
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8004700:	2108      	movs	r1, #8
 8004702:	481a      	ldr	r0, [pc, #104]	; (800476c <_ZN12RotarySwitch8getValueEv+0x98>)
 8004704:	f004 ff40 	bl	8009588 <HAL_GPIO_ReadPin>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	bf0c      	ite	eq
 800470e:	2301      	moveq	r3, #1
 8004710:	2300      	movne	r3, #0
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <_ZN12RotarySwitch8getValueEv+0x4c>
 8004718:	89fb      	ldrh	r3, [r7, #14]
 800471a:	f043 0302 	orr.w	r3, r3, #2
 800471e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8004720:	2110      	movs	r1, #16
 8004722:	4812      	ldr	r0, [pc, #72]	; (800476c <_ZN12RotarySwitch8getValueEv+0x98>)
 8004724:	f004 ff30 	bl	8009588 <HAL_GPIO_ReadPin>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	bf0c      	ite	eq
 800472e:	2301      	moveq	r3, #1
 8004730:	2300      	movne	r3, #0
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <_ZN12RotarySwitch8getValueEv+0x6c>
 8004738:	89fb      	ldrh	r3, [r7, #14]
 800473a:	f043 0304 	orr.w	r3, r3, #4
 800473e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8004740:	2180      	movs	r1, #128	; 0x80
 8004742:	480a      	ldr	r0, [pc, #40]	; (800476c <_ZN12RotarySwitch8getValueEv+0x98>)
 8004744:	f004 ff20 	bl	8009588 <HAL_GPIO_ReadPin>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	bf0c      	ite	eq
 800474e:	2301      	moveq	r3, #1
 8004750:	2300      	movne	r3, #0
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	d003      	beq.n	8004760 <_ZN12RotarySwitch8getValueEv+0x8c>
 8004758:	89fb      	ldrh	r3, [r7, #14]
 800475a:	f043 0308 	orr.w	r3, r3, #8
 800475e:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8004760:	89fb      	ldrh	r3, [r7, #14]

}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40020c00 	.word	0x40020c00

08004770 <_ZN10SideSensorC1Ev>:
#include "SideSensor.hpp"

uint16_t mon_status;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	801a      	strh	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	805a      	strh	r2, [r3, #2]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	809a      	strh	r2, [r3, #4]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	719a      	strb	r2, [r3, #6]
{

}
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4618      	mov	r0, r3
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
	...

080047a0 <_ZN10SideSensor12updateStatusEv>:
	}

}

void SideSensor::updateStatus()
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	799b      	ldrb	r3, [r3, #6]
 80047ac:	f083 0301 	eor.w	r3, r3, #1
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80c7 	beq.w	8004946 <_ZN10SideSensor12updateStatusEv+0x1a6>

		if(white_flag1 == false){
 80047b8:	4b65      	ldr	r3, [pc, #404]	; (8004950 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	f083 0301 	eor.w	r3, r3, #1
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d027      	beq.n	8004816 <_ZN10SideSensor12updateStatusEv+0x76>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 80047c6:	2104      	movs	r1, #4
 80047c8:	4862      	ldr	r0, [pc, #392]	; (8004954 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80047ca:	f004 fedd 	bl	8009588 <HAL_GPIO_ReadPin>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf0c      	ite	eq
 80047d4:	2301      	moveq	r3, #1
 80047d6:	2300      	movne	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d006      	beq.n	80047ec <_ZN10SideSensor12updateStatusEv+0x4c>
				cnt_r++;
 80047de:	4b5e      	ldr	r3, [pc, #376]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80047e0:	881b      	ldrh	r3, [r3, #0]
 80047e2:	3301      	adds	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	4b5c      	ldr	r3, [pc, #368]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80047e8:	801a      	strh	r2, [r3, #0]
 80047ea:	e002      	b.n	80047f2 <_ZN10SideSensor12updateStatusEv+0x52>
			}
			else{
				cnt_r = 0;
 80047ec:	4b5a      	ldr	r3, [pc, #360]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 80047f2:	4b59      	ldr	r3, [pc, #356]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80047f4:	881b      	ldrh	r3, [r3, #0]
 80047f6:	2b04      	cmp	r3, #4
 80047f8:	d93f      	bls.n	800487a <_ZN10SideSensor12updateStatusEv+0xda>
				status_ |= 0x01;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	b29a      	uxth	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	801a      	strh	r2, [r3, #0]
				white_flag1 = true;
 8004808:	4b51      	ldr	r3, [pc, #324]	; (8004950 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 800480a:	2201      	movs	r2, #1
 800480c:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 800480e:	4b52      	ldr	r3, [pc, #328]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004810:	2200      	movs	r2, #0
 8004812:	801a      	strh	r2, [r3, #0]
 8004814:	e031      	b.n	800487a <_ZN10SideSensor12updateStatusEv+0xda>
			}

		}
		else if(white_flag1 == true){
 8004816:	4b4e      	ldr	r3, [pc, #312]	; (8004950 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d02d      	beq.n	800487a <_ZN10SideSensor12updateStatusEv+0xda>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 800481e:	2104      	movs	r1, #4
 8004820:	484c      	ldr	r0, [pc, #304]	; (8004954 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 8004822:	f004 feb1 	bl	8009588 <HAL_GPIO_ReadPin>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	bf14      	ite	ne
 800482c:	2301      	movne	r3, #1
 800482e:	2300      	moveq	r3, #0
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d006      	beq.n	8004844 <_ZN10SideSensor12updateStatusEv+0xa4>
				cnt_r++;
 8004836:	4b48      	ldr	r3, [pc, #288]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004838:	881b      	ldrh	r3, [r3, #0]
 800483a:	3301      	adds	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	4b46      	ldr	r3, [pc, #280]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004840:	801a      	strh	r2, [r3, #0]
 8004842:	e002      	b.n	800484a <_ZN10SideSensor12updateStatusEv+0xaa>
			}
			else{
				cnt_r = 0;
 8004844:	4b44      	ldr	r3, [pc, #272]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004846:	2200      	movs	r2, #0
 8004848:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 800484a:	4b43      	ldr	r3, [pc, #268]	; (8004958 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 800484c:	881b      	ldrh	r3, [r3, #0]
 800484e:	2b04      	cmp	r3, #4
 8004850:	d913      	bls.n	800487a <_ZN10SideSensor12updateStatusEv+0xda>
				status_ ^= 0x01;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	f083 0301 	eor.w	r3, r3, #1
 800485a:	b29a      	uxth	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	801a      	strh	r2, [r3, #0]
				white_flag1 = false;
 8004860:	4b3b      	ldr	r3, [pc, #236]	; (8004950 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 8004862:	2200      	movs	r2, #0
 8004864:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	889b      	ldrh	r3, [r3, #4]
 800486a:	3301      	adds	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	809a      	strh	r2, [r3, #4]
				mon_cnt_r = white_line_cnt_r_;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	889a      	ldrh	r2, [r3, #4]
 8004876:	4b39      	ldr	r3, [pc, #228]	; (800495c <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8004878:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 800487a:	4b39      	ldr	r3, [pc, #228]	; (8004960 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	f083 0301 	eor.w	r3, r3, #1
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	d027      	beq.n	80048d8 <_ZN10SideSensor12updateStatusEv+0x138>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8004888:	f44f 7180 	mov.w	r1, #256	; 0x100
 800488c:	4835      	ldr	r0, [pc, #212]	; (8004964 <_ZN10SideSensor12updateStatusEv+0x1c4>)
 800488e:	f004 fe7b 	bl	8009588 <HAL_GPIO_ReadPin>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf0c      	ite	eq
 8004898:	2301      	moveq	r3, #1
 800489a:	2300      	movne	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d006      	beq.n	80048b0 <_ZN10SideSensor12updateStatusEv+0x110>
				cnt_l++;
 80048a2:	4b31      	ldr	r3, [pc, #196]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80048a4:	881b      	ldrh	r3, [r3, #0]
 80048a6:	3301      	adds	r3, #1
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	4b2f      	ldr	r3, [pc, #188]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80048ac:	801a      	strh	r2, [r3, #0]
 80048ae:	e002      	b.n	80048b6 <_ZN10SideSensor12updateStatusEv+0x116>
			}
			else{
				cnt_l = 0;
 80048b0:	4b2d      	ldr	r3, [pc, #180]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80048b6:	4b2c      	ldr	r3, [pc, #176]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d90c      	bls.n	80048d8 <_ZN10SideSensor12updateStatusEv+0x138>
				status_ |= 0x02;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	881b      	ldrh	r3, [r3, #0]
 80048c2:	f043 0302 	orr.w	r3, r3, #2
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	801a      	strh	r2, [r3, #0]
				white_flag2 = true;
 80048cc:	4b24      	ldr	r3, [pc, #144]	; (8004960 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80048ce:	2201      	movs	r2, #1
 80048d0:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 80048d2:	4b25      	ldr	r3, [pc, #148]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 80048d8:	4b21      	ldr	r3, [pc, #132]	; (8004960 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d02e      	beq.n	800493e <_ZN10SideSensor12updateStatusEv+0x19e>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 80048e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048e4:	481f      	ldr	r0, [pc, #124]	; (8004964 <_ZN10SideSensor12updateStatusEv+0x1c4>)
 80048e6:	f004 fe4f 	bl	8009588 <HAL_GPIO_ReadPin>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	bf14      	ite	ne
 80048f0:	2301      	movne	r3, #1
 80048f2:	2300      	moveq	r3, #0
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d006      	beq.n	8004908 <_ZN10SideSensor12updateStatusEv+0x168>
				cnt_l++;
 80048fa:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80048fc:	881b      	ldrh	r3, [r3, #0]
 80048fe:	3301      	adds	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	4b19      	ldr	r3, [pc, #100]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004904:	801a      	strh	r2, [r3, #0]
 8004906:	e002      	b.n	800490e <_ZN10SideSensor12updateStatusEv+0x16e>
			}
			else{
				cnt_l = 0;
 8004908:	4b17      	ldr	r3, [pc, #92]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800490a:	2200      	movs	r2, #0
 800490c:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 800490e:	4b16      	ldr	r3, [pc, #88]	; (8004968 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004910:	881b      	ldrh	r3, [r3, #0]
 8004912:	2b04      	cmp	r3, #4
 8004914:	d913      	bls.n	800493e <_ZN10SideSensor12updateStatusEv+0x19e>
				status_ ^= 0x02;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	881b      	ldrh	r3, [r3, #0]
 800491a:	f083 0302 	eor.w	r3, r3, #2
 800491e:	b29a      	uxth	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	801a      	strh	r2, [r3, #0]
				white_flag2 = false;
 8004924:	4b0e      	ldr	r3, [pc, #56]	; (8004960 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8004926:	2200      	movs	r2, #0
 8004928:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	885b      	ldrh	r3, [r3, #2]
 800492e:	3301      	adds	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	805a      	strh	r2, [r3, #2]
				mon_cnt_l = white_line_cnt_l_;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	885a      	ldrh	r2, [r3, #2]
 800493a:	4b0c      	ldr	r3, [pc, #48]	; (800496c <_ZN10SideSensor12updateStatusEv+0x1cc>)
 800493c:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	881a      	ldrh	r2, [r3, #0]
 8004942:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <_ZN10SideSensor12updateStatusEv+0x1d0>)
 8004944:	801a      	strh	r2, [r3, #0]
	}

}
 8004946:	bf00      	nop
 8004948:	3708      	adds	r7, #8
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	200002aa 	.word	0x200002aa
 8004954:	40021000 	.word	0x40021000
 8004958:	200002ae 	.word	0x200002ae
 800495c:	200002a8 	.word	0x200002a8
 8004960:	200002ab 	.word	0x200002ab
 8004964:	40020c00 	.word	0x40020c00
 8004968:	200002ac 	.word	0x200002ac
 800496c:	200002a6 	.word	0x200002a6
 8004970:	200002a4 	.word	0x200002a4

08004974 <_ZN10SideSensor9getStatusEv>:
uint16_t SideSensor::getStatus()
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
	return status_;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	881b      	ldrh	r3, [r3, #0]
}
 8004980:	4618      	mov	r0, r3
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	889b      	ldrh	r3, [r3, #4]
}
 8004998:	4618      	mov	r0, r3
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	805a      	strh	r2, [r3, #2]
	white_line_cnt_r_ = 0;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	809a      	strh	r2, [r3, #4]
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	719a      	strb	r2, [r3, #6]
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	719a      	strb	r2, [r3, #6]
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	799b      	ldrb	r3, [r3, #6]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4a10      	ldr	r2, [pc, #64]	; (8004a60 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 8004a20:	3308      	adds	r3, #8
 8004a22:	4611      	mov	r1, r2
 8004a24:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f00f f8a5 	bl	8013b78 <memcpy>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	080180e0 	.word	0x080180e0

08004a64 <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d010      	beq.n	8004a9c <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	ed97 0a00 	vldr	s0, [r7]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff f86c 	bl	8003b60 <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8004a92:	eeb0 0a67 	vmov.f32	s0, s15
 8004a96:	4610      	mov	r0, r2
 8004a98:	f7ff f89e 	bl	8003bd8 <_ZN6Logger9storeLog2Ef>
	}

}
 8004a9c:	bf00      	nop
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a07      	ldr	r2, [pc, #28]	; (8004ad0 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 8004ab2:	4908      	ldr	r1, [pc, #32]	; (8004ad4 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff f976 	bl	8003da6 <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a06      	ldr	r2, [pc, #24]	; (8004ad8 <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 8004ac0:	4904      	ldr	r1, [pc, #16]	; (8004ad4 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff f982 	bl	8003dcc <_ZN6Logger9saveLogs2EPKcS1_>
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	080182d4 	.word	0x080182d4
 8004ad4:	080182e0 	.word	0x080182e0
 8004ad8:	080182ec 	.word	0x080182ec

08004adc <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8004adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d046      	beq.n	8004b7c <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004afa:	461a      	mov	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	3204      	adds	r2, #4
 8004b00:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8004b04:	ee07 3a90 	vmov	s15, r3
 8004b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b2c:	4a15      	ldr	r2, [pc, #84]	; (8004b84 <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 8004b2e:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004b36:	2bf9      	cmp	r3, #249	; 0xf9
 8004b38:	d903      	bls.n	8004b42 <_ZN20SystemIdentification10updateMsigEv+0x66>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	22fa      	movs	r2, #250	; 0xfa
 8004b3e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685c      	ldr	r4, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7fb fd13 	bl	8000578 <__aeabi_f2d>
 8004b52:	4605      	mov	r5, r0
 8004b54:	460e      	mov	r6, r1
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8004b5c:	eef1 7a67 	vneg.f32	s15, s15
 8004b60:	ee17 3a90 	vmov	r3, s15
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fb fd07 	bl	8000578 <__aeabi_f2d>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	ec43 2b11 	vmov	d1, r2, r3
 8004b72:	ec46 5b10 	vmov	d0, r5, r6
 8004b76:	4620      	mov	r0, r4
 8004b78:	f7ff fa9a 	bl	80040b0 <_ZN5Motor8setRatioEdd>

	}

}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b84:	200002b0 	.word	0x200002b0

08004b88 <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7ff f9e6 	bl	8003f86 <_ZN6Logger5startEv>
	processing_flag_ = true;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 8004bc2:	bf00      	nop
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	0000      	movs	r0, r0
 8004bcc:	0000      	movs	r0, r0
	...

08004bd0 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff f9e3 	bl	8003fa8 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004c10 <_ZN20SystemIdentification4stopEv+0x40>
 8004bfa:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004c10 <_ZN20SystemIdentification4stopEv+0x40>
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7ff fa56 	bl	80040b0 <_ZN5Motor8setRatioEdd>
}
 8004c04:	bf00      	nop
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	f3af 8000 	nop.w
	...

08004c18 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f04f 0200 	mov.w	r2, #0
 8004c34:	605a      	str	r2, [r3, #4]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f04f 0200 	mov.w	r2, #0
 8004c3c:	609a      	str	r2, [r3, #8]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	60da      	str	r2, [r3, #12]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f04f 0200 	mov.w	r2, #0
 8004c4c:	611a      	str	r2, [r3, #16]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	615a      	str	r2, [r3, #20]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	619a      	str	r2, [r3, #24]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	61da      	str	r2, [r3, #28]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	621a      	str	r2, [r3, #32]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	625a      	str	r2, [r3, #36]	; 0x24
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
	...

08004cb0 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8004cb0:	b590      	push	{r4, r7, lr}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cbc:	f107 020c 	add.w	r2, r7, #12
 8004cc0:	f107 0110 	add.w	r1, r7, #16
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7fc fb9f 	bl	8001408 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8004cca:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cce:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cd6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004cda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cde:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8004ce2:	6978      	ldr	r0, [r7, #20]
 8004ce4:	f7fb fc48 	bl	8000578 <__aeabi_f2d>
 8004ce8:	a30b      	add	r3, pc, #44	; (adr r3, 8004d18 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 8004cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cee:	f7fb fc9b 	bl	8000628 <__aeabi_dmul>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	460c      	mov	r4, r1
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	f7fb ff8d 	bl	8000c18 <__aeabi_d2f>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	ee07 3a90 	vmov	s15, r3
}
 8004d0c:	eeb0 0a67 	vmov.f32	s0, s15
 8004d10:	371c      	adds	r7, #28
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd90      	pop	{r4, r7, pc}
 8004d16:	bf00      	nop
 8004d18:	1ab1d998 	.word	0x1ab1d998
 8004d1c:	3f7830b5 	.word	0x3f7830b5

08004d20 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8004d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	ed93 7a00 	vldr	s14, [r3]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d38:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8004d46:	4b48      	ldr	r3, [pc, #288]	; (8004e68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004d48:	f04f 0200 	mov.w	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d5c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004d60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d64:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8004d68:	4b3f      	ldr	r3, [pc, #252]	; (8004e68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7fb fc03 	bl	8000578 <__aeabi_f2d>
 8004d72:	4604      	mov	r4, r0
 8004d74:	460d      	mov	r5, r1
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	ed93 7a06 	vldr	s14, [r3, #24]
 8004d7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d84:	ee17 0a90 	vmov	r0, s15
 8004d88:	f7fb fbf6 	bl	8000578 <__aeabi_f2d>
 8004d8c:	a334      	add	r3, pc, #208	; (adr r3, 8004e60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8004d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d92:	f7fb fc49 	bl	8000628 <__aeabi_dmul>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	4629      	mov	r1, r5
 8004d9e:	f7fb fa8d 	bl	80002bc <__adddf3>
 8004da2:	4603      	mov	r3, r0
 8004da4:	460c      	mov	r4, r1
 8004da6:	4618      	mov	r0, r3
 8004da8:	4621      	mov	r1, r4
 8004daa:	f7fb ff35 	bl	8000c18 <__aeabi_d2f>
 8004dae:	4602      	mov	r2, r0
 8004db0:	4b2d      	ldr	r3, [pc, #180]	; (8004e68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004db2:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	ed93 7a05 	vldr	s14, [r3, #20]
 8004dba:	4b2c      	ldr	r3, [pc, #176]	; (8004e6c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004dbc:	edd3 7a00 	vldr	s15, [r3]
 8004dc0:	edd7 6a05 	vldr	s13, [r7, #20]
 8004dc4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dcc:	ee17 0a90 	vmov	r0, s15
 8004dd0:	f7fb fbd2 	bl	8000578 <__aeabi_f2d>
 8004dd4:	a322      	add	r3, pc, #136	; (adr r3, 8004e60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f7fb fd4f 	bl	800087c <__aeabi_ddiv>
 8004dde:	4603      	mov	r3, r0
 8004de0:	460c      	mov	r4, r1
 8004de2:	4618      	mov	r0, r3
 8004de4:	4621      	mov	r1, r4
 8004de6:	f7fb ff17 	bl	8000c18 <__aeabi_d2f>
 8004dea:	4603      	mov	r3, r0
 8004dec:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8004dee:	ed97 7a04 	vldr	s14, [r7, #16]
 8004df2:	edd7 7a03 	vldr	s15, [r7, #12]
 8004df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004dfa:	4b1b      	ldr	r3, [pc, #108]	; (8004e68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004dfc:	edd3 7a00 	vldr	s15, [r3]
 8004e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e04:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004e12:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e1a:	ee17 0a90 	vmov	r0, s15
 8004e1e:	f7fb fbab 	bl	8000578 <__aeabi_f2d>
 8004e22:	4605      	mov	r5, r0
 8004e24:	460e      	mov	r6, r1
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004e2c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e34:	ee17 0a90 	vmov	r0, s15
 8004e38:	f7fb fb9e 	bl	8000578 <__aeabi_f2d>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	460b      	mov	r3, r1
 8004e40:	ec43 2b11 	vmov	d1, r2, r3
 8004e44:	ec46 5b10 	vmov	d0, r5, r6
 8004e48:	4620      	mov	r0, r4
 8004e4a:	f7ff f931 	bl	80040b0 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8004e4e:	4a07      	ldr	r2, [pc, #28]	; (8004e6c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	6013      	str	r3, [r2, #0]
}
 8004e54:	bf00      	nop
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e5c:	f3af 8000 	nop.w
 8004e60:	d2f1a9fc 	.word	0xd2f1a9fc
 8004e64:	3f50624d 	.word	0x3f50624d
 8004e68:	200002b8 	.word	0x200002b8
 8004e6c:	200002b4 	.word	0x200002b4

08004e70 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	ed87 0a02 	vstr	s0, [r7, #8]
 8004e7c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	605a      	str	r2, [r3, #4]
}
 8004e8c:	bf00      	nop
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ea4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004eb4:	bf00      	nop
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ecc:	edc7 0a01 	vstr	s1, [r7, #4]
 8004ed0:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	683a      	ldr	r2, [r7, #0]
 8004ee4:	615a      	str	r2, [r3, #20]
}
 8004ee6:	bf00      	nop
 8004ee8:	3714      	adds	r7, #20
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b085      	sub	sp, #20
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
 8004efa:	ed87 0a02 	vstr	s0, [r7, #8]
 8004efe:	edc7 0a01 	vstr	s1, [r7, #4]
 8004f02:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	621a      	str	r2, [r3, #32]
}
 8004f18:	bf00      	nop
 8004f1a:	3714      	adds	r7, #20
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff febf 	bl	8004cb0 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d002      	beq.n	8004f42 <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f7ff feef 	bl	8004d20 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8004f42:	bf00      	nop
 8004f44:	3708      	adds	r7, #8
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8004f62:	bf00      	nop
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
	...

08004f70 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f84:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004fa0 <_ZN12VelocityCtrl4stopEv+0x30>
 8004f88:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004fa0 <_ZN12VelocityCtrl4stopEv+0x30>
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7ff f88f 	bl	80040b0 <_ZN5Motor8setRatioEdd>

}
 8004f92:	bf00      	nop
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	f3af 8000 	nop.w
	...

08004fa8 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a1e      	ldr	r2, [pc, #120]	; (8005030 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d10e      	bne.n	8004fd8 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8004fba:	f001 fe27 	bl	8006c0c <cppFlip100ns>

		tim7_timer++;
 8004fbe:	4b1d      	ldr	r3, [pc, #116]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	4a1b      	ldr	r2, [pc, #108]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004fc6:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8004fc8:	4b1a      	ldr	r3, [pc, #104]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a1a      	ldr	r2, [pc, #104]	; (8005038 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d902      	bls.n	8004fd8 <HAL_TIM_PeriodElapsedCallback+0x30>
 8004fd2:	4b18      	ldr	r3, [pc, #96]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a17      	ldr	r2, [pc, #92]	; (800503c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d10e      	bne.n	8005000 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8004fe2:	f001 fdc9 	bl	8006b78 <cppFlip1ms>

		tim6_timer++;
 8004fe6:	4b16      	ldr	r3, [pc, #88]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	4a14      	ldr	r2, [pc, #80]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004fee:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8004ff0:	4b13      	ldr	r3, [pc, #76]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a10      	ldr	r2, [pc, #64]	; (8005038 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d902      	bls.n	8005000 <HAL_TIM_PeriodElapsedCallback+0x58>
 8004ffa:	4b11      	ldr	r3, [pc, #68]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a0f      	ldr	r2, [pc, #60]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d10e      	bne.n	8005028 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 800500a:	f001 fe09 	bl	8006c20 <cppFlip10ms>

		tim13_timer++;
 800500e:	4b0e      	ldr	r3, [pc, #56]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	3301      	adds	r3, #1
 8005014:	4a0c      	ldr	r2, [pc, #48]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005016:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8005018:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a06      	ldr	r2, [pc, #24]	; (8005038 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d902      	bls.n	8005028 <HAL_TIM_PeriodElapsedCallback+0x80>
 8005022:	4b09      	ldr	r3, [pc, #36]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005024:	2200      	movs	r2, #0
 8005026:	601a      	str	r2, [r3, #0]
	}

}
 8005028:	bf00      	nop
 800502a:	3708      	adds	r7, #8
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40001400 	.word	0x40001400
 8005034:	2003ea58 	.word	0x2003ea58
 8005038:	0001869f 	.word	0x0001869f
 800503c:	40001000 	.word	0x40001000
 8005040:	2003ea14 	.word	0x2003ea14
 8005044:	40001c00 	.word	0x40001c00
 8005048:	2003ea5c 	.word	0x2003ea5c

0800504c <init>:

void init()
{
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8005050:	2201      	movs	r2, #1
 8005052:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005056:	4808      	ldr	r0, [pc, #32]	; (8005078 <init+0x2c>)
 8005058:	f004 faae 	bl	80095b8 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 800505c:	4807      	ldr	r0, [pc, #28]	; (800507c <init+0x30>)
 800505e:	f008 f976 	bl	800d34e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005062:	4807      	ldr	r0, [pc, #28]	; (8005080 <init+0x34>)
 8005064:	f008 f973 	bl	800d34e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8005068:	4806      	ldr	r0, [pc, #24]	; (8005084 <init+0x38>)
 800506a:	f008 f970 	bl	800d34e <HAL_TIM_Base_Start_IT>

	cppInit();
 800506e:	f001 fce3 	bl	8006a38 <cppInit>

	//path_following_initialize();

}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	40021000 	.word	0x40021000
 800507c:	2003eb40 	.word	0x2003eb40
 8005080:	2003ece4 	.word	0x2003ece4
 8005084:	2003ea60 	.word	0x2003ea60

08005088 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800508c:	f002 ff8c 	bl	8007fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005090:	f000 f82a 	bl	80050e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005094:	f000 fdbc 	bl	8005c10 <MX_GPIO_Init>
  MX_DMA_Init();
 8005098:	f000 fd8a 	bl	8005bb0 <MX_DMA_Init>
  MX_I2C2_Init();
 800509c:	f000 f9e8 	bl	8005470 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80050a0:	f000 fa14 	bl	80054cc <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 80050a4:	f000 fa32 	bl	800550c <MX_SPI2_Init>
  MX_TIM1_Init();
 80050a8:	f000 fa66 	bl	8005578 <MX_TIM1_Init>
  MX_TIM4_Init();
 80050ac:	f000 fb70 	bl	8005790 <MX_TIM4_Init>
  MX_TIM8_Init();
 80050b0:	f000 fc3c 	bl	800592c <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80050b4:	f000 fd52 	bl	8005b5c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80050b8:	f00a f91c 	bl	800f2f4 <MX_FATFS_Init>
  MX_TIM6_Init();
 80050bc:	f000 fbcc 	bl	8005858 <MX_TIM6_Init>
  MX_I2C1_Init();
 80050c0:	f000 f9a8 	bl	8005414 <MX_I2C1_Init>
  MX_TIM3_Init();
 80050c4:	f000 fb00 	bl	80056c8 <MX_TIM3_Init>
  MX_TIM10_Init();
 80050c8:	f000 fc88 	bl	80059dc <MX_TIM10_Init>
  MX_TIM11_Init();
 80050cc:	f000 fcd4 	bl	8005a78 <MX_TIM11_Init>
  MX_ADC2_Init();
 80050d0:	f000 f898 	bl	8005204 <MX_ADC2_Init>
  MX_TIM7_Init();
 80050d4:	f000 fbf6 	bl	80058c4 <MX_TIM7_Init>
  MX_TIM13_Init();
 80050d8:	f000 fd1c 	bl	8005b14 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 80050dc:	f7ff ffb6 	bl	800504c <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 80050e0:	f001 fdbe 	bl	8006c60 <cppLoop>
 80050e4:	e7fc      	b.n	80050e0 <main+0x58>
	...

080050e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b0a4      	sub	sp, #144	; 0x90
 80050ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80050ee:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80050f2:	2234      	movs	r2, #52	; 0x34
 80050f4:	2100      	movs	r1, #0
 80050f6:	4618      	mov	r0, r3
 80050f8:	f00e fd49 	bl	8013b8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80050fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	605a      	str	r2, [r3, #4]
 8005106:	609a      	str	r2, [r3, #8]
 8005108:	60da      	str	r2, [r3, #12]
 800510a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800510c:	f107 030c 	add.w	r3, r7, #12
 8005110:	223c      	movs	r2, #60	; 0x3c
 8005112:	2100      	movs	r1, #0
 8005114:	4618      	mov	r0, r3
 8005116:	f00e fd3a 	bl	8013b8e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800511a:	2300      	movs	r3, #0
 800511c:	60bb      	str	r3, [r7, #8]
 800511e:	4b37      	ldr	r3, [pc, #220]	; (80051fc <SystemClock_Config+0x114>)
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	4a36      	ldr	r2, [pc, #216]	; (80051fc <SystemClock_Config+0x114>)
 8005124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005128:	6413      	str	r3, [r2, #64]	; 0x40
 800512a:	4b34      	ldr	r3, [pc, #208]	; (80051fc <SystemClock_Config+0x114>)
 800512c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005132:	60bb      	str	r3, [r7, #8]
 8005134:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005136:	2300      	movs	r3, #0
 8005138:	607b      	str	r3, [r7, #4]
 800513a:	4b31      	ldr	r3, [pc, #196]	; (8005200 <SystemClock_Config+0x118>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a30      	ldr	r2, [pc, #192]	; (8005200 <SystemClock_Config+0x118>)
 8005140:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	4b2e      	ldr	r3, [pc, #184]	; (8005200 <SystemClock_Config+0x118>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800514e:	607b      	str	r3, [r7, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005152:	2301      	movs	r3, #1
 8005154:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005156:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800515a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800515c:	2302      	movs	r3, #2
 800515e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005160:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005164:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005166:	2308      	movs	r3, #8
 8005168:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800516a:	23b4      	movs	r3, #180	; 0xb4
 800516c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005170:	2302      	movs	r3, #2
 8005172:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005176:	2308      	movs	r3, #8
 8005178:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 800517c:	2302      	movs	r3, #2
 800517e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005182:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005186:	4618      	mov	r0, r3
 8005188:	f005 fe38 	bl	800adfc <HAL_RCC_OscConfig>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8005192:	f000 fe7f 	bl	8005e94 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005196:	f005 f9b3 	bl	800a500 <HAL_PWREx_EnableOverDrive>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80051a0:	f000 fe78 	bl	8005e94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051a4:	230f      	movs	r3, #15
 80051a6:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051a8:	2302      	movs	r3, #2
 80051aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051ac:	2300      	movs	r3, #0
 80051ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80051b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80051b4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80051b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051ba:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80051bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80051c0:	2105      	movs	r1, #5
 80051c2:	4618      	mov	r0, r3
 80051c4:	f005 f9ec 	bl	800a5a0 <HAL_RCC_ClockConfig>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80051ce:	f000 fe61 	bl	8005e94 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80051d2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80051d6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80051d8:	2300      	movs	r3, #0
 80051da:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80051dc:	2300      	movs	r3, #0
 80051de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80051e0:	f107 030c 	add.w	r3, r7, #12
 80051e4:	4618      	mov	r0, r3
 80051e6:	f005 fbcb 	bl	800a980 <HAL_RCCEx_PeriphCLKConfig>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d001      	beq.n	80051f4 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80051f0:	f000 fe50 	bl	8005e94 <Error_Handler>
  }
}
 80051f4:	bf00      	nop
 80051f6:	3790      	adds	r7, #144	; 0x90
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	40023800 	.word	0x40023800
 8005200:	40007000 	.word	0x40007000

08005204 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800520a:	463b      	mov	r3, r7
 800520c:	2200      	movs	r2, #0
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	605a      	str	r2, [r3, #4]
 8005212:	609a      	str	r2, [r3, #8]
 8005214:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8005216:	4b7c      	ldr	r3, [pc, #496]	; (8005408 <MX_ADC2_Init+0x204>)
 8005218:	4a7c      	ldr	r2, [pc, #496]	; (800540c <MX_ADC2_Init+0x208>)
 800521a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800521c:	4b7a      	ldr	r3, [pc, #488]	; (8005408 <MX_ADC2_Init+0x204>)
 800521e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005222:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005224:	4b78      	ldr	r3, [pc, #480]	; (8005408 <MX_ADC2_Init+0x204>)
 8005226:	2200      	movs	r2, #0
 8005228:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800522a:	4b77      	ldr	r3, [pc, #476]	; (8005408 <MX_ADC2_Init+0x204>)
 800522c:	2201      	movs	r2, #1
 800522e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005230:	4b75      	ldr	r3, [pc, #468]	; (8005408 <MX_ADC2_Init+0x204>)
 8005232:	2201      	movs	r2, #1
 8005234:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005236:	4b74      	ldr	r3, [pc, #464]	; (8005408 <MX_ADC2_Init+0x204>)
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800523e:	4b72      	ldr	r3, [pc, #456]	; (8005408 <MX_ADC2_Init+0x204>)
 8005240:	2200      	movs	r2, #0
 8005242:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005244:	4b70      	ldr	r3, [pc, #448]	; (8005408 <MX_ADC2_Init+0x204>)
 8005246:	4a72      	ldr	r2, [pc, #456]	; (8005410 <MX_ADC2_Init+0x20c>)
 8005248:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800524a:	4b6f      	ldr	r3, [pc, #444]	; (8005408 <MX_ADC2_Init+0x204>)
 800524c:	2200      	movs	r2, #0
 800524e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8005250:	4b6d      	ldr	r3, [pc, #436]	; (8005408 <MX_ADC2_Init+0x204>)
 8005252:	220e      	movs	r2, #14
 8005254:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005256:	4b6c      	ldr	r3, [pc, #432]	; (8005408 <MX_ADC2_Init+0x204>)
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800525e:	4b6a      	ldr	r3, [pc, #424]	; (8005408 <MX_ADC2_Init+0x204>)
 8005260:	2201      	movs	r2, #1
 8005262:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005264:	4868      	ldr	r0, [pc, #416]	; (8005408 <MX_ADC2_Init+0x204>)
 8005266:	f002 ff33 	bl	80080d0 <HAL_ADC_Init>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005270:	f000 fe10 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005274:	230a      	movs	r3, #10
 8005276:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005278:	2301      	movs	r3, #1
 800527a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800527c:	2306      	movs	r3, #6
 800527e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005280:	463b      	mov	r3, r7
 8005282:	4619      	mov	r1, r3
 8005284:	4860      	ldr	r0, [pc, #384]	; (8005408 <MX_ADC2_Init+0x204>)
 8005286:	f003 f877 	bl	8008378 <HAL_ADC_ConfigChannel>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005290:	f000 fe00 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005294:	230b      	movs	r3, #11
 8005296:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005298:	2302      	movs	r3, #2
 800529a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800529c:	463b      	mov	r3, r7
 800529e:	4619      	mov	r1, r3
 80052a0:	4859      	ldr	r0, [pc, #356]	; (8005408 <MX_ADC2_Init+0x204>)
 80052a2:	f003 f869 	bl	8008378 <HAL_ADC_ConfigChannel>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80052ac:	f000 fdf2 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80052b0:	230c      	movs	r3, #12
 80052b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80052b4:	2303      	movs	r3, #3
 80052b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80052b8:	463b      	mov	r3, r7
 80052ba:	4619      	mov	r1, r3
 80052bc:	4852      	ldr	r0, [pc, #328]	; (8005408 <MX_ADC2_Init+0x204>)
 80052be:	f003 f85b 	bl	8008378 <HAL_ADC_ConfigChannel>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d001      	beq.n	80052cc <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80052c8:	f000 fde4 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80052cc:	230d      	movs	r3, #13
 80052ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80052d0:	2304      	movs	r3, #4
 80052d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80052d4:	463b      	mov	r3, r7
 80052d6:	4619      	mov	r1, r3
 80052d8:	484b      	ldr	r0, [pc, #300]	; (8005408 <MX_ADC2_Init+0x204>)
 80052da:	f003 f84d 	bl	8008378 <HAL_ADC_ConfigChannel>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d001      	beq.n	80052e8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80052e4:	f000 fdd6 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80052ec:	2305      	movs	r3, #5
 80052ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80052f0:	463b      	mov	r3, r7
 80052f2:	4619      	mov	r1, r3
 80052f4:	4844      	ldr	r0, [pc, #272]	; (8005408 <MX_ADC2_Init+0x204>)
 80052f6:	f003 f83f 	bl	8008378 <HAL_ADC_ConfigChannel>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8005300:	f000 fdc8 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005304:	2301      	movs	r3, #1
 8005306:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8005308:	2306      	movs	r3, #6
 800530a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800530c:	463b      	mov	r3, r7
 800530e:	4619      	mov	r1, r3
 8005310:	483d      	ldr	r0, [pc, #244]	; (8005408 <MX_ADC2_Init+0x204>)
 8005312:	f003 f831 	bl	8008378 <HAL_ADC_ConfigChannel>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 800531c:	f000 fdba 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005320:	2302      	movs	r3, #2
 8005322:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8005324:	2307      	movs	r3, #7
 8005326:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005328:	463b      	mov	r3, r7
 800532a:	4619      	mov	r1, r3
 800532c:	4836      	ldr	r0, [pc, #216]	; (8005408 <MX_ADC2_Init+0x204>)
 800532e:	f003 f823 	bl	8008378 <HAL_ADC_ConfigChannel>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8005338:	f000 fdac 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800533c:	2303      	movs	r3, #3
 800533e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8005340:	2308      	movs	r3, #8
 8005342:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005344:	463b      	mov	r3, r7
 8005346:	4619      	mov	r1, r3
 8005348:	482f      	ldr	r0, [pc, #188]	; (8005408 <MX_ADC2_Init+0x204>)
 800534a:	f003 f815 	bl	8008378 <HAL_ADC_ConfigChannel>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8005354:	f000 fd9e 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005358:	2304      	movs	r3, #4
 800535a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800535c:	2309      	movs	r3, #9
 800535e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005360:	463b      	mov	r3, r7
 8005362:	4619      	mov	r1, r3
 8005364:	4828      	ldr	r0, [pc, #160]	; (8005408 <MX_ADC2_Init+0x204>)
 8005366:	f003 f807 	bl	8008378 <HAL_ADC_ConfigChannel>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8005370:	f000 fd90 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8005374:	2305      	movs	r3, #5
 8005376:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8005378:	230a      	movs	r3, #10
 800537a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800537c:	463b      	mov	r3, r7
 800537e:	4619      	mov	r1, r3
 8005380:	4821      	ldr	r0, [pc, #132]	; (8005408 <MX_ADC2_Init+0x204>)
 8005382:	f002 fff9 	bl	8008378 <HAL_ADC_ConfigChannel>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 800538c:	f000 fd82 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8005390:	2306      	movs	r3, #6
 8005392:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8005394:	230b      	movs	r3, #11
 8005396:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005398:	463b      	mov	r3, r7
 800539a:	4619      	mov	r1, r3
 800539c:	481a      	ldr	r0, [pc, #104]	; (8005408 <MX_ADC2_Init+0x204>)
 800539e:	f002 ffeb 	bl	8008378 <HAL_ADC_ConfigChannel>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 80053a8:	f000 fd74 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80053ac:	2307      	movs	r3, #7
 80053ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80053b0:	230c      	movs	r3, #12
 80053b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80053b4:	463b      	mov	r3, r7
 80053b6:	4619      	mov	r1, r3
 80053b8:	4813      	ldr	r0, [pc, #76]	; (8005408 <MX_ADC2_Init+0x204>)
 80053ba:	f002 ffdd 	bl	8008378 <HAL_ADC_ConfigChannel>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80053c4:	f000 fd66 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80053c8:	2308      	movs	r3, #8
 80053ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80053cc:	230d      	movs	r3, #13
 80053ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80053d0:	463b      	mov	r3, r7
 80053d2:	4619      	mov	r1, r3
 80053d4:	480c      	ldr	r0, [pc, #48]	; (8005408 <MX_ADC2_Init+0x204>)
 80053d6:	f002 ffcf 	bl	8008378 <HAL_ADC_ConfigChannel>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 80053e0:	f000 fd58 	bl	8005e94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80053e4:	2309      	movs	r3, #9
 80053e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80053e8:	230e      	movs	r3, #14
 80053ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80053ec:	463b      	mov	r3, r7
 80053ee:	4619      	mov	r1, r3
 80053f0:	4805      	ldr	r0, [pc, #20]	; (8005408 <MX_ADC2_Init+0x204>)
 80053f2:	f002 ffc1 	bl	8008378 <HAL_ADC_ConfigChannel>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 80053fc:	f000 fd4a 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005400:	bf00      	nop
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	2003e8e4 	.word	0x2003e8e4
 800540c:	40012100 	.word	0x40012100
 8005410:	0f000001 	.word	0x0f000001

08005414 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005418:	4b12      	ldr	r3, [pc, #72]	; (8005464 <MX_I2C1_Init+0x50>)
 800541a:	4a13      	ldr	r2, [pc, #76]	; (8005468 <MX_I2C1_Init+0x54>)
 800541c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800541e:	4b11      	ldr	r3, [pc, #68]	; (8005464 <MX_I2C1_Init+0x50>)
 8005420:	4a12      	ldr	r2, [pc, #72]	; (800546c <MX_I2C1_Init+0x58>)
 8005422:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005424:	4b0f      	ldr	r3, [pc, #60]	; (8005464 <MX_I2C1_Init+0x50>)
 8005426:	2200      	movs	r2, #0
 8005428:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800542a:	4b0e      	ldr	r3, [pc, #56]	; (8005464 <MX_I2C1_Init+0x50>)
 800542c:	2200      	movs	r2, #0
 800542e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005430:	4b0c      	ldr	r3, [pc, #48]	; (8005464 <MX_I2C1_Init+0x50>)
 8005432:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005436:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005438:	4b0a      	ldr	r3, [pc, #40]	; (8005464 <MX_I2C1_Init+0x50>)
 800543a:	2200      	movs	r2, #0
 800543c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800543e:	4b09      	ldr	r3, [pc, #36]	; (8005464 <MX_I2C1_Init+0x50>)
 8005440:	2200      	movs	r2, #0
 8005442:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005444:	4b07      	ldr	r3, [pc, #28]	; (8005464 <MX_I2C1_Init+0x50>)
 8005446:	2200      	movs	r2, #0
 8005448:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800544a:	4b06      	ldr	r3, [pc, #24]	; (8005464 <MX_I2C1_Init+0x50>)
 800544c:	2280      	movs	r2, #128	; 0x80
 800544e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005450:	4804      	ldr	r0, [pc, #16]	; (8005464 <MX_I2C1_Init+0x50>)
 8005452:	f004 f8cb 	bl	80095ec <HAL_I2C_Init>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d001      	beq.n	8005460 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800545c:	f000 fd1a 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005460:	bf00      	nop
 8005462:	bd80      	pop	{r7, pc}
 8005464:	2003e92c 	.word	0x2003e92c
 8005468:	40005400 	.word	0x40005400
 800546c:	000186a0 	.word	0x000186a0

08005470 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8005474:	4b12      	ldr	r3, [pc, #72]	; (80054c0 <MX_I2C2_Init+0x50>)
 8005476:	4a13      	ldr	r2, [pc, #76]	; (80054c4 <MX_I2C2_Init+0x54>)
 8005478:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800547a:	4b11      	ldr	r3, [pc, #68]	; (80054c0 <MX_I2C2_Init+0x50>)
 800547c:	4a12      	ldr	r2, [pc, #72]	; (80054c8 <MX_I2C2_Init+0x58>)
 800547e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005480:	4b0f      	ldr	r3, [pc, #60]	; (80054c0 <MX_I2C2_Init+0x50>)
 8005482:	2200      	movs	r2, #0
 8005484:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8005486:	4b0e      	ldr	r3, [pc, #56]	; (80054c0 <MX_I2C2_Init+0x50>)
 8005488:	2200      	movs	r2, #0
 800548a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800548c:	4b0c      	ldr	r3, [pc, #48]	; (80054c0 <MX_I2C2_Init+0x50>)
 800548e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005492:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005494:	4b0a      	ldr	r3, [pc, #40]	; (80054c0 <MX_I2C2_Init+0x50>)
 8005496:	2200      	movs	r2, #0
 8005498:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800549a:	4b09      	ldr	r3, [pc, #36]	; (80054c0 <MX_I2C2_Init+0x50>)
 800549c:	2200      	movs	r2, #0
 800549e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80054a0:	4b07      	ldr	r3, [pc, #28]	; (80054c0 <MX_I2C2_Init+0x50>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80054a6:	4b06      	ldr	r3, [pc, #24]	; (80054c0 <MX_I2C2_Init+0x50>)
 80054a8:	2280      	movs	r2, #128	; 0x80
 80054aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80054ac:	4804      	ldr	r0, [pc, #16]	; (80054c0 <MX_I2C2_Init+0x50>)
 80054ae:	f004 f89d 	bl	80095ec <HAL_I2C_Init>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80054b8:	f000 fcec 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80054bc:	bf00      	nop
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	2003e9c0 	.word	0x2003e9c0
 80054c4:	40005800 	.word	0x40005800
 80054c8:	000186a0 	.word	0x000186a0

080054cc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80054d0:	4b0c      	ldr	r3, [pc, #48]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054d2:	4a0d      	ldr	r2, [pc, #52]	; (8005508 <MX_SDIO_SD_Init+0x3c>)
 80054d4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80054d6:	4b0b      	ldr	r3, [pc, #44]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054d8:	2200      	movs	r2, #0
 80054da:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80054dc:	4b09      	ldr	r3, [pc, #36]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054de:	2200      	movs	r2, #0
 80054e0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80054e2:	4b08      	ldr	r3, [pc, #32]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80054e8:	4b06      	ldr	r3, [pc, #24]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80054ee:	4b05      	ldr	r3, [pc, #20]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 80054f4:	4b03      	ldr	r3, [pc, #12]	; (8005504 <MX_SDIO_SD_Init+0x38>)
 80054f6:	2202      	movs	r2, #2
 80054f8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80054fa:	bf00      	nop
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	2003ebc0 	.word	0x2003ebc0
 8005508:	40012c00 	.word	0x40012c00

0800550c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005510:	4b17      	ldr	r3, [pc, #92]	; (8005570 <MX_SPI2_Init+0x64>)
 8005512:	4a18      	ldr	r2, [pc, #96]	; (8005574 <MX_SPI2_Init+0x68>)
 8005514:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005516:	4b16      	ldr	r3, [pc, #88]	; (8005570 <MX_SPI2_Init+0x64>)
 8005518:	f44f 7282 	mov.w	r2, #260	; 0x104
 800551c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800551e:	4b14      	ldr	r3, [pc, #80]	; (8005570 <MX_SPI2_Init+0x64>)
 8005520:	2200      	movs	r2, #0
 8005522:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005524:	4b12      	ldr	r3, [pc, #72]	; (8005570 <MX_SPI2_Init+0x64>)
 8005526:	2200      	movs	r2, #0
 8005528:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800552a:	4b11      	ldr	r3, [pc, #68]	; (8005570 <MX_SPI2_Init+0x64>)
 800552c:	2202      	movs	r2, #2
 800552e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005530:	4b0f      	ldr	r3, [pc, #60]	; (8005570 <MX_SPI2_Init+0x64>)
 8005532:	2201      	movs	r2, #1
 8005534:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005536:	4b0e      	ldr	r3, [pc, #56]	; (8005570 <MX_SPI2_Init+0x64>)
 8005538:	f44f 7200 	mov.w	r2, #512	; 0x200
 800553c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800553e:	4b0c      	ldr	r3, [pc, #48]	; (8005570 <MX_SPI2_Init+0x64>)
 8005540:	2228      	movs	r2, #40	; 0x28
 8005542:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005544:	4b0a      	ldr	r3, [pc, #40]	; (8005570 <MX_SPI2_Init+0x64>)
 8005546:	2200      	movs	r2, #0
 8005548:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800554a:	4b09      	ldr	r3, [pc, #36]	; (8005570 <MX_SPI2_Init+0x64>)
 800554c:	2200      	movs	r2, #0
 800554e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005550:	4b07      	ldr	r3, [pc, #28]	; (8005570 <MX_SPI2_Init+0x64>)
 8005552:	2200      	movs	r2, #0
 8005554:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005556:	4b06      	ldr	r3, [pc, #24]	; (8005570 <MX_SPI2_Init+0x64>)
 8005558:	220a      	movs	r2, #10
 800555a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800555c:	4804      	ldr	r0, [pc, #16]	; (8005570 <MX_SPI2_Init+0x64>)
 800555e:	f007 f977 	bl	800c850 <HAL_SPI_Init>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005568:	f000 fc94 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800556c:	bf00      	nop
 800556e:	bd80      	pop	{r7, pc}
 8005570:	2003e80c 	.word	0x2003e80c
 8005574:	40003800 	.word	0x40003800

08005578 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b09a      	sub	sp, #104	; 0x68
 800557c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800557e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005582:	2224      	movs	r2, #36	; 0x24
 8005584:	2100      	movs	r1, #0
 8005586:	4618      	mov	r0, r3
 8005588:	f00e fb01 	bl	8013b8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800558c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005596:	f107 0320 	add.w	r3, r7, #32
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	605a      	str	r2, [r3, #4]
 80055a0:	609a      	str	r2, [r3, #8]
 80055a2:	60da      	str	r2, [r3, #12]
 80055a4:	611a      	str	r2, [r3, #16]
 80055a6:	615a      	str	r2, [r3, #20]
 80055a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80055aa:	463b      	mov	r3, r7
 80055ac:	2220      	movs	r2, #32
 80055ae:	2100      	movs	r1, #0
 80055b0:	4618      	mov	r0, r3
 80055b2:	f00e faec 	bl	8013b8e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80055b6:	4b42      	ldr	r3, [pc, #264]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055b8:	4a42      	ldr	r2, [pc, #264]	; (80056c4 <MX_TIM1_Init+0x14c>)
 80055ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80055bc:	4b40      	ldr	r3, [pc, #256]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055be:	2200      	movs	r2, #0
 80055c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055c2:	4b3f      	ldr	r3, [pc, #252]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80055c8:	4b3d      	ldr	r3, [pc, #244]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055d0:	4b3b      	ldr	r3, [pc, #236]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055d2:	2200      	movs	r2, #0
 80055d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80055d6:	4b3a      	ldr	r3, [pc, #232]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055d8:	2200      	movs	r2, #0
 80055da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055dc:	4b38      	ldr	r3, [pc, #224]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055de:	2200      	movs	r2, #0
 80055e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80055e2:	4837      	ldr	r0, [pc, #220]	; (80056c0 <MX_TIM1_Init+0x148>)
 80055e4:	f007 fed7 	bl	800d396 <HAL_TIM_PWM_Init>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80055ee:	f000 fc51 	bl	8005e94 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80055f2:	2303      	movs	r3, #3
 80055f4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80055f6:	2300      	movs	r3, #0
 80055f8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80055fa:	2301      	movs	r3, #1
 80055fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80055fe:	2300      	movs	r3, #0
 8005600:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8005602:	2300      	movs	r3, #0
 8005604:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005606:	2300      	movs	r3, #0
 8005608:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800560a:	2301      	movs	r3, #1
 800560c:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800560e:	2300      	movs	r3, #0
 8005610:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8005612:	2300      	movs	r3, #0
 8005614:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005616:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800561a:	4619      	mov	r1, r3
 800561c:	4828      	ldr	r0, [pc, #160]	; (80056c0 <MX_TIM1_Init+0x148>)
 800561e:	f007 ff23 	bl	800d468 <HAL_TIM_Encoder_Init>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8005628:	f000 fc34 	bl	8005e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800562c:	2300      	movs	r3, #0
 800562e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005630:	2300      	movs	r3, #0
 8005632:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005634:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005638:	4619      	mov	r1, r3
 800563a:	4821      	ldr	r0, [pc, #132]	; (80056c0 <MX_TIM1_Init+0x148>)
 800563c:	f008 fc4a 	bl	800ded4 <HAL_TIMEx_MasterConfigSynchronization>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8005646:	f000 fc25 	bl	8005e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800564a:	2360      	movs	r3, #96	; 0x60
 800564c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800564e:	2300      	movs	r3, #0
 8005650:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005652:	2300      	movs	r3, #0
 8005654:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005656:	2300      	movs	r3, #0
 8005658:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800565a:	2300      	movs	r3, #0
 800565c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800565e:	2300      	movs	r3, #0
 8005660:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005662:	2300      	movs	r3, #0
 8005664:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005666:	f107 0320 	add.w	r3, r7, #32
 800566a:	2208      	movs	r2, #8
 800566c:	4619      	mov	r1, r3
 800566e:	4814      	ldr	r0, [pc, #80]	; (80056c0 <MX_TIM1_Init+0x148>)
 8005670:	f008 f8cc 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800567a:	f000 fc0b 	bl	8005e94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800567e:	2300      	movs	r3, #0
 8005680:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005682:	2300      	movs	r3, #0
 8005684:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005686:	2300      	movs	r3, #0
 8005688:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800568a:	2300      	movs	r3, #0
 800568c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800568e:	2300      	movs	r3, #0
 8005690:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005692:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005696:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005698:	2300      	movs	r3, #0
 800569a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800569c:	463b      	mov	r3, r7
 800569e:	4619      	mov	r1, r3
 80056a0:	4807      	ldr	r0, [pc, #28]	; (80056c0 <MX_TIM1_Init+0x148>)
 80056a2:	f008 fc93 	bl	800dfcc <HAL_TIMEx_ConfigBreakDeadTime>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80056ac:	f000 fbf2 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80056b0:	4803      	ldr	r0, [pc, #12]	; (80056c0 <MX_TIM1_Init+0x148>)
 80056b2:	f000 ffdf 	bl	8006674 <HAL_TIM_MspPostInit>

}
 80056b6:	bf00      	nop
 80056b8:	3768      	adds	r7, #104	; 0x68
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	2003eb80 	.word	0x2003eb80
 80056c4:	40010000 	.word	0x40010000

080056c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b08a      	sub	sp, #40	; 0x28
 80056cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056ce:	f107 0320 	add.w	r3, r7, #32
 80056d2:	2200      	movs	r2, #0
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80056d8:	1d3b      	adds	r3, r7, #4
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	605a      	str	r2, [r3, #4]
 80056e0:	609a      	str	r2, [r3, #8]
 80056e2:	60da      	str	r2, [r3, #12]
 80056e4:	611a      	str	r2, [r3, #16]
 80056e6:	615a      	str	r2, [r3, #20]
 80056e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80056ea:	4b27      	ldr	r3, [pc, #156]	; (8005788 <MX_TIM3_Init+0xc0>)
 80056ec:	4a27      	ldr	r2, [pc, #156]	; (800578c <MX_TIM3_Init+0xc4>)
 80056ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80056f0:	4b25      	ldr	r3, [pc, #148]	; (8005788 <MX_TIM3_Init+0xc0>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056f6:	4b24      	ldr	r3, [pc, #144]	; (8005788 <MX_TIM3_Init+0xc0>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80056fc:	4b22      	ldr	r3, [pc, #136]	; (8005788 <MX_TIM3_Init+0xc0>)
 80056fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005702:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005704:	4b20      	ldr	r3, [pc, #128]	; (8005788 <MX_TIM3_Init+0xc0>)
 8005706:	2200      	movs	r2, #0
 8005708:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800570a:	4b1f      	ldr	r3, [pc, #124]	; (8005788 <MX_TIM3_Init+0xc0>)
 800570c:	2200      	movs	r2, #0
 800570e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005710:	481d      	ldr	r0, [pc, #116]	; (8005788 <MX_TIM3_Init+0xc0>)
 8005712:	f007 fe40 	bl	800d396 <HAL_TIM_PWM_Init>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d001      	beq.n	8005720 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800571c:	f000 fbba 	bl	8005e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005720:	2300      	movs	r3, #0
 8005722:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005724:	2300      	movs	r3, #0
 8005726:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005728:	f107 0320 	add.w	r3, r7, #32
 800572c:	4619      	mov	r1, r3
 800572e:	4816      	ldr	r0, [pc, #88]	; (8005788 <MX_TIM3_Init+0xc0>)
 8005730:	f008 fbd0 	bl	800ded4 <HAL_TIMEx_MasterConfigSynchronization>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800573a:	f000 fbab 	bl	8005e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800573e:	2360      	movs	r3, #96	; 0x60
 8005740:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005746:	2300      	movs	r3, #0
 8005748:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800574a:	2300      	movs	r3, #0
 800574c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800574e:	1d3b      	adds	r3, r7, #4
 8005750:	2200      	movs	r2, #0
 8005752:	4619      	mov	r1, r3
 8005754:	480c      	ldr	r0, [pc, #48]	; (8005788 <MX_TIM3_Init+0xc0>)
 8005756:	f008 f859 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005760:	f000 fb98 	bl	8005e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005764:	1d3b      	adds	r3, r7, #4
 8005766:	2204      	movs	r2, #4
 8005768:	4619      	mov	r1, r3
 800576a:	4807      	ldr	r0, [pc, #28]	; (8005788 <MX_TIM3_Init+0xc0>)
 800576c:	f008 f84e 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8005776:	f000 fb8d 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800577a:	4803      	ldr	r0, [pc, #12]	; (8005788 <MX_TIM3_Init+0xc0>)
 800577c:	f000 ff7a 	bl	8006674 <HAL_TIM_MspPostInit>

}
 8005780:	bf00      	nop
 8005782:	3728      	adds	r7, #40	; 0x28
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	2003ea18 	.word	0x2003ea18
 800578c:	40000400 	.word	0x40000400

08005790 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b08a      	sub	sp, #40	; 0x28
 8005794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005796:	f107 0320 	add.w	r3, r7, #32
 800579a:	2200      	movs	r2, #0
 800579c:	601a      	str	r2, [r3, #0]
 800579e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057a0:	1d3b      	adds	r3, r7, #4
 80057a2:	2200      	movs	r2, #0
 80057a4:	601a      	str	r2, [r3, #0]
 80057a6:	605a      	str	r2, [r3, #4]
 80057a8:	609a      	str	r2, [r3, #8]
 80057aa:	60da      	str	r2, [r3, #12]
 80057ac:	611a      	str	r2, [r3, #16]
 80057ae:	615a      	str	r2, [r3, #20]
 80057b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80057b2:	4b27      	ldr	r3, [pc, #156]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057b4:	4a27      	ldr	r2, [pc, #156]	; (8005854 <MX_TIM4_Init+0xc4>)
 80057b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80057b8:	4b25      	ldr	r3, [pc, #148]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057be:	4b24      	ldr	r3, [pc, #144]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80057c4:	4b22      	ldr	r3, [pc, #136]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057c6:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80057ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057cc:	4b20      	ldr	r3, [pc, #128]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057d2:	4b1f      	ldr	r3, [pc, #124]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80057d8:	481d      	ldr	r0, [pc, #116]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057da:	f007 fddc 	bl	800d396 <HAL_TIM_PWM_Init>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80057e4:	f000 fb56 	bl	8005e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057e8:	2300      	movs	r3, #0
 80057ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057ec:	2300      	movs	r3, #0
 80057ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80057f0:	f107 0320 	add.w	r3, r7, #32
 80057f4:	4619      	mov	r1, r3
 80057f6:	4816      	ldr	r0, [pc, #88]	; (8005850 <MX_TIM4_Init+0xc0>)
 80057f8:	f008 fb6c 	bl	800ded4 <HAL_TIMEx_MasterConfigSynchronization>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8005802:	f000 fb47 	bl	8005e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005806:	2360      	movs	r3, #96	; 0x60
 8005808:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800580a:	2300      	movs	r3, #0
 800580c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005812:	2300      	movs	r3, #0
 8005814:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005816:	1d3b      	adds	r3, r7, #4
 8005818:	2208      	movs	r2, #8
 800581a:	4619      	mov	r1, r3
 800581c:	480c      	ldr	r0, [pc, #48]	; (8005850 <MX_TIM4_Init+0xc0>)
 800581e:	f007 fff5 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005828:	f000 fb34 	bl	8005e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800582c:	1d3b      	adds	r3, r7, #4
 800582e:	220c      	movs	r2, #12
 8005830:	4619      	mov	r1, r3
 8005832:	4807      	ldr	r0, [pc, #28]	; (8005850 <MX_TIM4_Init+0xc0>)
 8005834:	f007 ffea 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800583e:	f000 fb29 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005842:	4803      	ldr	r0, [pc, #12]	; (8005850 <MX_TIM4_Init+0xc0>)
 8005844:	f000 ff16 	bl	8006674 <HAL_TIM_MspPostInit>

}
 8005848:	bf00      	nop
 800584a:	3728      	adds	r7, #40	; 0x28
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	2003e8a4 	.word	0x2003e8a4
 8005854:	40000800 	.word	0x40000800

08005858 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800585e:	463b      	mov	r3, r7
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005866:	4b15      	ldr	r3, [pc, #84]	; (80058bc <MX_TIM6_Init+0x64>)
 8005868:	4a15      	ldr	r2, [pc, #84]	; (80058c0 <MX_TIM6_Init+0x68>)
 800586a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 800586c:	4b13      	ldr	r3, [pc, #76]	; (80058bc <MX_TIM6_Init+0x64>)
 800586e:	2259      	movs	r2, #89	; 0x59
 8005870:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005872:	4b12      	ldr	r3, [pc, #72]	; (80058bc <MX_TIM6_Init+0x64>)
 8005874:	2200      	movs	r2, #0
 8005876:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8005878:	4b10      	ldr	r3, [pc, #64]	; (80058bc <MX_TIM6_Init+0x64>)
 800587a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800587e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005880:	4b0e      	ldr	r3, [pc, #56]	; (80058bc <MX_TIM6_Init+0x64>)
 8005882:	2280      	movs	r2, #128	; 0x80
 8005884:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005886:	480d      	ldr	r0, [pc, #52]	; (80058bc <MX_TIM6_Init+0x64>)
 8005888:	f007 fd36 	bl	800d2f8 <HAL_TIM_Base_Init>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005892:	f000 faff 	bl	8005e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005896:	2300      	movs	r3, #0
 8005898:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800589a:	2300      	movs	r3, #0
 800589c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800589e:	463b      	mov	r3, r7
 80058a0:	4619      	mov	r1, r3
 80058a2:	4806      	ldr	r0, [pc, #24]	; (80058bc <MX_TIM6_Init+0x64>)
 80058a4:	f008 fb16 	bl	800ded4 <HAL_TIMEx_MasterConfigSynchronization>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80058ae:	f000 faf1 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80058b2:	bf00      	nop
 80058b4:	3708      	adds	r7, #8
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	2003eb40 	.word	0x2003eb40
 80058c0:	40001000 	.word	0x40001000

080058c4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058ca:	463b      	mov	r3, r7
 80058cc:	2200      	movs	r2, #0
 80058ce:	601a      	str	r2, [r3, #0]
 80058d0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80058d2:	4b14      	ldr	r3, [pc, #80]	; (8005924 <MX_TIM7_Init+0x60>)
 80058d4:	4a14      	ldr	r2, [pc, #80]	; (8005928 <MX_TIM7_Init+0x64>)
 80058d6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80058d8:	4b12      	ldr	r3, [pc, #72]	; (8005924 <MX_TIM7_Init+0x60>)
 80058da:	22b3      	movs	r2, #179	; 0xb3
 80058dc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058de:	4b11      	ldr	r3, [pc, #68]	; (8005924 <MX_TIM7_Init+0x60>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80058e4:	4b0f      	ldr	r3, [pc, #60]	; (8005924 <MX_TIM7_Init+0x60>)
 80058e6:	2231      	movs	r2, #49	; 0x31
 80058e8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058ea:	4b0e      	ldr	r3, [pc, #56]	; (8005924 <MX_TIM7_Init+0x60>)
 80058ec:	2280      	movs	r2, #128	; 0x80
 80058ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80058f0:	480c      	ldr	r0, [pc, #48]	; (8005924 <MX_TIM7_Init+0x60>)
 80058f2:	f007 fd01 	bl	800d2f8 <HAL_TIM_Base_Init>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80058fc:	f000 faca 	bl	8005e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005900:	2300      	movs	r3, #0
 8005902:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005904:	2300      	movs	r3, #0
 8005906:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005908:	463b      	mov	r3, r7
 800590a:	4619      	mov	r1, r3
 800590c:	4805      	ldr	r0, [pc, #20]	; (8005924 <MX_TIM7_Init+0x60>)
 800590e:	f008 fae1 	bl	800ded4 <HAL_TIMEx_MasterConfigSynchronization>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8005918:	f000 fabc 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800591c:	bf00      	nop
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	2003ece4 	.word	0x2003ece4
 8005928:	40001400 	.word	0x40001400

0800592c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08c      	sub	sp, #48	; 0x30
 8005930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005932:	f107 030c 	add.w	r3, r7, #12
 8005936:	2224      	movs	r2, #36	; 0x24
 8005938:	2100      	movs	r1, #0
 800593a:	4618      	mov	r0, r3
 800593c:	f00e f927 	bl	8013b8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005940:	1d3b      	adds	r3, r7, #4
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005948:	4b22      	ldr	r3, [pc, #136]	; (80059d4 <MX_TIM8_Init+0xa8>)
 800594a:	4a23      	ldr	r2, [pc, #140]	; (80059d8 <MX_TIM8_Init+0xac>)
 800594c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800594e:	4b21      	ldr	r3, [pc, #132]	; (80059d4 <MX_TIM8_Init+0xa8>)
 8005950:	2200      	movs	r2, #0
 8005952:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8005954:	4b1f      	ldr	r3, [pc, #124]	; (80059d4 <MX_TIM8_Init+0xa8>)
 8005956:	2210      	movs	r2, #16
 8005958:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800595a:	4b1e      	ldr	r3, [pc, #120]	; (80059d4 <MX_TIM8_Init+0xa8>)
 800595c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005960:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005962:	4b1c      	ldr	r3, [pc, #112]	; (80059d4 <MX_TIM8_Init+0xa8>)
 8005964:	2200      	movs	r2, #0
 8005966:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005968:	4b1a      	ldr	r3, [pc, #104]	; (80059d4 <MX_TIM8_Init+0xa8>)
 800596a:	2200      	movs	r2, #0
 800596c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800596e:	4b19      	ldr	r3, [pc, #100]	; (80059d4 <MX_TIM8_Init+0xa8>)
 8005970:	2200      	movs	r2, #0
 8005972:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005974:	2303      	movs	r3, #3
 8005976:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005978:	2300      	movs	r3, #0
 800597a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800597c:	2301      	movs	r3, #1
 800597e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005980:	2300      	movs	r3, #0
 8005982:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005984:	2300      	movs	r3, #0
 8005986:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005988:	2300      	movs	r3, #0
 800598a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800598c:	2301      	movs	r3, #1
 800598e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005990:	2300      	movs	r3, #0
 8005992:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005994:	2300      	movs	r3, #0
 8005996:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8005998:	f107 030c 	add.w	r3, r7, #12
 800599c:	4619      	mov	r1, r3
 800599e:	480d      	ldr	r0, [pc, #52]	; (80059d4 <MX_TIM8_Init+0xa8>)
 80059a0:	f007 fd62 	bl	800d468 <HAL_TIM_Encoder_Init>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80059aa:	f000 fa73 	bl	8005e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059ae:	2300      	movs	r3, #0
 80059b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059b2:	2300      	movs	r3, #0
 80059b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80059b6:	1d3b      	adds	r3, r7, #4
 80059b8:	4619      	mov	r1, r3
 80059ba:	4806      	ldr	r0, [pc, #24]	; (80059d4 <MX_TIM8_Init+0xa8>)
 80059bc:	f008 fa8a 	bl	800ded4 <HAL_TIMEx_MasterConfigSynchronization>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80059c6:	f000 fa65 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80059ca:	bf00      	nop
 80059cc:	3730      	adds	r7, #48	; 0x30
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	2003e864 	.word	0x2003e864
 80059d8:	40010400 	.word	0x40010400

080059dc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b088      	sub	sp, #32
 80059e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80059e2:	1d3b      	adds	r3, r7, #4
 80059e4:	2200      	movs	r2, #0
 80059e6:	601a      	str	r2, [r3, #0]
 80059e8:	605a      	str	r2, [r3, #4]
 80059ea:	609a      	str	r2, [r3, #8]
 80059ec:	60da      	str	r2, [r3, #12]
 80059ee:	611a      	str	r2, [r3, #16]
 80059f0:	615a      	str	r2, [r3, #20]
 80059f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80059f4:	4b1e      	ldr	r3, [pc, #120]	; (8005a70 <MX_TIM10_Init+0x94>)
 80059f6:	4a1f      	ldr	r2, [pc, #124]	; (8005a74 <MX_TIM10_Init+0x98>)
 80059f8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80059fa:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <MX_TIM10_Init+0x94>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a00:	4b1b      	ldr	r3, [pc, #108]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8005a06:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a0c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a0e:	4b18      	ldr	r3, [pc, #96]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a14:	4b16      	ldr	r3, [pc, #88]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8005a1a:	4815      	ldr	r0, [pc, #84]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a1c:	f007 fc6c 	bl	800d2f8 <HAL_TIM_Base_Init>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8005a26:	f000 fa35 	bl	8005e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8005a2a:	4811      	ldr	r0, [pc, #68]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a2c:	f007 fcb3 	bl	800d396 <HAL_TIM_PWM_Init>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8005a36:	f000 fa2d 	bl	8005e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a3a:	2360      	movs	r3, #96	; 0x60
 8005a3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a46:	2300      	movs	r3, #0
 8005a48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a4a:	1d3b      	adds	r3, r7, #4
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	4619      	mov	r1, r3
 8005a50:	4807      	ldr	r0, [pc, #28]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a52:	f007 fedb 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8005a5c:	f000 fa1a 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8005a60:	4803      	ldr	r0, [pc, #12]	; (8005a70 <MX_TIM10_Init+0x94>)
 8005a62:	f000 fe07 	bl	8006674 <HAL_TIM_MspPostInit>

}
 8005a66:	bf00      	nop
 8005a68:	3720      	adds	r7, #32
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	2003e980 	.word	0x2003e980
 8005a74:	40014400 	.word	0x40014400

08005a78 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b088      	sub	sp, #32
 8005a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a7e:	1d3b      	adds	r3, r7, #4
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]
 8005a84:	605a      	str	r2, [r3, #4]
 8005a86:	609a      	str	r2, [r3, #8]
 8005a88:	60da      	str	r2, [r3, #12]
 8005a8a:	611a      	str	r2, [r3, #16]
 8005a8c:	615a      	str	r2, [r3, #20]
 8005a8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8005a90:	4b1e      	ldr	r3, [pc, #120]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005a92:	4a1f      	ldr	r2, [pc, #124]	; (8005b10 <MX_TIM11_Init+0x98>)
 8005a94:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8005a96:	4b1d      	ldr	r3, [pc, #116]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a9c:	4b1b      	ldr	r3, [pc, #108]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8005aa2:	4b1a      	ldr	r3, [pc, #104]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005aa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aa8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005aaa:	4b18      	ldr	r3, [pc, #96]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ab0:	4b16      	ldr	r3, [pc, #88]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8005ab6:	4815      	ldr	r0, [pc, #84]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005ab8:	f007 fc1e 	bl	800d2f8 <HAL_TIM_Base_Init>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8005ac2:	f000 f9e7 	bl	8005e94 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8005ac6:	4811      	ldr	r0, [pc, #68]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005ac8:	f007 fc65 	bl	800d396 <HAL_TIM_PWM_Init>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8005ad2:	f000 f9df 	bl	8005e94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ad6:	2360      	movs	r3, #96	; 0x60
 8005ad8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005ada:	2300      	movs	r3, #0
 8005adc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ae6:	1d3b      	adds	r3, r7, #4
 8005ae8:	2200      	movs	r2, #0
 8005aea:	4619      	mov	r1, r3
 8005aec:	4807      	ldr	r0, [pc, #28]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005aee:	f007 fe8d 	bl	800d80c <HAL_TIM_PWM_ConfigChannel>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8005af8:	f000 f9cc 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8005afc:	4803      	ldr	r0, [pc, #12]	; (8005b0c <MX_TIM11_Init+0x94>)
 8005afe:	f000 fdb9 	bl	8006674 <HAL_TIM_MspPostInit>

}
 8005b02:	bf00      	nop
 8005b04:	3720      	adds	r7, #32
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	2003eaa0 	.word	0x2003eaa0
 8005b10:	40014800 	.word	0x40014800

08005b14 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8005b18:	4b0e      	ldr	r3, [pc, #56]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b1a:	4a0f      	ldr	r2, [pc, #60]	; (8005b58 <MX_TIM13_Init+0x44>)
 8005b1c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8005b1e:	4b0d      	ldr	r3, [pc, #52]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b20:	2259      	movs	r2, #89	; 0x59
 8005b22:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b24:	4b0b      	ldr	r3, [pc, #44]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8005b2a:	4b0a      	ldr	r3, [pc, #40]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b2c:	f242 720f 	movw	r2, #9999	; 0x270f
 8005b30:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b32:	4b08      	ldr	r3, [pc, #32]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b38:	4b06      	ldr	r3, [pc, #24]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b3a:	2280      	movs	r2, #128	; 0x80
 8005b3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005b3e:	4805      	ldr	r0, [pc, #20]	; (8005b54 <MX_TIM13_Init+0x40>)
 8005b40:	f007 fbda 	bl	800d2f8 <HAL_TIM_Base_Init>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8005b4a:	f000 f9a3 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8005b4e:	bf00      	nop
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	2003ea60 	.word	0x2003ea60
 8005b58:	40001c00 	.word	0x40001c00

08005b5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005b60:	4b11      	ldr	r3, [pc, #68]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b62:	4a12      	ldr	r2, [pc, #72]	; (8005bac <MX_USART2_UART_Init+0x50>)
 8005b64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005b66:	4b10      	ldr	r3, [pc, #64]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005b6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b6e:	4b0e      	ldr	r3, [pc, #56]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005b74:	4b0c      	ldr	r3, [pc, #48]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b7a:	4b0b      	ldr	r3, [pc, #44]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b80:	4b09      	ldr	r3, [pc, #36]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b82:	220c      	movs	r2, #12
 8005b84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b86:	4b08      	ldr	r3, [pc, #32]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b8c:	4b06      	ldr	r3, [pc, #24]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b8e:	2200      	movs	r2, #0
 8005b90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b92:	4805      	ldr	r0, [pc, #20]	; (8005ba8 <MX_USART2_UART_Init+0x4c>)
 8005b94:	f008 fa80 	bl	800e098 <HAL_UART_Init>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005b9e:	f000 f979 	bl	8005e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005ba2:	bf00      	nop
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	2003ec44 	.word	0x2003ec44
 8005bac:	40004400 	.word	0x40004400

08005bb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	607b      	str	r3, [r7, #4]
 8005bba:	4b14      	ldr	r3, [pc, #80]	; (8005c0c <MX_DMA_Init+0x5c>)
 8005bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbe:	4a13      	ldr	r2, [pc, #76]	; (8005c0c <MX_DMA_Init+0x5c>)
 8005bc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8005bc6:	4b11      	ldr	r3, [pc, #68]	; (8005c0c <MX_DMA_Init+0x5c>)
 8005bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bce:	607b      	str	r3, [r7, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2100      	movs	r1, #0
 8005bd6:	203a      	movs	r0, #58	; 0x3a
 8005bd8:	f002 ff59 	bl	8008a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005bdc:	203a      	movs	r0, #58	; 0x3a
 8005bde:	f002 ff72 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8005be2:	2200      	movs	r2, #0
 8005be4:	2100      	movs	r1, #0
 8005be6:	203b      	movs	r0, #59	; 0x3b
 8005be8:	f002 ff51 	bl	8008a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8005bec:	203b      	movs	r0, #59	; 0x3b
 8005bee:	f002 ff6a 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	2045      	movs	r0, #69	; 0x45
 8005bf8:	f002 ff49 	bl	8008a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8005bfc:	2045      	movs	r0, #69	; 0x45
 8005bfe:	f002 ff62 	bl	8008ac6 <HAL_NVIC_EnableIRQ>

}
 8005c02:	bf00      	nop
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	40023800 	.word	0x40023800

08005c10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08c      	sub	sp, #48	; 0x30
 8005c14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c16:	f107 031c 	add.w	r3, r7, #28
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]
 8005c1e:	605a      	str	r2, [r3, #4]
 8005c20:	609a      	str	r2, [r3, #8]
 8005c22:	60da      	str	r2, [r3, #12]
 8005c24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005c26:	2300      	movs	r3, #0
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	4b94      	ldr	r3, [pc, #592]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2e:	4a93      	ldr	r2, [pc, #588]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c30:	f043 0310 	orr.w	r3, r3, #16
 8005c34:	6313      	str	r3, [r2, #48]	; 0x30
 8005c36:	4b91      	ldr	r3, [pc, #580]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3a:	f003 0310 	and.w	r3, r3, #16
 8005c3e:	61bb      	str	r3, [r7, #24]
 8005c40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005c42:	2300      	movs	r3, #0
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	4b8d      	ldr	r3, [pc, #564]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4a:	4a8c      	ldr	r2, [pc, #560]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c50:	6313      	str	r3, [r2, #48]	; 0x30
 8005c52:	4b8a      	ldr	r3, [pc, #552]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c5a:	617b      	str	r3, [r7, #20]
 8005c5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c5e:	2300      	movs	r3, #0
 8005c60:	613b      	str	r3, [r7, #16]
 8005c62:	4b86      	ldr	r3, [pc, #536]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	4a85      	ldr	r2, [pc, #532]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c68:	f043 0304 	orr.w	r3, r3, #4
 8005c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c6e:	4b83      	ldr	r3, [pc, #524]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c72:	f003 0304 	and.w	r3, r3, #4
 8005c76:	613b      	str	r3, [r7, #16]
 8005c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60fb      	str	r3, [r7, #12]
 8005c7e:	4b7f      	ldr	r3, [pc, #508]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c82:	4a7e      	ldr	r2, [pc, #504]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c84:	f043 0301 	orr.w	r3, r3, #1
 8005c88:	6313      	str	r3, [r2, #48]	; 0x30
 8005c8a:	4b7c      	ldr	r3, [pc, #496]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c96:	2300      	movs	r3, #0
 8005c98:	60bb      	str	r3, [r7, #8]
 8005c9a:	4b78      	ldr	r3, [pc, #480]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9e:	4a77      	ldr	r2, [pc, #476]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005ca0:	f043 0302 	orr.w	r3, r3, #2
 8005ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ca6:	4b75      	ldr	r3, [pc, #468]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	60bb      	str	r3, [r7, #8]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	607b      	str	r3, [r7, #4]
 8005cb6:	4b71      	ldr	r3, [pc, #452]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cba:	4a70      	ldr	r2, [pc, #448]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005cbc:	f043 0308 	orr.w	r3, r3, #8
 8005cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8005cc2:	4b6e      	ldr	r3, [pc, #440]	; (8005e7c <MX_GPIO_Init+0x26c>)
 8005cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc6:	f003 0308 	and.w	r3, r3, #8
 8005cca:	607b      	str	r3, [r7, #4]
 8005ccc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005cd4:	486a      	ldr	r0, [pc, #424]	; (8005e80 <MX_GPIO_Init+0x270>)
 8005cd6:	f003 fc6f 	bl	80095b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ce0:	4868      	ldr	r0, [pc, #416]	; (8005e84 <MX_GPIO_Init+0x274>)
 8005ce2:	f003 fc69 	bl	80095b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005cec:	4866      	ldr	r0, [pc, #408]	; (8005e88 <MX_GPIO_Init+0x278>)
 8005cee:	f003 fc63 	bl	80095b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8005cf8:	4864      	ldr	r0, [pc, #400]	; (8005e8c <MX_GPIO_Init+0x27c>)
 8005cfa:	f003 fc5d 	bl	80095b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005cfe:	2304      	movs	r3, #4
 8005d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d02:	2300      	movs	r3, #0
 8005d04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005d0a:	f107 031c 	add.w	r3, r7, #28
 8005d0e:	4619      	mov	r1, r3
 8005d10:	485b      	ldr	r0, [pc, #364]	; (8005e80 <MX_GPIO_Init+0x270>)
 8005d12:	f003 fa8f 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005d16:	230f      	movs	r3, #15
 8005d18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d22:	f107 031c 	add.w	r3, r7, #28
 8005d26:	4619      	mov	r1, r3
 8005d28:	4859      	ldr	r0, [pc, #356]	; (8005e90 <MX_GPIO_Init+0x280>)
 8005d2a:	f003 fa83 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005d2e:	23e1      	movs	r3, #225	; 0xe1
 8005d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d32:	2303      	movs	r3, #3
 8005d34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d3a:	f107 031c 	add.w	r3, r7, #28
 8005d3e:	4619      	mov	r1, r3
 8005d40:	4852      	ldr	r0, [pc, #328]	; (8005e8c <MX_GPIO_Init+0x27c>)
 8005d42:	f003 fa77 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005d46:	2303      	movs	r3, #3
 8005d48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d52:	f107 031c 	add.w	r3, r7, #28
 8005d56:	4619      	mov	r1, r3
 8005d58:	484a      	ldr	r0, [pc, #296]	; (8005e84 <MX_GPIO_Init+0x274>)
 8005d5a:	f003 fa6b 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005d5e:	2304      	movs	r3, #4
 8005d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d62:	2300      	movs	r3, #0
 8005d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d66:	2301      	movs	r3, #1
 8005d68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d6a:	f107 031c 	add.w	r3, r7, #28
 8005d6e:	4619      	mov	r1, r3
 8005d70:	4844      	ldr	r0, [pc, #272]	; (8005e84 <MX_GPIO_Init+0x274>)
 8005d72:	f003 fa5f 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8005d76:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8005d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d80:	2301      	movs	r3, #1
 8005d82:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005d84:	f107 031c 	add.w	r3, r7, #28
 8005d88:	4619      	mov	r1, r3
 8005d8a:	483d      	ldr	r0, [pc, #244]	; (8005e80 <MX_GPIO_Init+0x270>)
 8005d8c:	f003 fa52 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005d90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d96:	2301      	movs	r3, #1
 8005d98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005da2:	f107 031c 	add.w	r3, r7, #28
 8005da6:	4619      	mov	r1, r3
 8005da8:	4835      	ldr	r0, [pc, #212]	; (8005e80 <MX_GPIO_Init+0x270>)
 8005daa:	f003 fa43 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005dae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005db2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005db4:	2301      	movs	r3, #1
 8005db6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db8:	2300      	movs	r3, #0
 8005dba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dc0:	f107 031c 	add.w	r3, r7, #28
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	482f      	ldr	r0, [pc, #188]	; (8005e84 <MX_GPIO_Init+0x274>)
 8005dc8:	f003 fa34 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005dda:	f107 031c 	add.w	r3, r7, #28
 8005dde:	4619      	mov	r1, r3
 8005de0:	4829      	ldr	r0, [pc, #164]	; (8005e88 <MX_GPIO_Init+0x278>)
 8005de2:	f003 fa27 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005de6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dec:	2301      	movs	r3, #1
 8005dee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005df0:	2300      	movs	r3, #0
 8005df2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005df4:	2300      	movs	r3, #0
 8005df6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005df8:	f107 031c 	add.w	r3, r7, #28
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	4822      	ldr	r0, [pc, #136]	; (8005e88 <MX_GPIO_Init+0x278>)
 8005e00:	f003 fa18 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e12:	2300      	movs	r3, #0
 8005e14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e16:	f107 031c 	add.w	r3, r7, #28
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	481a      	ldr	r0, [pc, #104]	; (8005e88 <MX_GPIO_Init+0x278>)
 8005e1e:	f003 fa09 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005e22:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005e26:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e30:	2300      	movs	r3, #0
 8005e32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e34:	f107 031c 	add.w	r3, r7, #28
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4814      	ldr	r0, [pc, #80]	; (8005e8c <MX_GPIO_Init+0x27c>)
 8005e3c:	f003 f9fa 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005e40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005e46:	2300      	movs	r3, #0
 8005e48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e4e:	f107 031c 	add.w	r3, r7, #28
 8005e52:	4619      	mov	r1, r3
 8005e54:	480d      	ldr	r0, [pc, #52]	; (8005e8c <MX_GPIO_Init+0x27c>)
 8005e56:	f003 f9ed 	bl	8009234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8005e5a:	239b      	movs	r3, #155	; 0x9b
 8005e5c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e62:	2301      	movs	r3, #1
 8005e64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e66:	f107 031c 	add.w	r3, r7, #28
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4806      	ldr	r0, [pc, #24]	; (8005e88 <MX_GPIO_Init+0x278>)
 8005e6e:	f003 f9e1 	bl	8009234 <HAL_GPIO_Init>

}
 8005e72:	bf00      	nop
 8005e74:	3730      	adds	r7, #48	; 0x30
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	40023800 	.word	0x40023800
 8005e80:	40021000 	.word	0x40021000
 8005e84:	40020400 	.word	0x40020400
 8005e88:	40020c00 	.word	0x40020c00
 8005e8c:	40020000 	.word	0x40020000
 8005e90:	40020800 	.word	0x40020800

08005e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005e98:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005e9a:	e7fe      	b.n	8005e9a <Error_Handler+0x6>

08005e9c <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8005ea0:	bf00      	nop
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
	...

08005eac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	607b      	str	r3, [r7, #4]
 8005eb6:	4b10      	ldr	r3, [pc, #64]	; (8005ef8 <HAL_MspInit+0x4c>)
 8005eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eba:	4a0f      	ldr	r2, [pc, #60]	; (8005ef8 <HAL_MspInit+0x4c>)
 8005ebc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ec0:	6453      	str	r3, [r2, #68]	; 0x44
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	; (8005ef8 <HAL_MspInit+0x4c>)
 8005ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005eca:	607b      	str	r3, [r7, #4]
 8005ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ece:	2300      	movs	r3, #0
 8005ed0:	603b      	str	r3, [r7, #0]
 8005ed2:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <HAL_MspInit+0x4c>)
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	4a08      	ldr	r2, [pc, #32]	; (8005ef8 <HAL_MspInit+0x4c>)
 8005ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005edc:	6413      	str	r3, [r2, #64]	; 0x40
 8005ede:	4b06      	ldr	r3, [pc, #24]	; (8005ef8 <HAL_MspInit+0x4c>)
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ee6:	603b      	str	r3, [r7, #0]
 8005ee8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005eea:	bf00      	nop
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40023800 	.word	0x40023800

08005efc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b08c      	sub	sp, #48	; 0x30
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f04:	f107 031c 	add.w	r3, r7, #28
 8005f08:	2200      	movs	r2, #0
 8005f0a:	601a      	str	r2, [r3, #0]
 8005f0c:	605a      	str	r2, [r3, #4]
 8005f0e:	609a      	str	r2, [r3, #8]
 8005f10:	60da      	str	r2, [r3, #12]
 8005f12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a4a      	ldr	r2, [pc, #296]	; (8006044 <HAL_ADC_MspInit+0x148>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	f040 808e 	bne.w	800603c <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005f20:	2300      	movs	r3, #0
 8005f22:	61bb      	str	r3, [r7, #24]
 8005f24:	4b48      	ldr	r3, [pc, #288]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f28:	4a47      	ldr	r2, [pc, #284]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f2e:	6453      	str	r3, [r2, #68]	; 0x44
 8005f30:	4b45      	ldr	r3, [pc, #276]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	617b      	str	r3, [r7, #20]
 8005f40:	4b41      	ldr	r3, [pc, #260]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f44:	4a40      	ldr	r2, [pc, #256]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f46:	f043 0304 	orr.w	r3, r3, #4
 8005f4a:	6313      	str	r3, [r2, #48]	; 0x30
 8005f4c:	4b3e      	ldr	r3, [pc, #248]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	617b      	str	r3, [r7, #20]
 8005f56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f58:	2300      	movs	r3, #0
 8005f5a:	613b      	str	r3, [r7, #16]
 8005f5c:	4b3a      	ldr	r3, [pc, #232]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f60:	4a39      	ldr	r2, [pc, #228]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f62:	f043 0301 	orr.w	r3, r3, #1
 8005f66:	6313      	str	r3, [r2, #48]	; 0x30
 8005f68:	4b37      	ldr	r3, [pc, #220]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	613b      	str	r3, [r7, #16]
 8005f72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f74:	2300      	movs	r3, #0
 8005f76:	60fb      	str	r3, [r7, #12]
 8005f78:	4b33      	ldr	r3, [pc, #204]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7c:	4a32      	ldr	r2, [pc, #200]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f7e:	f043 0302 	orr.w	r3, r3, #2
 8005f82:	6313      	str	r3, [r2, #48]	; 0x30
 8005f84:	4b30      	ldr	r3, [pc, #192]	; (8006048 <HAL_ADC_MspInit+0x14c>)
 8005f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f88:	f003 0302 	and.w	r3, r3, #2
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005f90:	230f      	movs	r3, #15
 8005f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f94:	2303      	movs	r3, #3
 8005f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f9c:	f107 031c 	add.w	r3, r7, #28
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	482a      	ldr	r0, [pc, #168]	; (800604c <HAL_ADC_MspInit+0x150>)
 8005fa4:	f003 f946 	bl	8009234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005fa8:	23ff      	movs	r3, #255	; 0xff
 8005faa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fac:	2303      	movs	r3, #3
 8005fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fb4:	f107 031c 	add.w	r3, r7, #28
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4825      	ldr	r0, [pc, #148]	; (8006050 <HAL_ADC_MspInit+0x154>)
 8005fbc:	f003 f93a 	bl	8009234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fcc:	f107 031c 	add.w	r3, r7, #28
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	4820      	ldr	r0, [pc, #128]	; (8006054 <HAL_ADC_MspInit+0x158>)
 8005fd4:	f003 f92e 	bl	8009234 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8005fd8:	4b1f      	ldr	r3, [pc, #124]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8005fda:	4a20      	ldr	r2, [pc, #128]	; (800605c <HAL_ADC_MspInit+0x160>)
 8005fdc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005fde:	4b1e      	ldr	r3, [pc, #120]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8005fe0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005fe4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005fe6:	4b1c      	ldr	r3, [pc, #112]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fec:	4b1a      	ldr	r3, [pc, #104]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005ff2:	4b19      	ldr	r3, [pc, #100]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8005ff4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ff8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005ffa:	4b17      	ldr	r3, [pc, #92]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8005ffc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006000:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006002:	4b15      	ldr	r3, [pc, #84]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8006004:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006008:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800600a:	4b13      	ldr	r3, [pc, #76]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 800600c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006010:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006012:	4b11      	ldr	r3, [pc, #68]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8006014:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006018:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800601a:	4b0f      	ldr	r3, [pc, #60]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 800601c:	2200      	movs	r2, #0
 800601e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006020:	480d      	ldr	r0, [pc, #52]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8006022:	f002 fd6b 	bl	8008afc <HAL_DMA_Init>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 800602c:	f7ff ff32 	bl	8005e94 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a09      	ldr	r2, [pc, #36]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8006034:	639a      	str	r2, [r3, #56]	; 0x38
 8006036:	4a08      	ldr	r2, [pc, #32]	; (8006058 <HAL_ADC_MspInit+0x15c>)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800603c:	bf00      	nop
 800603e:	3730      	adds	r7, #48	; 0x30
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	40012100 	.word	0x40012100
 8006048:	40023800 	.word	0x40023800
 800604c:	40020800 	.word	0x40020800
 8006050:	40020000 	.word	0x40020000
 8006054:	40020400 	.word	0x40020400
 8006058:	2003ec84 	.word	0x2003ec84
 800605c:	40026440 	.word	0x40026440

08006060 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b08c      	sub	sp, #48	; 0x30
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006068:	f107 031c 	add.w	r3, r7, #28
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	605a      	str	r2, [r3, #4]
 8006072:	609a      	str	r2, [r3, #8]
 8006074:	60da      	str	r2, [r3, #12]
 8006076:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a32      	ldr	r2, [pc, #200]	; (8006148 <HAL_I2C_MspInit+0xe8>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d12c      	bne.n	80060dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006082:	2300      	movs	r3, #0
 8006084:	61bb      	str	r3, [r7, #24]
 8006086:	4b31      	ldr	r3, [pc, #196]	; (800614c <HAL_I2C_MspInit+0xec>)
 8006088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608a:	4a30      	ldr	r2, [pc, #192]	; (800614c <HAL_I2C_MspInit+0xec>)
 800608c:	f043 0302 	orr.w	r3, r3, #2
 8006090:	6313      	str	r3, [r2, #48]	; 0x30
 8006092:	4b2e      	ldr	r3, [pc, #184]	; (800614c <HAL_I2C_MspInit+0xec>)
 8006094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	61bb      	str	r3, [r7, #24]
 800609c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800609e:	23c0      	movs	r3, #192	; 0xc0
 80060a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80060a2:	2312      	movs	r3, #18
 80060a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060a6:	2301      	movs	r3, #1
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060aa:	2303      	movs	r3, #3
 80060ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80060ae:	2304      	movs	r3, #4
 80060b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060b2:	f107 031c 	add.w	r3, r7, #28
 80060b6:	4619      	mov	r1, r3
 80060b8:	4825      	ldr	r0, [pc, #148]	; (8006150 <HAL_I2C_MspInit+0xf0>)
 80060ba:	f003 f8bb 	bl	8009234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80060be:	2300      	movs	r3, #0
 80060c0:	617b      	str	r3, [r7, #20]
 80060c2:	4b22      	ldr	r3, [pc, #136]	; (800614c <HAL_I2C_MspInit+0xec>)
 80060c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c6:	4a21      	ldr	r2, [pc, #132]	; (800614c <HAL_I2C_MspInit+0xec>)
 80060c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80060cc:	6413      	str	r3, [r2, #64]	; 0x40
 80060ce:	4b1f      	ldr	r3, [pc, #124]	; (800614c <HAL_I2C_MspInit+0xec>)
 80060d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060d6:	617b      	str	r3, [r7, #20]
 80060d8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80060da:	e031      	b.n	8006140 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a1c      	ldr	r2, [pc, #112]	; (8006154 <HAL_I2C_MspInit+0xf4>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d12c      	bne.n	8006140 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060e6:	2300      	movs	r3, #0
 80060e8:	613b      	str	r3, [r7, #16]
 80060ea:	4b18      	ldr	r3, [pc, #96]	; (800614c <HAL_I2C_MspInit+0xec>)
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	4a17      	ldr	r2, [pc, #92]	; (800614c <HAL_I2C_MspInit+0xec>)
 80060f0:	f043 0302 	orr.w	r3, r3, #2
 80060f4:	6313      	str	r3, [r2, #48]	; 0x30
 80060f6:	4b15      	ldr	r3, [pc, #84]	; (800614c <HAL_I2C_MspInit+0xec>)
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	613b      	str	r3, [r7, #16]
 8006100:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006102:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006106:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006108:	2312      	movs	r3, #18
 800610a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800610c:	2301      	movs	r3, #1
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006110:	2303      	movs	r3, #3
 8006112:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006114:	2304      	movs	r3, #4
 8006116:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006118:	f107 031c 	add.w	r3, r7, #28
 800611c:	4619      	mov	r1, r3
 800611e:	480c      	ldr	r0, [pc, #48]	; (8006150 <HAL_I2C_MspInit+0xf0>)
 8006120:	f003 f888 	bl	8009234 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006124:	2300      	movs	r3, #0
 8006126:	60fb      	str	r3, [r7, #12]
 8006128:	4b08      	ldr	r3, [pc, #32]	; (800614c <HAL_I2C_MspInit+0xec>)
 800612a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612c:	4a07      	ldr	r2, [pc, #28]	; (800614c <HAL_I2C_MspInit+0xec>)
 800612e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006132:	6413      	str	r3, [r2, #64]	; 0x40
 8006134:	4b05      	ldr	r3, [pc, #20]	; (800614c <HAL_I2C_MspInit+0xec>)
 8006136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006138:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800613c:	60fb      	str	r3, [r7, #12]
 800613e:	68fb      	ldr	r3, [r7, #12]
}
 8006140:	bf00      	nop
 8006142:	3730      	adds	r7, #48	; 0x30
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	40005400 	.word	0x40005400
 800614c:	40023800 	.word	0x40023800
 8006150:	40020400 	.word	0x40020400
 8006154:	40005800 	.word	0x40005800

08006158 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b08a      	sub	sp, #40	; 0x28
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006160:	f107 0314 	add.w	r3, r7, #20
 8006164:	2200      	movs	r2, #0
 8006166:	601a      	str	r2, [r3, #0]
 8006168:	605a      	str	r2, [r3, #4]
 800616a:	609a      	str	r2, [r3, #8]
 800616c:	60da      	str	r2, [r3, #12]
 800616e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a69      	ldr	r2, [pc, #420]	; (800631c <HAL_SD_MspInit+0x1c4>)
 8006176:	4293      	cmp	r3, r2
 8006178:	f040 80cb 	bne.w	8006312 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800617c:	2300      	movs	r3, #0
 800617e:	613b      	str	r3, [r7, #16]
 8006180:	4b67      	ldr	r3, [pc, #412]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 8006182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006184:	4a66      	ldr	r2, [pc, #408]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 8006186:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800618a:	6453      	str	r3, [r2, #68]	; 0x44
 800618c:	4b64      	ldr	r3, [pc, #400]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 800618e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006190:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006194:	613b      	str	r3, [r7, #16]
 8006196:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006198:	2300      	movs	r3, #0
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	4b60      	ldr	r3, [pc, #384]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 800619e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a0:	4a5f      	ldr	r2, [pc, #380]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 80061a2:	f043 0304 	orr.w	r3, r3, #4
 80061a6:	6313      	str	r3, [r2, #48]	; 0x30
 80061a8:	4b5d      	ldr	r3, [pc, #372]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 80061aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80061b4:	2300      	movs	r3, #0
 80061b6:	60bb      	str	r3, [r7, #8]
 80061b8:	4b59      	ldr	r3, [pc, #356]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 80061ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061bc:	4a58      	ldr	r2, [pc, #352]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 80061be:	f043 0308 	orr.w	r3, r3, #8
 80061c2:	6313      	str	r3, [r2, #48]	; 0x30
 80061c4:	4b56      	ldr	r3, [pc, #344]	; (8006320 <HAL_SD_MspInit+0x1c8>)
 80061c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c8:	f003 0308 	and.w	r3, r3, #8
 80061cc:	60bb      	str	r3, [r7, #8]
 80061ce:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80061d0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80061d4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061d6:	2302      	movs	r3, #2
 80061d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061da:	2300      	movs	r3, #0
 80061dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061de:	2303      	movs	r3, #3
 80061e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80061e2:	230c      	movs	r3, #12
 80061e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061e6:	f107 0314 	add.w	r3, r7, #20
 80061ea:	4619      	mov	r1, r3
 80061ec:	484d      	ldr	r0, [pc, #308]	; (8006324 <HAL_SD_MspInit+0x1cc>)
 80061ee:	f003 f821 	bl	8009234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80061f2:	2304      	movs	r3, #4
 80061f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061f6:	2302      	movs	r3, #2
 80061f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061fa:	2300      	movs	r3, #0
 80061fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061fe:	2303      	movs	r3, #3
 8006200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006202:	230c      	movs	r3, #12
 8006204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006206:	f107 0314 	add.w	r3, r7, #20
 800620a:	4619      	mov	r1, r3
 800620c:	4846      	ldr	r0, [pc, #280]	; (8006328 <HAL_SD_MspInit+0x1d0>)
 800620e:	f003 f811 	bl	8009234 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8006212:	4b46      	ldr	r3, [pc, #280]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006214:	4a46      	ldr	r2, [pc, #280]	; (8006330 <HAL_SD_MspInit+0x1d8>)
 8006216:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8006218:	4b44      	ldr	r3, [pc, #272]	; (800632c <HAL_SD_MspInit+0x1d4>)
 800621a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800621e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006220:	4b42      	ldr	r3, [pc, #264]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006222:	2200      	movs	r2, #0
 8006224:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006226:	4b41      	ldr	r3, [pc, #260]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006228:	2200      	movs	r2, #0
 800622a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800622c:	4b3f      	ldr	r3, [pc, #252]	; (800632c <HAL_SD_MspInit+0x1d4>)
 800622e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006232:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006234:	4b3d      	ldr	r3, [pc, #244]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006236:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800623a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800623c:	4b3b      	ldr	r3, [pc, #236]	; (800632c <HAL_SD_MspInit+0x1d4>)
 800623e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006242:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8006244:	4b39      	ldr	r3, [pc, #228]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006246:	2220      	movs	r2, #32
 8006248:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800624a:	4b38      	ldr	r3, [pc, #224]	; (800632c <HAL_SD_MspInit+0x1d4>)
 800624c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006250:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006252:	4b36      	ldr	r3, [pc, #216]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006254:	2204      	movs	r2, #4
 8006256:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006258:	4b34      	ldr	r3, [pc, #208]	; (800632c <HAL_SD_MspInit+0x1d4>)
 800625a:	2203      	movs	r2, #3
 800625c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800625e:	4b33      	ldr	r3, [pc, #204]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006260:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006264:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006266:	4b31      	ldr	r3, [pc, #196]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006268:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800626c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800626e:	482f      	ldr	r0, [pc, #188]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006270:	f002 fc44 	bl	8008afc <HAL_DMA_Init>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 800627a:	f7ff fe0b 	bl	8005e94 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a2a      	ldr	r2, [pc, #168]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006282:	641a      	str	r2, [r3, #64]	; 0x40
 8006284:	4a29      	ldr	r2, [pc, #164]	; (800632c <HAL_SD_MspInit+0x1d4>)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800628a:	4b2a      	ldr	r3, [pc, #168]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 800628c:	4a2a      	ldr	r2, [pc, #168]	; (8006338 <HAL_SD_MspInit+0x1e0>)
 800628e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8006290:	4b28      	ldr	r3, [pc, #160]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 8006292:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006296:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006298:	4b26      	ldr	r3, [pc, #152]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 800629a:	2240      	movs	r2, #64	; 0x40
 800629c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800629e:	4b25      	ldr	r3, [pc, #148]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80062a4:	4b23      	ldr	r3, [pc, #140]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80062aa:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80062ac:	4b21      	ldr	r3, [pc, #132]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80062b2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80062b4:	4b1f      	ldr	r3, [pc, #124]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80062ba:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80062bc:	4b1d      	ldr	r3, [pc, #116]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062be:	2220      	movs	r2, #32
 80062c0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80062c2:	4b1c      	ldr	r3, [pc, #112]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062c4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80062c8:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80062ca:	4b1a      	ldr	r3, [pc, #104]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062cc:	2204      	movs	r2, #4
 80062ce:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80062d0:	4b18      	ldr	r3, [pc, #96]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062d2:	2203      	movs	r2, #3
 80062d4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80062d6:	4b17      	ldr	r3, [pc, #92]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062d8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80062dc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80062de:	4b15      	ldr	r3, [pc, #84]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062e0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80062e4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80062e6:	4813      	ldr	r0, [pc, #76]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062e8:	f002 fc08 	bl	8008afc <HAL_DMA_Init>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 80062f2:	f7ff fdcf 	bl	8005e94 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a0e      	ldr	r2, [pc, #56]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80062fc:	4a0d      	ldr	r2, [pc, #52]	; (8006334 <HAL_SD_MspInit+0x1dc>)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8006302:	2200      	movs	r2, #0
 8006304:	2100      	movs	r1, #0
 8006306:	2031      	movs	r0, #49	; 0x31
 8006308:	f002 fbc1 	bl	8008a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800630c:	2031      	movs	r0, #49	; 0x31
 800630e:	f002 fbda 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8006312:	bf00      	nop
 8006314:	3728      	adds	r7, #40	; 0x28
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	40012c00 	.word	0x40012c00
 8006320:	40023800 	.word	0x40023800
 8006324:	40020800 	.word	0x40020800
 8006328:	40020c00 	.word	0x40020c00
 800632c:	2003e7ac 	.word	0x2003e7ac
 8006330:	40026458 	.word	0x40026458
 8006334:	2003eae0 	.word	0x2003eae0
 8006338:	400264a0 	.word	0x400264a0

0800633c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b08a      	sub	sp, #40	; 0x28
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006344:	f107 0314 	add.w	r3, r7, #20
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	605a      	str	r2, [r3, #4]
 800634e:	609a      	str	r2, [r3, #8]
 8006350:	60da      	str	r2, [r3, #12]
 8006352:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a19      	ldr	r2, [pc, #100]	; (80063c0 <HAL_SPI_MspInit+0x84>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d12c      	bne.n	80063b8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800635e:	2300      	movs	r3, #0
 8006360:	613b      	str	r3, [r7, #16]
 8006362:	4b18      	ldr	r3, [pc, #96]	; (80063c4 <HAL_SPI_MspInit+0x88>)
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	4a17      	ldr	r2, [pc, #92]	; (80063c4 <HAL_SPI_MspInit+0x88>)
 8006368:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800636c:	6413      	str	r3, [r2, #64]	; 0x40
 800636e:	4b15      	ldr	r3, [pc, #84]	; (80063c4 <HAL_SPI_MspInit+0x88>)
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006376:	613b      	str	r3, [r7, #16]
 8006378:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]
 800637e:	4b11      	ldr	r3, [pc, #68]	; (80063c4 <HAL_SPI_MspInit+0x88>)
 8006380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006382:	4a10      	ldr	r2, [pc, #64]	; (80063c4 <HAL_SPI_MspInit+0x88>)
 8006384:	f043 0302 	orr.w	r3, r3, #2
 8006388:	6313      	str	r3, [r2, #48]	; 0x30
 800638a:	4b0e      	ldr	r3, [pc, #56]	; (80063c4 <HAL_SPI_MspInit+0x88>)
 800638c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638e:	f003 0302 	and.w	r3, r3, #2
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006396:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800639a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800639c:	2302      	movs	r3, #2
 800639e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063a4:	2303      	movs	r3, #3
 80063a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80063a8:	2305      	movs	r3, #5
 80063aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063ac:	f107 0314 	add.w	r3, r7, #20
 80063b0:	4619      	mov	r1, r3
 80063b2:	4805      	ldr	r0, [pc, #20]	; (80063c8 <HAL_SPI_MspInit+0x8c>)
 80063b4:	f002 ff3e 	bl	8009234 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80063b8:	bf00      	nop
 80063ba:	3728      	adds	r7, #40	; 0x28
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	40003800 	.word	0x40003800
 80063c4:	40023800 	.word	0x40023800
 80063c8:	40020400 	.word	0x40020400

080063cc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b08c      	sub	sp, #48	; 0x30
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063d4:	f107 031c 	add.w	r3, r7, #28
 80063d8:	2200      	movs	r2, #0
 80063da:	601a      	str	r2, [r3, #0]
 80063dc:	605a      	str	r2, [r3, #4]
 80063de:	609a      	str	r2, [r3, #8]
 80063e0:	60da      	str	r2, [r3, #12]
 80063e2:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a2d      	ldr	r2, [pc, #180]	; (80064a0 <HAL_TIM_PWM_MspInit+0xd4>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d12d      	bne.n	800644a <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80063ee:	2300      	movs	r3, #0
 80063f0:	61bb      	str	r3, [r7, #24]
 80063f2:	4b2c      	ldr	r3, [pc, #176]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 80063f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f6:	4a2b      	ldr	r2, [pc, #172]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 80063f8:	f043 0301 	orr.w	r3, r3, #1
 80063fc:	6453      	str	r3, [r2, #68]	; 0x44
 80063fe:	4b29      	ldr	r3, [pc, #164]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8006400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	61bb      	str	r3, [r7, #24]
 8006408:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800640a:	2300      	movs	r3, #0
 800640c:	617b      	str	r3, [r7, #20]
 800640e:	4b25      	ldr	r3, [pc, #148]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8006410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006412:	4a24      	ldr	r2, [pc, #144]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8006414:	f043 0310 	orr.w	r3, r3, #16
 8006418:	6313      	str	r3, [r2, #48]	; 0x30
 800641a:	4b22      	ldr	r3, [pc, #136]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800641c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8006426:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800642a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800642c:	2302      	movs	r3, #2
 800642e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006430:	2300      	movs	r3, #0
 8006432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006434:	2300      	movs	r3, #0
 8006436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006438:	2301      	movs	r3, #1
 800643a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800643c:	f107 031c 	add.w	r3, r7, #28
 8006440:	4619      	mov	r1, r3
 8006442:	4819      	ldr	r0, [pc, #100]	; (80064a8 <HAL_TIM_PWM_MspInit+0xdc>)
 8006444:	f002 fef6 	bl	8009234 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006448:	e026      	b.n	8006498 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a17      	ldr	r2, [pc, #92]	; (80064ac <HAL_TIM_PWM_MspInit+0xe0>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d10e      	bne.n	8006472 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006454:	2300      	movs	r3, #0
 8006456:	613b      	str	r3, [r7, #16]
 8006458:	4b12      	ldr	r3, [pc, #72]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800645a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645c:	4a11      	ldr	r2, [pc, #68]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800645e:	f043 0302 	orr.w	r3, r3, #2
 8006462:	6413      	str	r3, [r2, #64]	; 0x40
 8006464:	4b0f      	ldr	r3, [pc, #60]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8006466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006468:	f003 0302 	and.w	r3, r3, #2
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	693b      	ldr	r3, [r7, #16]
}
 8006470:	e012      	b.n	8006498 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a0e      	ldr	r2, [pc, #56]	; (80064b0 <HAL_TIM_PWM_MspInit+0xe4>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d10d      	bne.n	8006498 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800647c:	2300      	movs	r3, #0
 800647e:	60fb      	str	r3, [r7, #12]
 8006480:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8006482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006484:	4a07      	ldr	r2, [pc, #28]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 8006486:	f043 0304 	orr.w	r3, r3, #4
 800648a:	6413      	str	r3, [r2, #64]	; 0x40
 800648c:	4b05      	ldr	r3, [pc, #20]	; (80064a4 <HAL_TIM_PWM_MspInit+0xd8>)
 800648e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006490:	f003 0304 	and.w	r3, r3, #4
 8006494:	60fb      	str	r3, [r7, #12]
 8006496:	68fb      	ldr	r3, [r7, #12]
}
 8006498:	bf00      	nop
 800649a:	3730      	adds	r7, #48	; 0x30
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	40010000 	.word	0x40010000
 80064a4:	40023800 	.word	0x40023800
 80064a8:	40021000 	.word	0x40021000
 80064ac:	40000400 	.word	0x40000400
 80064b0:	40000800 	.word	0x40000800

080064b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b088      	sub	sp, #32
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a3e      	ldr	r2, [pc, #248]	; (80065bc <HAL_TIM_Base_MspInit+0x108>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d116      	bne.n	80064f4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80064c6:	2300      	movs	r3, #0
 80064c8:	61fb      	str	r3, [r7, #28]
 80064ca:	4b3d      	ldr	r3, [pc, #244]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 80064cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ce:	4a3c      	ldr	r2, [pc, #240]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 80064d0:	f043 0310 	orr.w	r3, r3, #16
 80064d4:	6413      	str	r3, [r2, #64]	; 0x40
 80064d6:	4b3a      	ldr	r3, [pc, #232]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	f003 0310 	and.w	r3, r3, #16
 80064de:	61fb      	str	r3, [r7, #28]
 80064e0:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80064e2:	2200      	movs	r2, #0
 80064e4:	2101      	movs	r1, #1
 80064e6:	2036      	movs	r0, #54	; 0x36
 80064e8:	f002 fad1 	bl	8008a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80064ec:	2036      	movs	r0, #54	; 0x36
 80064ee:	f002 faea 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80064f2:	e05e      	b.n	80065b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a32      	ldr	r2, [pc, #200]	; (80065c4 <HAL_TIM_Base_MspInit+0x110>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d116      	bne.n	800652c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80064fe:	2300      	movs	r3, #0
 8006500:	61bb      	str	r3, [r7, #24]
 8006502:	4b2f      	ldr	r3, [pc, #188]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006506:	4a2e      	ldr	r2, [pc, #184]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006508:	f043 0320 	orr.w	r3, r3, #32
 800650c:	6413      	str	r3, [r2, #64]	; 0x40
 800650e:	4b2c      	ldr	r3, [pc, #176]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006512:	f003 0320 	and.w	r3, r3, #32
 8006516:	61bb      	str	r3, [r7, #24]
 8006518:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800651a:	2200      	movs	r2, #0
 800651c:	2100      	movs	r1, #0
 800651e:	2037      	movs	r0, #55	; 0x37
 8006520:	f002 fab5 	bl	8008a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006524:	2037      	movs	r0, #55	; 0x37
 8006526:	f002 face 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
}
 800652a:	e042      	b.n	80065b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a25      	ldr	r2, [pc, #148]	; (80065c8 <HAL_TIM_Base_MspInit+0x114>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d10e      	bne.n	8006554 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006536:	2300      	movs	r3, #0
 8006538:	617b      	str	r3, [r7, #20]
 800653a:	4b21      	ldr	r3, [pc, #132]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 800653c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800653e:	4a20      	ldr	r2, [pc, #128]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006544:	6453      	str	r3, [r2, #68]	; 0x44
 8006546:	4b1e      	ldr	r3, [pc, #120]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800654a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	697b      	ldr	r3, [r7, #20]
}
 8006552:	e02e      	b.n	80065b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a1c      	ldr	r2, [pc, #112]	; (80065cc <HAL_TIM_Base_MspInit+0x118>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d10e      	bne.n	800657c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800655e:	2300      	movs	r3, #0
 8006560:	613b      	str	r3, [r7, #16]
 8006562:	4b17      	ldr	r3, [pc, #92]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006566:	4a16      	ldr	r2, [pc, #88]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800656c:	6453      	str	r3, [r2, #68]	; 0x44
 800656e:	4b14      	ldr	r3, [pc, #80]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006576:	613b      	str	r3, [r7, #16]
 8006578:	693b      	ldr	r3, [r7, #16]
}
 800657a:	e01a      	b.n	80065b2 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a13      	ldr	r2, [pc, #76]	; (80065d0 <HAL_TIM_Base_MspInit+0x11c>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d115      	bne.n	80065b2 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8006586:	2300      	movs	r3, #0
 8006588:	60fb      	str	r3, [r7, #12]
 800658a:	4b0d      	ldr	r3, [pc, #52]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	4a0c      	ldr	r2, [pc, #48]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006590:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006594:	6413      	str	r3, [r2, #64]	; 0x40
 8006596:	4b0a      	ldr	r3, [pc, #40]	; (80065c0 <HAL_TIM_Base_MspInit+0x10c>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800659e:	60fb      	str	r3, [r7, #12]
 80065a0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80065a2:	2200      	movs	r2, #0
 80065a4:	2100      	movs	r1, #0
 80065a6:	202c      	movs	r0, #44	; 0x2c
 80065a8:	f002 fa71 	bl	8008a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80065ac:	202c      	movs	r0, #44	; 0x2c
 80065ae:	f002 fa8a 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
}
 80065b2:	bf00      	nop
 80065b4:	3720      	adds	r7, #32
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	40001000 	.word	0x40001000
 80065c0:	40023800 	.word	0x40023800
 80065c4:	40001400 	.word	0x40001400
 80065c8:	40014400 	.word	0x40014400
 80065cc:	40014800 	.word	0x40014800
 80065d0:	40001c00 	.word	0x40001c00

080065d4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08a      	sub	sp, #40	; 0x28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065dc:	f107 0314 	add.w	r3, r7, #20
 80065e0:	2200      	movs	r2, #0
 80065e2:	601a      	str	r2, [r3, #0]
 80065e4:	605a      	str	r2, [r3, #4]
 80065e6:	609a      	str	r2, [r3, #8]
 80065e8:	60da      	str	r2, [r3, #12]
 80065ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a1d      	ldr	r2, [pc, #116]	; (8006668 <HAL_TIM_Encoder_MspInit+0x94>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d133      	bne.n	800665e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80065f6:	2300      	movs	r3, #0
 80065f8:	613b      	str	r3, [r7, #16]
 80065fa:	4b1c      	ldr	r3, [pc, #112]	; (800666c <HAL_TIM_Encoder_MspInit+0x98>)
 80065fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065fe:	4a1b      	ldr	r2, [pc, #108]	; (800666c <HAL_TIM_Encoder_MspInit+0x98>)
 8006600:	f043 0302 	orr.w	r3, r3, #2
 8006604:	6453      	str	r3, [r2, #68]	; 0x44
 8006606:	4b19      	ldr	r3, [pc, #100]	; (800666c <HAL_TIM_Encoder_MspInit+0x98>)
 8006608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	613b      	str	r3, [r7, #16]
 8006610:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006612:	2300      	movs	r3, #0
 8006614:	60fb      	str	r3, [r7, #12]
 8006616:	4b15      	ldr	r3, [pc, #84]	; (800666c <HAL_TIM_Encoder_MspInit+0x98>)
 8006618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800661a:	4a14      	ldr	r2, [pc, #80]	; (800666c <HAL_TIM_Encoder_MspInit+0x98>)
 800661c:	f043 0304 	orr.w	r3, r3, #4
 8006620:	6313      	str	r3, [r2, #48]	; 0x30
 8006622:	4b12      	ldr	r3, [pc, #72]	; (800666c <HAL_TIM_Encoder_MspInit+0x98>)
 8006624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006626:	f003 0304 	and.w	r3, r3, #4
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800662e:	23c0      	movs	r3, #192	; 0xc0
 8006630:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006632:	2302      	movs	r3, #2
 8006634:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006636:	2300      	movs	r3, #0
 8006638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800663a:	2300      	movs	r3, #0
 800663c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800663e:	2303      	movs	r3, #3
 8006640:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006642:	f107 0314 	add.w	r3, r7, #20
 8006646:	4619      	mov	r1, r3
 8006648:	4809      	ldr	r0, [pc, #36]	; (8006670 <HAL_TIM_Encoder_MspInit+0x9c>)
 800664a:	f002 fdf3 	bl	8009234 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800664e:	2200      	movs	r2, #0
 8006650:	2100      	movs	r1, #0
 8006652:	202c      	movs	r0, #44	; 0x2c
 8006654:	f002 fa1b 	bl	8008a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8006658:	202c      	movs	r0, #44	; 0x2c
 800665a:	f002 fa34 	bl	8008ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800665e:	bf00      	nop
 8006660:	3728      	adds	r7, #40	; 0x28
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	40010400 	.word	0x40010400
 800666c:	40023800 	.word	0x40023800
 8006670:	40020800 	.word	0x40020800

08006674 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08c      	sub	sp, #48	; 0x30
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800667c:	f107 031c 	add.w	r3, r7, #28
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	609a      	str	r2, [r3, #8]
 8006688:	60da      	str	r2, [r3, #12]
 800668a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a5c      	ldr	r2, [pc, #368]	; (8006804 <HAL_TIM_MspPostInit+0x190>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d11f      	bne.n	80066d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	4b5b      	ldr	r3, [pc, #364]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 800669c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669e:	4a5a      	ldr	r2, [pc, #360]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80066a0:	f043 0310 	orr.w	r3, r3, #16
 80066a4:	6313      	str	r3, [r2, #48]	; 0x30
 80066a6:	4b58      	ldr	r3, [pc, #352]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80066a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066aa:	f003 0310 	and.w	r3, r3, #16
 80066ae:	61bb      	str	r3, [r7, #24]
 80066b0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80066b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80066b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066b8:	2302      	movs	r3, #2
 80066ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066bc:	2300      	movs	r3, #0
 80066be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066c0:	2300      	movs	r3, #0
 80066c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80066c4:	2301      	movs	r3, #1
 80066c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80066c8:	f107 031c 	add.w	r3, r7, #28
 80066cc:	4619      	mov	r1, r3
 80066ce:	484f      	ldr	r0, [pc, #316]	; (800680c <HAL_TIM_MspPostInit+0x198>)
 80066d0:	f002 fdb0 	bl	8009234 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80066d4:	e091      	b.n	80067fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a4d      	ldr	r2, [pc, #308]	; (8006810 <HAL_TIM_MspPostInit+0x19c>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d11e      	bne.n	800671e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066e0:	2300      	movs	r3, #0
 80066e2:	617b      	str	r3, [r7, #20]
 80066e4:	4b48      	ldr	r3, [pc, #288]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80066e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e8:	4a47      	ldr	r2, [pc, #284]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80066ea:	f043 0302 	orr.w	r3, r3, #2
 80066ee:	6313      	str	r3, [r2, #48]	; 0x30
 80066f0:	4b45      	ldr	r3, [pc, #276]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80066f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	617b      	str	r3, [r7, #20]
 80066fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80066fc:	2330      	movs	r3, #48	; 0x30
 80066fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006700:	2302      	movs	r3, #2
 8006702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006704:	2300      	movs	r3, #0
 8006706:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006708:	2300      	movs	r3, #0
 800670a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800670c:	2302      	movs	r3, #2
 800670e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006710:	f107 031c 	add.w	r3, r7, #28
 8006714:	4619      	mov	r1, r3
 8006716:	483f      	ldr	r0, [pc, #252]	; (8006814 <HAL_TIM_MspPostInit+0x1a0>)
 8006718:	f002 fd8c 	bl	8009234 <HAL_GPIO_Init>
}
 800671c:	e06d      	b.n	80067fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a3d      	ldr	r2, [pc, #244]	; (8006818 <HAL_TIM_MspPostInit+0x1a4>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d11f      	bne.n	8006768 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006728:	2300      	movs	r3, #0
 800672a:	613b      	str	r3, [r7, #16]
 800672c:	4b36      	ldr	r3, [pc, #216]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 800672e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006730:	4a35      	ldr	r2, [pc, #212]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 8006732:	f043 0308 	orr.w	r3, r3, #8
 8006736:	6313      	str	r3, [r2, #48]	; 0x30
 8006738:	4b33      	ldr	r3, [pc, #204]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 800673a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673c:	f003 0308 	and.w	r3, r3, #8
 8006740:	613b      	str	r3, [r7, #16]
 8006742:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8006744:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800674a:	2302      	movs	r3, #2
 800674c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800674e:	2300      	movs	r3, #0
 8006750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006752:	2300      	movs	r3, #0
 8006754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006756:	2302      	movs	r3, #2
 8006758:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800675a:	f107 031c 	add.w	r3, r7, #28
 800675e:	4619      	mov	r1, r3
 8006760:	482e      	ldr	r0, [pc, #184]	; (800681c <HAL_TIM_MspPostInit+0x1a8>)
 8006762:	f002 fd67 	bl	8009234 <HAL_GPIO_Init>
}
 8006766:	e048      	b.n	80067fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a2c      	ldr	r2, [pc, #176]	; (8006820 <HAL_TIM_MspPostInit+0x1ac>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d11f      	bne.n	80067b2 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006772:	2300      	movs	r3, #0
 8006774:	60fb      	str	r3, [r7, #12]
 8006776:	4b24      	ldr	r3, [pc, #144]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 8006778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800677a:	4a23      	ldr	r2, [pc, #140]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 800677c:	f043 0302 	orr.w	r3, r3, #2
 8006780:	6313      	str	r3, [r2, #48]	; 0x30
 8006782:	4b21      	ldr	r3, [pc, #132]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 8006784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006786:	f003 0302 	and.w	r3, r3, #2
 800678a:	60fb      	str	r3, [r7, #12]
 800678c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800678e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006794:	2302      	movs	r3, #2
 8006796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006798:	2300      	movs	r3, #0
 800679a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800679c:	2300      	movs	r3, #0
 800679e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80067a0:	2303      	movs	r3, #3
 80067a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067a4:	f107 031c 	add.w	r3, r7, #28
 80067a8:	4619      	mov	r1, r3
 80067aa:	481a      	ldr	r0, [pc, #104]	; (8006814 <HAL_TIM_MspPostInit+0x1a0>)
 80067ac:	f002 fd42 	bl	8009234 <HAL_GPIO_Init>
}
 80067b0:	e023      	b.n	80067fa <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a1b      	ldr	r2, [pc, #108]	; (8006824 <HAL_TIM_MspPostInit+0x1b0>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d11e      	bne.n	80067fa <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067bc:	2300      	movs	r3, #0
 80067be:	60bb      	str	r3, [r7, #8]
 80067c0:	4b11      	ldr	r3, [pc, #68]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80067c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c4:	4a10      	ldr	r2, [pc, #64]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80067c6:	f043 0302 	orr.w	r3, r3, #2
 80067ca:	6313      	str	r3, [r2, #48]	; 0x30
 80067cc:	4b0e      	ldr	r3, [pc, #56]	; (8006808 <HAL_TIM_MspPostInit+0x194>)
 80067ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	60bb      	str	r3, [r7, #8]
 80067d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80067d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067de:	2302      	movs	r3, #2
 80067e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067e6:	2300      	movs	r3, #0
 80067e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80067ea:	2303      	movs	r3, #3
 80067ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067ee:	f107 031c 	add.w	r3, r7, #28
 80067f2:	4619      	mov	r1, r3
 80067f4:	4807      	ldr	r0, [pc, #28]	; (8006814 <HAL_TIM_MspPostInit+0x1a0>)
 80067f6:	f002 fd1d 	bl	8009234 <HAL_GPIO_Init>
}
 80067fa:	bf00      	nop
 80067fc:	3730      	adds	r7, #48	; 0x30
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	40010000 	.word	0x40010000
 8006808:	40023800 	.word	0x40023800
 800680c:	40021000 	.word	0x40021000
 8006810:	40000400 	.word	0x40000400
 8006814:	40020400 	.word	0x40020400
 8006818:	40000800 	.word	0x40000800
 800681c:	40020c00 	.word	0x40020c00
 8006820:	40014400 	.word	0x40014400
 8006824:	40014800 	.word	0x40014800

08006828 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b08a      	sub	sp, #40	; 0x28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006830:	f107 0314 	add.w	r3, r7, #20
 8006834:	2200      	movs	r2, #0
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	605a      	str	r2, [r3, #4]
 800683a:	609a      	str	r2, [r3, #8]
 800683c:	60da      	str	r2, [r3, #12]
 800683e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a19      	ldr	r2, [pc, #100]	; (80068ac <HAL_UART_MspInit+0x84>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d12b      	bne.n	80068a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800684a:	2300      	movs	r3, #0
 800684c:	613b      	str	r3, [r7, #16]
 800684e:	4b18      	ldr	r3, [pc, #96]	; (80068b0 <HAL_UART_MspInit+0x88>)
 8006850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006852:	4a17      	ldr	r2, [pc, #92]	; (80068b0 <HAL_UART_MspInit+0x88>)
 8006854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006858:	6413      	str	r3, [r2, #64]	; 0x40
 800685a:	4b15      	ldr	r3, [pc, #84]	; (80068b0 <HAL_UART_MspInit+0x88>)
 800685c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006862:	613b      	str	r3, [r7, #16]
 8006864:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
 800686a:	4b11      	ldr	r3, [pc, #68]	; (80068b0 <HAL_UART_MspInit+0x88>)
 800686c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800686e:	4a10      	ldr	r2, [pc, #64]	; (80068b0 <HAL_UART_MspInit+0x88>)
 8006870:	f043 0308 	orr.w	r3, r3, #8
 8006874:	6313      	str	r3, [r2, #48]	; 0x30
 8006876:	4b0e      	ldr	r3, [pc, #56]	; (80068b0 <HAL_UART_MspInit+0x88>)
 8006878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800687a:	f003 0308 	and.w	r3, r3, #8
 800687e:	60fb      	str	r3, [r7, #12]
 8006880:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006882:	2360      	movs	r3, #96	; 0x60
 8006884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006886:	2302      	movs	r3, #2
 8006888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800688a:	2300      	movs	r3, #0
 800688c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800688e:	2303      	movs	r3, #3
 8006890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006892:	2307      	movs	r3, #7
 8006894:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006896:	f107 0314 	add.w	r3, r7, #20
 800689a:	4619      	mov	r1, r3
 800689c:	4805      	ldr	r0, [pc, #20]	; (80068b4 <HAL_UART_MspInit+0x8c>)
 800689e:	f002 fcc9 	bl	8009234 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80068a2:	bf00      	nop
 80068a4:	3728      	adds	r7, #40	; 0x28
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	bf00      	nop
 80068ac:	40004400 	.word	0x40004400
 80068b0:	40023800 	.word	0x40023800
 80068b4:	40020c00 	.word	0x40020c00

080068b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80068b8:	b480      	push	{r7}
 80068ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80068bc:	e7fe      	b.n	80068bc <NMI_Handler+0x4>

080068be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80068be:	b480      	push	{r7}
 80068c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80068c2:	e7fe      	b.n	80068c2 <HardFault_Handler+0x4>

080068c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80068c4:	b480      	push	{r7}
 80068c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80068c8:	e7fe      	b.n	80068c8 <MemManage_Handler+0x4>

080068ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80068ca:	b480      	push	{r7}
 80068cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80068ce:	e7fe      	b.n	80068ce <BusFault_Handler+0x4>

080068d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80068d0:	b480      	push	{r7}
 80068d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80068d4:	e7fe      	b.n	80068d4 <UsageFault_Handler+0x4>

080068d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80068d6:	b480      	push	{r7}
 80068d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80068da:	bf00      	nop
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80068e4:	b480      	push	{r7}
 80068e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80068e8:	bf00      	nop
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80068f2:	b480      	push	{r7}
 80068f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80068f6:	bf00      	nop
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006904:	f001 fba2 	bl	800804c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006908:	bf00      	nop
 800690a:	bd80      	pop	{r7, pc}

0800690c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8006910:	4803      	ldr	r0, [pc, #12]	; (8006920 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8006912:	f006 fe72 	bl	800d5fa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8006916:	4803      	ldr	r0, [pc, #12]	; (8006924 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8006918:	f006 fe6f 	bl	800d5fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800691c:	bf00      	nop
 800691e:	bd80      	pop	{r7, pc}
 8006920:	2003e864 	.word	0x2003e864
 8006924:	2003ea60 	.word	0x2003ea60

08006928 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800692c:	4802      	ldr	r0, [pc, #8]	; (8006938 <SDIO_IRQHandler+0x10>)
 800692e:	f004 ff0b 	bl	800b748 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8006932:	bf00      	nop
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	2003ebc0 	.word	0x2003ebc0

0800693c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006940:	4802      	ldr	r0, [pc, #8]	; (800694c <TIM6_DAC_IRQHandler+0x10>)
 8006942:	f006 fe5a 	bl	800d5fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006946:	bf00      	nop
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	2003eb40 	.word	0x2003eb40

08006950 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006954:	4802      	ldr	r0, [pc, #8]	; (8006960 <TIM7_IRQHandler+0x10>)
 8006956:	f006 fe50 	bl	800d5fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800695a:	bf00      	nop
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	2003ece4 	.word	0x2003ece4

08006964 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006968:	4802      	ldr	r0, [pc, #8]	; (8006974 <DMA2_Stream2_IRQHandler+0x10>)
 800696a:	f002 f9ef 	bl	8008d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800696e:	bf00      	nop
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	2003ec84 	.word	0x2003ec84

08006978 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800697c:	4802      	ldr	r0, [pc, #8]	; (8006988 <DMA2_Stream3_IRQHandler+0x10>)
 800697e:	f002 f9e5 	bl	8008d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8006982:	bf00      	nop
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	2003e7ac 	.word	0x2003e7ac

0800698c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8006990:	4802      	ldr	r0, [pc, #8]	; (800699c <DMA2_Stream6_IRQHandler+0x10>)
 8006992:	f002 f9db 	bl	8008d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8006996:	bf00      	nop
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	2003eae0 	.word	0x2003eae0

080069a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80069a8:	4a14      	ldr	r2, [pc, #80]	; (80069fc <_sbrk+0x5c>)
 80069aa:	4b15      	ldr	r3, [pc, #84]	; (8006a00 <_sbrk+0x60>)
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80069b4:	4b13      	ldr	r3, [pc, #76]	; (8006a04 <_sbrk+0x64>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d102      	bne.n	80069c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80069bc:	4b11      	ldr	r3, [pc, #68]	; (8006a04 <_sbrk+0x64>)
 80069be:	4a12      	ldr	r2, [pc, #72]	; (8006a08 <_sbrk+0x68>)
 80069c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80069c2:	4b10      	ldr	r3, [pc, #64]	; (8006a04 <_sbrk+0x64>)
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4413      	add	r3, r2
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d207      	bcs.n	80069e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80069d0:	f00d f8a8 	bl	8013b24 <__errno>
 80069d4:	4602      	mov	r2, r0
 80069d6:	230c      	movs	r3, #12
 80069d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80069da:	f04f 33ff 	mov.w	r3, #4294967295
 80069de:	e009      	b.n	80069f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80069e0:	4b08      	ldr	r3, [pc, #32]	; (8006a04 <_sbrk+0x64>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80069e6:	4b07      	ldr	r3, [pc, #28]	; (8006a04 <_sbrk+0x64>)
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4413      	add	r3, r2
 80069ee:	4a05      	ldr	r2, [pc, #20]	; (8006a04 <_sbrk+0x64>)
 80069f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80069f2:	68fb      	ldr	r3, [r7, #12]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	20050000 	.word	0x20050000
 8006a00:	00000800 	.word	0x00000800
 8006a04:	200002bc 	.word	0x200002bc
 8006a08:	20040e38 	.word	0x20040e38

08006a0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a10:	4b08      	ldr	r3, [pc, #32]	; (8006a34 <SystemInit+0x28>)
 8006a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a16:	4a07      	ldr	r2, [pc, #28]	; (8006a34 <SystemInit+0x28>)
 8006a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006a20:	4b04      	ldr	r3, [pc, #16]	; (8006a34 <SystemInit+0x28>)
 8006a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006a26:	609a      	str	r2, [r3, #8]
#endif
}
 8006a28:	bf00      	nop
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	e000ed00 	.word	0xe000ed00

08006a38 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8006a38:	b598      	push	{r3, r4, r7, lr}
 8006a3a:	af00      	add	r7, sp, #0
	lcd_init();
 8006a3c:	f7fa faec 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8006a40:	483a      	ldr	r0, [pc, #232]	; (8006b2c <cppInit+0xf4>)
 8006a42:	f7fd fdff 	bl	8004644 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 8006a46:	2064      	movs	r0, #100	; 0x64
 8006a48:	f001 fb20 	bl	800808c <HAL_Delay>
	power_sensor.updateValues();
 8006a4c:	4837      	ldr	r0, [pc, #220]	; (8006b2c <cppInit+0xf4>)
 8006a4e:	f7fd fe07 	bl	8004660 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 8006a52:	f7fa fb25 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8006a56:	2100      	movs	r1, #0
 8006a58:	2000      	movs	r0, #0
 8006a5a:	f7fa fb31 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8006a5e:	4834      	ldr	r0, [pc, #208]	; (8006b30 <cppInit+0xf8>)
 8006a60:	f7fa fb58 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8006a64:	2101      	movs	r1, #1
 8006a66:	2000      	movs	r0, #0
 8006a68:	f7fa fb2a 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8006a6c:	482f      	ldr	r0, [pc, #188]	; (8006b2c <cppInit+0xf4>)
 8006a6e:	f7fd fe21 	bl	80046b4 <_ZN11PowerSensor17getButteryVoltageEv>
 8006a72:	ee10 3a10 	vmov	r3, s0
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7f9 fd7e 	bl	8000578 <__aeabi_f2d>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	460c      	mov	r4, r1
 8006a80:	461a      	mov	r2, r3
 8006a82:	4623      	mov	r3, r4
 8006a84:	482b      	ldr	r0, [pc, #172]	; (8006b34 <cppInit+0xfc>)
 8006a86:	f7fa fb45 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 8006a8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a8e:	f001 fafd 	bl	800808c <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8006a92:	4829      	ldr	r0, [pc, #164]	; (8006b38 <cppInit+0x100>)
 8006a94:	f7fd f81c 	bl	8003ad0 <_ZN6Logger10sdCardInitEv>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d007      	beq.n	8006aae <cppInit+0x76>
		led.fullColor('G');
 8006a9e:	2147      	movs	r1, #71	; 0x47
 8006aa0:	4826      	ldr	r0, [pc, #152]	; (8006b3c <cppInit+0x104>)
 8006aa2:	f7fb fa2b 	bl	8001efc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8006aa6:	2064      	movs	r0, #100	; 0x64
 8006aa8:	f001 faf0 	bl	800808c <HAL_Delay>
 8006aac:	e006      	b.n	8006abc <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8006aae:	2152      	movs	r1, #82	; 0x52
 8006ab0:	4822      	ldr	r0, [pc, #136]	; (8006b3c <cppInit+0x104>)
 8006ab2:	f7fb fa23 	bl	8001efc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8006ab6:	2064      	movs	r0, #100	; 0x64
 8006ab8:	f001 fae8 	bl	800808c <HAL_Delay>
	}

	line_sensor.ADCStart();
 8006abc:	4820      	ldr	r0, [pc, #128]	; (8006b40 <cppInit+0x108>)
 8006abe:	f7fb fb79 	bl	80021b4 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8006ac2:	4820      	ldr	r0, [pc, #128]	; (8006b44 <cppInit+0x10c>)
 8006ac4:	f7fd fa92 	bl	8003fec <_ZN5Motor4initEv>
	encoder.init();
 8006ac8:	481f      	ldr	r0, [pc, #124]	; (8006b48 <cppInit+0x110>)
 8006aca:	f7fa fb6f 	bl	80011ac <_ZN7Encoder4initEv>
	imu.init();
 8006ace:	481f      	ldr	r0, [pc, #124]	; (8006b4c <cppInit+0x114>)
 8006ad0:	f7fa ffd2 	bl	8001a78 <_ZN3IMU4initEv>
	line_trace.init();
 8006ad4:	481e      	ldr	r0, [pc, #120]	; (8006b50 <cppInit+0x118>)
 8006ad6:	f7fc fb8f 	bl	80031f8 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8006ada:	4819      	ldr	r0, [pc, #100]	; (8006b40 <cppInit+0x108>)
 8006adc:	f7fb fcaa 	bl	8002434 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8006ae0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ae4:	f001 fad2 	bl	800808c <HAL_Delay>

	led.fullColor('M');
 8006ae8:	214d      	movs	r1, #77	; 0x4d
 8006aea:	4814      	ldr	r0, [pc, #80]	; (8006b3c <cppInit+0x104>)
 8006aec:	f7fb fa06 	bl	8001efc <_ZN3LED9fullColorEc>
	imu.calibration();
 8006af0:	4816      	ldr	r0, [pc, #88]	; (8006b4c <cppInit+0x114>)
 8006af2:	f7fb f88b 	bl	8001c0c <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243);
 8006af6:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8006b54 <cppInit+0x11c>
 8006afa:	eddf 0a17 	vldr	s1, [pc, #92]	; 8006b58 <cppInit+0x120>
 8006afe:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8006b5c <cppInit+0x124>
 8006b02:	4817      	ldr	r0, [pc, #92]	; (8006b60 <cppInit+0x128>)
 8006b04:	f7fe f9dc 	bl	8004ec0 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.069793, 0.86816, 0.0014027);
 8006b08:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8006b64 <cppInit+0x12c>
 8006b0c:	eddf 0a16 	vldr	s1, [pc, #88]	; 8006b68 <cppInit+0x130>
 8006b10:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8006b6c <cppInit+0x134>
 8006b14:	4812      	ldr	r0, [pc, #72]	; (8006b60 <cppInit+0x128>)
 8006b16:	f7fe f9ec 	bl	8004ef2 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	//encoder.clearDistance();
	odometry.clearPotition();
 8006b1a:	4815      	ldr	r0, [pc, #84]	; (8006b70 <cppInit+0x138>)
 8006b1c:	f7fd fc9c 	bl	8004458 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8006b20:	4814      	ldr	r0, [pc, #80]	; (8006b74 <cppInit+0x13c>)
 8006b22:	f7fd fd33 	bl	800458c <_ZN13PathFollowing4initEv>

}
 8006b26:	bf00      	nop
 8006b28:	bd98      	pop	{r3, r4, r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	200005d0 	.word	0x200005d0
 8006b30:	08018304 	.word	0x08018304
 8006b34:	0801830c 	.word	0x0801830c
 8006b38:	200005f0 	.word	0x200005f0
 8006b3c:	200005cc 	.word	0x200005cc
 8006b40:	200002c0 	.word	0x200002c0
 8006b44:	200005c8 	.word	0x200005c8
 8006b48:	20017d00 	.word	0x20017d00
 8006b4c:	200005dc 	.word	0x200005dc
 8006b50:	20017da0 	.word	0x20017da0
 8006b54:	3cceca68 	.word	0x3cceca68
 8006b58:	4180f06f 	.word	0x4180f06f
 8006b5c:	3fea2d0e 	.word	0x3fea2d0e
 8006b60:	20017d20 	.word	0x20017d20
 8006b64:	3ab7dacd 	.word	0x3ab7dacd
 8006b68:	3f5e3fbc 	.word	0x3f5e3fbc
 8006b6c:	3d8eefa2 	.word	0x3d8eefa2
 8006b70:	20017d60 	.word	0x20017d60
 8006b74:	20024cf8 	.word	0x20024cf8

08006b78 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8006b7c:	4819      	ldr	r0, [pc, #100]	; (8006be4 <cppFlip1ms+0x6c>)
 8006b7e:	f7fb fb77 	bl	8002270 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8006b82:	4819      	ldr	r0, [pc, #100]	; (8006be8 <cppFlip1ms+0x70>)
 8006b84:	f7fa ffa0 	bl	8001ac8 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8006b88:	4818      	ldr	r0, [pc, #96]	; (8006bec <cppFlip1ms+0x74>)
 8006b8a:	f7fa fb31 	bl	80011f0 <_ZN7Encoder6updateEv>

	line_trace.flip();
 8006b8e:	4818      	ldr	r0, [pc, #96]	; (8006bf0 <cppFlip1ms+0x78>)
 8006b90:	f7fc fc48 	bl	8003424 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8006b94:	4817      	ldr	r0, [pc, #92]	; (8006bf4 <cppFlip1ms+0x7c>)
 8006b96:	f7fe f9c5 	bl	8004f24 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8006b9a:	4817      	ldr	r0, [pc, #92]	; (8006bf8 <cppFlip1ms+0x80>)
 8006b9c:	f7fd fc40 	bl	8004420 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8006ba0:	4816      	ldr	r0, [pc, #88]	; (8006bfc <cppFlip1ms+0x84>)
 8006ba2:	f7fd fdfd 	bl	80047a0 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8006ba6:	4816      	ldr	r0, [pc, #88]	; (8006c00 <cppFlip1ms+0x88>)
 8006ba8:	f7fd fa32 	bl	8004010 <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 8006bac:	4b15      	ldr	r3, [pc, #84]	; (8006c04 <cppFlip1ms+0x8c>)
 8006bae:	881b      	ldrh	r3, [r3, #0]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	4b13      	ldr	r3, [pc, #76]	; (8006c04 <cppFlip1ms+0x8c>)
 8006bb6:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8006bb8:	4b12      	ldr	r3, [pc, #72]	; (8006c04 <cppFlip1ms+0x8c>)
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d90c      	bls.n	8006bda <cppFlip1ms+0x62>
		sys_ident.inOutputStore(imu.getOmega());
 8006bc0:	4809      	ldr	r0, [pc, #36]	; (8006be8 <cppFlip1ms+0x70>)
 8006bc2:	f7fa ffd9 	bl	8001b78 <_ZN3IMU8getOmegaEv>
 8006bc6:	eef0 7a40 	vmov.f32	s15, s0
 8006bca:	eeb0 0a67 	vmov.f32	s0, s15
 8006bce:	480e      	ldr	r0, [pc, #56]	; (8006c08 <cppFlip1ms+0x90>)
 8006bd0:	f7fd ff48 	bl	8004a64 <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 8006bd4:	4b0b      	ldr	r3, [pc, #44]	; (8006c04 <cppFlip1ms+0x8c>)
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	801a      	strh	r2, [r3, #0]

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8006bda:	4804      	ldr	r0, [pc, #16]	; (8006bec <cppFlip1ms+0x74>)
 8006bdc:	f7fa fbf2 	bl	80013c4 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8006be0:	bf00      	nop
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	200002c0 	.word	0x200002c0
 8006be8:	200005dc 	.word	0x200005dc
 8006bec:	20017d00 	.word	0x20017d00
 8006bf0:	20017da0 	.word	0x20017da0
 8006bf4:	20017d20 	.word	0x20017d20
 8006bf8:	20017d60 	.word	0x20017d60
 8006bfc:	200005b8 	.word	0x200005b8
 8006c00:	200005c8 	.word	0x200005c8
 8006c04:	2003c422 	.word	0x2003c422
 8006c08:	20024aec 	.word	0x20024aec

08006c0c <cppFlip100ns>:

void cppFlip100ns(void)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8006c10:	4802      	ldr	r0, [pc, #8]	; (8006c1c <cppFlip100ns+0x10>)
 8006c12:	f7fb fadf 	bl	80021d4 <_ZN10LineSensor17storeSensorValuesEv>
	//line_trace.flip100ns();
}
 8006c16:	bf00      	nop
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	200002c0 	.word	0x200002c0

08006c20 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8006c24:	4b0a      	ldr	r3, [pc, #40]	; (8006c50 <cppFlip10ms+0x30>)
 8006c26:	881b      	ldrh	r3, [r3, #0]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	4b08      	ldr	r3, [pc, #32]	; (8006c50 <cppFlip10ms+0x30>)
 8006c2e:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 8006c30:	4b07      	ldr	r3, [pc, #28]	; (8006c50 <cppFlip10ms+0x30>)
 8006c32:	881b      	ldrh	r3, [r3, #0]
 8006c34:	2b06      	cmp	r3, #6
 8006c36:	d905      	bls.n	8006c44 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8006c38:	4806      	ldr	r0, [pc, #24]	; (8006c54 <cppFlip10ms+0x34>)
 8006c3a:	f7fd ff4f 	bl	8004adc <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8006c3e:	4b04      	ldr	r3, [pc, #16]	; (8006c50 <cppFlip10ms+0x30>)
 8006c40:	2200      	movs	r2, #0
 8006c42:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 8006c44:	4b02      	ldr	r3, [pc, #8]	; (8006c50 <cppFlip10ms+0x30>)
 8006c46:	881a      	ldrh	r2, [r3, #0]
 8006c48:	4b03      	ldr	r3, [pc, #12]	; (8006c58 <cppFlip10ms+0x38>)
 8006c4a:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8006c4c:	bf00      	nop
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	2003c424 	.word	0x2003c424
 8006c54:	20024aec 	.word	0x20024aec
 8006c58:	2003c420 	.word	0x2003c420
 8006c5c:	00000000 	.word	0x00000000

08006c60 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 8006c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af02      	add	r7, sp, #8
	static int16_t selector;

	static float adj_kp = line_trace.getKp();
 8006c66:	4bbc      	ldr	r3, [pc, #752]	; (8006f58 <cppLoop+0x2f8>)
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	f3bf 8f5b 	dmb	ish
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	f003 0301 	and.w	r3, r3, #1
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	bf0c      	ite	eq
 8006c78:	2301      	moveq	r3, #1
 8006c7a:	2300      	movne	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d015      	beq.n	8006cae <cppLoop+0x4e>
 8006c82:	48b5      	ldr	r0, [pc, #724]	; (8006f58 <cppLoop+0x2f8>)
 8006c84:	f00b fee7 	bl	8012a56 <__cxa_guard_acquire>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	bf14      	ite	ne
 8006c8e:	2301      	movne	r3, #1
 8006c90:	2300      	moveq	r3, #0
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <cppLoop+0x4e>
 8006c98:	48b0      	ldr	r0, [pc, #704]	; (8006f5c <cppLoop+0x2fc>)
 8006c9a:	f7fc fb2a 	bl	80032f2 <_ZN9LineTrace5getKpEv>
 8006c9e:	eef0 7a40 	vmov.f32	s15, s0
 8006ca2:	4baf      	ldr	r3, [pc, #700]	; (8006f60 <cppLoop+0x300>)
 8006ca4:	edc3 7a00 	vstr	s15, [r3]
 8006ca8:	48ab      	ldr	r0, [pc, #684]	; (8006f58 <cppLoop+0x2f8>)
 8006caa:	f00b fee0 	bl	8012a6e <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8006cae:	4bad      	ldr	r3, [pc, #692]	; (8006f64 <cppLoop+0x304>)
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	f3bf 8f5b 	dmb	ish
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	bf0c      	ite	eq
 8006cc0:	2301      	moveq	r3, #1
 8006cc2:	2300      	movne	r3, #0
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d015      	beq.n	8006cf6 <cppLoop+0x96>
 8006cca:	48a6      	ldr	r0, [pc, #664]	; (8006f64 <cppLoop+0x304>)
 8006ccc:	f00b fec3 	bl	8012a56 <__cxa_guard_acquire>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	bf14      	ite	ne
 8006cd6:	2301      	movne	r3, #1
 8006cd8:	2300      	moveq	r3, #0
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <cppLoop+0x96>
 8006ce0:	489e      	ldr	r0, [pc, #632]	; (8006f5c <cppLoop+0x2fc>)
 8006ce2:	f7fc fb15 	bl	8003310 <_ZN9LineTrace5getKiEv>
 8006ce6:	eef0 7a40 	vmov.f32	s15, s0
 8006cea:	4b9f      	ldr	r3, [pc, #636]	; (8006f68 <cppLoop+0x308>)
 8006cec:	edc3 7a00 	vstr	s15, [r3]
 8006cf0:	489c      	ldr	r0, [pc, #624]	; (8006f64 <cppLoop+0x304>)
 8006cf2:	f00b febc 	bl	8012a6e <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 8006cf6:	4b9d      	ldr	r3, [pc, #628]	; (8006f6c <cppLoop+0x30c>)
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	f3bf 8f5b 	dmb	ish
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	f003 0301 	and.w	r3, r3, #1
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	bf0c      	ite	eq
 8006d08:	2301      	moveq	r3, #1
 8006d0a:	2300      	movne	r3, #0
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d015      	beq.n	8006d3e <cppLoop+0xde>
 8006d12:	4896      	ldr	r0, [pc, #600]	; (8006f6c <cppLoop+0x30c>)
 8006d14:	f00b fe9f 	bl	8012a56 <__cxa_guard_acquire>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	bf14      	ite	ne
 8006d1e:	2301      	movne	r3, #1
 8006d20:	2300      	moveq	r3, #0
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00a      	beq.n	8006d3e <cppLoop+0xde>
 8006d28:	488c      	ldr	r0, [pc, #560]	; (8006f5c <cppLoop+0x2fc>)
 8006d2a:	f7fc fb00 	bl	800332e <_ZN9LineTrace5getKdEv>
 8006d2e:	eef0 7a40 	vmov.f32	s15, s0
 8006d32:	4b8f      	ldr	r3, [pc, #572]	; (8006f70 <cppLoop+0x310>)
 8006d34:	edc3 7a00 	vstr	s15, [r3]
 8006d38:	488c      	ldr	r0, [pc, #560]	; (8006f6c <cppLoop+0x30c>)
 8006d3a:	f00b fe98 	bl	8012a6e <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8006d3e:	4b8d      	ldr	r3, [pc, #564]	; (8006f74 <cppLoop+0x314>)
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	f3bf 8f5b 	dmb	ish
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	bf0c      	ite	eq
 8006d50:	2301      	moveq	r3, #1
 8006d52:	2300      	movne	r3, #0
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d015      	beq.n	8006d86 <cppLoop+0x126>
 8006d5a:	4886      	ldr	r0, [pc, #536]	; (8006f74 <cppLoop+0x314>)
 8006d5c:	f00b fe7b 	bl	8012a56 <__cxa_guard_acquire>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	bf14      	ite	ne
 8006d66:	2301      	movne	r3, #1
 8006d68:	2300      	moveq	r3, #0
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00a      	beq.n	8006d86 <cppLoop+0x126>
 8006d70:	487a      	ldr	r0, [pc, #488]	; (8006f5c <cppLoop+0x2fc>)
 8006d72:	f7fc fb28 	bl	80033c6 <_ZN9LineTrace17getTargetVelocityEv>
 8006d76:	eef0 7a40 	vmov.f32	s15, s0
 8006d7a:	4b7f      	ldr	r3, [pc, #508]	; (8006f78 <cppLoop+0x318>)
 8006d7c:	edc3 7a00 	vstr	s15, [r3]
 8006d80:	487c      	ldr	r0, [pc, #496]	; (8006f74 <cppLoop+0x314>)
 8006d82:	f00b fe74 	bl	8012a6e <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8006d86:	4b7d      	ldr	r3, [pc, #500]	; (8006f7c <cppLoop+0x31c>)
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	f3bf 8f5b 	dmb	ish
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	bf0c      	ite	eq
 8006d98:	2301      	moveq	r3, #1
 8006d9a:	2300      	movne	r3, #0
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d015      	beq.n	8006dce <cppLoop+0x16e>
 8006da2:	4876      	ldr	r0, [pc, #472]	; (8006f7c <cppLoop+0x31c>)
 8006da4:	f00b fe57 	bl	8012a56 <__cxa_guard_acquire>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bf14      	ite	ne
 8006dae:	2301      	movne	r3, #1
 8006db0:	2300      	moveq	r3, #0
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00a      	beq.n	8006dce <cppLoop+0x16e>
 8006db8:	4868      	ldr	r0, [pc, #416]	; (8006f5c <cppLoop+0x2fc>)
 8006dba:	f7fc fb13 	bl	80033e4 <_ZN9LineTrace14getMaxVelocityEv>
 8006dbe:	eef0 7a40 	vmov.f32	s15, s0
 8006dc2:	4b6f      	ldr	r3, [pc, #444]	; (8006f80 <cppLoop+0x320>)
 8006dc4:	edc3 7a00 	vstr	s15, [r3]
 8006dc8:	486c      	ldr	r0, [pc, #432]	; (8006f7c <cppLoop+0x31c>)
 8006dca:	f00b fe50 	bl	8012a6e <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8006dce:	4b6d      	ldr	r3, [pc, #436]	; (8006f84 <cppLoop+0x324>)
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	f3bf 8f5b 	dmb	ish
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	f003 0301 	and.w	r3, r3, #1
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	bf0c      	ite	eq
 8006de0:	2301      	moveq	r3, #1
 8006de2:	2300      	movne	r3, #0
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d015      	beq.n	8006e16 <cppLoop+0x1b6>
 8006dea:	4866      	ldr	r0, [pc, #408]	; (8006f84 <cppLoop+0x324>)
 8006dec:	f00b fe33 	bl	8012a56 <__cxa_guard_acquire>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	bf14      	ite	ne
 8006df6:	2301      	movne	r3, #1
 8006df8:	2300      	moveq	r3, #0
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00a      	beq.n	8006e16 <cppLoop+0x1b6>
 8006e00:	4856      	ldr	r0, [pc, #344]	; (8006f5c <cppLoop+0x2fc>)
 8006e02:	f7fc fafe 	bl	8003402 <_ZN9LineTrace15getMaxVelocity2Ev>
 8006e06:	eef0 7a40 	vmov.f32	s15, s0
 8006e0a:	4b5f      	ldr	r3, [pc, #380]	; (8006f88 <cppLoop+0x328>)
 8006e0c:	edc3 7a00 	vstr	s15, [r3]
 8006e10:	485c      	ldr	r0, [pc, #368]	; (8006f84 <cppLoop+0x324>)
 8006e12:	f00b fe2c 	bl	8012a6e <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8006e16:	485d      	ldr	r0, [pc, #372]	; (8006f8c <cppLoop+0x32c>)
 8006e18:	f7fd fc5c 	bl	80046d4 <_ZN12RotarySwitch8getValueEv>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b0f      	cmp	r3, #15
 8006e20:	f200 87f2 	bhi.w	8007e08 <cppLoop+0x11a8>
 8006e24:	a201      	add	r2, pc, #4	; (adr r2, 8006e2c <cppLoop+0x1cc>)
 8006e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2a:	bf00      	nop
 8006e2c:	08006e6d 	.word	0x08006e6d
 8006e30:	080072ad 	.word	0x080072ad
 8006e34:	08007341 	.word	0x08007341
 8006e38:	08007493 	.word	0x08007493
 8006e3c:	08007575 	.word	0x08007575
 8006e40:	080076c9 	.word	0x080076c9
 8006e44:	08007771 	.word	0x08007771
 8006e48:	080078f7 	.word	0x080078f7
 8006e4c:	08007921 	.word	0x08007921
 8006e50:	0800794b 	.word	0x0800794b
 8006e54:	08007a07 	.word	0x08007a07
 8006e58:	08007a77 	.word	0x08007a77
 8006e5c:	08007b13 	.word	0x08007b13
 8006e60:	08007c35 	.word	0x08007c35
 8006e64:	08007cbb 	.word	0x08007cbb
 8006e68:	08007d63 	.word	0x08007d63
	case 0:
		led.fullColor('W');
 8006e6c:	2157      	movs	r1, #87	; 0x57
 8006e6e:	4848      	ldr	r0, [pc, #288]	; (8006f90 <cppLoop+0x330>)
 8006e70:	f7fb f844 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006e74:	f7fa f914 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006e78:	2100      	movs	r1, #0
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	f7fa f920 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 8006e80:	4836      	ldr	r0, [pc, #216]	; (8006f5c <cppLoop+0x2fc>)
 8006e82:	f7fc fa36 	bl	80032f2 <_ZN9LineTrace5getKpEv>
 8006e86:	eeb0 7a40 	vmov.f32	s14, s0
 8006e8a:	eddf 7a42 	vldr	s15, [pc, #264]	; 8006f94 <cppLoop+0x334>
 8006e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e92:	ee17 0a90 	vmov	r0, s15
 8006e96:	f7f9 fb6f 	bl	8000578 <__aeabi_f2d>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	460c      	mov	r4, r1
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	4623      	mov	r3, r4
 8006ea2:	483d      	ldr	r0, [pc, #244]	; (8006f98 <cppLoop+0x338>)
 8006ea4:	f7fa f936 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	2000      	movs	r0, #0
 8006eac:	f7fa f908 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 8006eb0:	482a      	ldr	r0, [pc, #168]	; (8006f5c <cppLoop+0x2fc>)
 8006eb2:	f7fc fa2d 	bl	8003310 <_ZN9LineTrace5getKiEv>
 8006eb6:	eeb0 7a40 	vmov.f32	s14, s0
 8006eba:	eddf 7a38 	vldr	s15, [pc, #224]	; 8006f9c <cppLoop+0x33c>
 8006ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ec2:	ee17 0a90 	vmov	r0, s15
 8006ec6:	f7f9 fb57 	bl	8000578 <__aeabi_f2d>
 8006eca:	4605      	mov	r5, r0
 8006ecc:	460e      	mov	r6, r1
 8006ece:	4823      	ldr	r0, [pc, #140]	; (8006f5c <cppLoop+0x2fc>)
 8006ed0:	f7fc fa2d 	bl	800332e <_ZN9LineTrace5getKdEv>
 8006ed4:	eeb0 7a40 	vmov.f32	s14, s0
 8006ed8:	eddf 7a31 	vldr	s15, [pc, #196]	; 8006fa0 <cppLoop+0x340>
 8006edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee0:	ee17 0a90 	vmov	r0, s15
 8006ee4:	f7f9 fb48 	bl	8000578 <__aeabi_f2d>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	460c      	mov	r4, r1
 8006eec:	e9cd 3400 	strd	r3, r4, [sp]
 8006ef0:	462a      	mov	r2, r5
 8006ef2:	4633      	mov	r3, r6
 8006ef4:	482b      	ldr	r0, [pc, #172]	; (8006fa4 <cppLoop+0x344>)
 8006ef6:	f7fa f90d 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8006efa:	482b      	ldr	r0, [pc, #172]	; (8006fa8 <cppLoop+0x348>)
 8006efc:	f7fa ff9a 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b08      	cmp	r3, #8
 8006f04:	bf0c      	ite	eq
 8006f06:	2301      	moveq	r3, #1
 8006f08:	2300      	movne	r3, #0
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d04f      	beq.n	8006fb0 <cppLoop+0x350>
			led.LR(-1, 1);
 8006f10:	2201      	movs	r2, #1
 8006f12:	f04f 31ff 	mov.w	r1, #4294967295
 8006f16:	481e      	ldr	r0, [pc, #120]	; (8006f90 <cppLoop+0x330>)
 8006f18:	f7fb f8ac 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006f1c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006f20:	f001 f8b4 	bl	800808c <HAL_Delay>

			selector++;
 8006f24:	4b21      	ldr	r3, [pc, #132]	; (8006fac <cppLoop+0x34c>)
 8006f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	b21a      	sxth	r2, r3
 8006f32:	4b1e      	ldr	r3, [pc, #120]	; (8006fac <cppLoop+0x34c>)
 8006f34:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8006f36:	4b1d      	ldr	r3, [pc, #116]	; (8006fac <cppLoop+0x34c>)
 8006f38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	dd02      	ble.n	8006f46 <cppLoop+0x2e6>
 8006f40:	4b1a      	ldr	r3, [pc, #104]	; (8006fac <cppLoop+0x34c>)
 8006f42:	2200      	movs	r2, #0
 8006f44:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8006f46:	2200      	movs	r2, #0
 8006f48:	f04f 31ff 	mov.w	r1, #4294967295
 8006f4c:	4810      	ldr	r0, [pc, #64]	; (8006f90 <cppLoop+0x330>)
 8006f4e:	f7fb f891 	bl	8002074 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8006f52:	f000 bf5b 	b.w	8007e0c <cppLoop+0x11ac>
 8006f56:	bf00      	nop
 8006f58:	2003c42c 	.word	0x2003c42c
 8006f5c:	20017da0 	.word	0x20017da0
 8006f60:	2003c428 	.word	0x2003c428
 8006f64:	2003c434 	.word	0x2003c434
 8006f68:	2003c430 	.word	0x2003c430
 8006f6c:	2003c43c 	.word	0x2003c43c
 8006f70:	2003c438 	.word	0x2003c438
 8006f74:	2003c444 	.word	0x2003c444
 8006f78:	2003c440 	.word	0x2003c440
 8006f7c:	2003c44c 	.word	0x2003c44c
 8006f80:	2003c448 	.word	0x2003c448
 8006f84:	2003c454 	.word	0x2003c454
 8006f88:	2003c450 	.word	0x2003c450
 8006f8c:	200005c4 	.word	0x200005c4
 8006f90:	200005cc 	.word	0x200005cc
 8006f94:	447a0000 	.word	0x447a0000
 8006f98:	08018310 	.word	0x08018310
 8006f9c:	42c80000 	.word	0x42c80000
 8006fa0:	461c4000 	.word	0x461c4000
 8006fa4:	0801831c 	.word	0x0801831c
 8006fa8:	200005c0 	.word	0x200005c0
 8006fac:	2003c426 	.word	0x2003c426
		else if(joy_stick.getValue() == JOY_R){
 8006fb0:	48b3      	ldr	r0, [pc, #716]	; (8007280 <cppLoop+0x620>)
 8006fb2:	f7fa ff3f 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b10      	cmp	r3, #16
 8006fba:	bf0c      	ite	eq
 8006fbc:	2301      	moveq	r3, #1
 8006fbe:	2300      	movne	r3, #0
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d059      	beq.n	800707a <cppLoop+0x41a>
			led.LR(-1, 1);
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8006fcc:	48ad      	ldr	r0, [pc, #692]	; (8007284 <cppLoop+0x624>)
 8006fce:	f7fb f851 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006fd2:	2064      	movs	r0, #100	; 0x64
 8006fd4:	f001 f85a 	bl	800808c <HAL_Delay>
			if(selector == 0){
 8006fd8:	4bab      	ldr	r3, [pc, #684]	; (8007288 <cppLoop+0x628>)
 8006fda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d113      	bne.n	800700a <cppLoop+0x3aa>
				adj_kp = adj_kp + 0.00001;
 8006fe2:	4baa      	ldr	r3, [pc, #680]	; (800728c <cppLoop+0x62c>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7f9 fac6 	bl	8000578 <__aeabi_f2d>
 8006fec:	a39e      	add	r3, pc, #632	; (adr r3, 8007268 <cppLoop+0x608>)
 8006fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff2:	f7f9 f963 	bl	80002bc <__adddf3>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	460c      	mov	r4, r1
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	f7f9 fe0b 	bl	8000c18 <__aeabi_d2f>
 8007002:	4602      	mov	r2, r0
 8007004:	4ba1      	ldr	r3, [pc, #644]	; (800728c <cppLoop+0x62c>)
 8007006:	601a      	str	r2, [r3, #0]
 8007008:	e02b      	b.n	8007062 <cppLoop+0x402>
			else if(selector == 1){
 800700a:	4b9f      	ldr	r3, [pc, #636]	; (8007288 <cppLoop+0x628>)
 800700c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007010:	2b01      	cmp	r3, #1
 8007012:	d113      	bne.n	800703c <cppLoop+0x3dc>
				adj_ki = adj_ki + 0.0001;
 8007014:	4b9e      	ldr	r3, [pc, #632]	; (8007290 <cppLoop+0x630>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4618      	mov	r0, r3
 800701a:	f7f9 faad 	bl	8000578 <__aeabi_f2d>
 800701e:	a394      	add	r3, pc, #592	; (adr r3, 8007270 <cppLoop+0x610>)
 8007020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007024:	f7f9 f94a 	bl	80002bc <__adddf3>
 8007028:	4603      	mov	r3, r0
 800702a:	460c      	mov	r4, r1
 800702c:	4618      	mov	r0, r3
 800702e:	4621      	mov	r1, r4
 8007030:	f7f9 fdf2 	bl	8000c18 <__aeabi_d2f>
 8007034:	4602      	mov	r2, r0
 8007036:	4b96      	ldr	r3, [pc, #600]	; (8007290 <cppLoop+0x630>)
 8007038:	601a      	str	r2, [r3, #0]
 800703a:	e012      	b.n	8007062 <cppLoop+0x402>
				adj_kd = adj_kd + 0.000001;
 800703c:	4b95      	ldr	r3, [pc, #596]	; (8007294 <cppLoop+0x634>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4618      	mov	r0, r3
 8007042:	f7f9 fa99 	bl	8000578 <__aeabi_f2d>
 8007046:	a38c      	add	r3, pc, #560	; (adr r3, 8007278 <cppLoop+0x618>)
 8007048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704c:	f7f9 f936 	bl	80002bc <__adddf3>
 8007050:	4603      	mov	r3, r0
 8007052:	460c      	mov	r4, r1
 8007054:	4618      	mov	r0, r3
 8007056:	4621      	mov	r1, r4
 8007058:	f7f9 fdde 	bl	8000c18 <__aeabi_d2f>
 800705c:	4602      	mov	r2, r0
 800705e:	4b8d      	ldr	r3, [pc, #564]	; (8007294 <cppLoop+0x634>)
 8007060:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007062:	2152      	movs	r1, #82	; 0x52
 8007064:	4887      	ldr	r0, [pc, #540]	; (8007284 <cppLoop+0x624>)
 8007066:	f7fa ff49 	bl	8001efc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800706a:	2200      	movs	r2, #0
 800706c:	f04f 31ff 	mov.w	r1, #4294967295
 8007070:	4884      	ldr	r0, [pc, #528]	; (8007284 <cppLoop+0x624>)
 8007072:	f7fa ffff 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8007076:	f000 bec9 	b.w	8007e0c <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_L){
 800707a:	4881      	ldr	r0, [pc, #516]	; (8007280 <cppLoop+0x620>)
 800707c:	f7fa feda 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007080:	4603      	mov	r3, r0
 8007082:	2b01      	cmp	r3, #1
 8007084:	bf0c      	ite	eq
 8007086:	2301      	moveq	r3, #1
 8007088:	2300      	movne	r3, #0
 800708a:	b2db      	uxtb	r3, r3
 800708c:	2b00      	cmp	r3, #0
 800708e:	d059      	beq.n	8007144 <cppLoop+0x4e4>
			led.LR(-1, 1);
 8007090:	2201      	movs	r2, #1
 8007092:	f04f 31ff 	mov.w	r1, #4294967295
 8007096:	487b      	ldr	r0, [pc, #492]	; (8007284 <cppLoop+0x624>)
 8007098:	f7fa ffec 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800709c:	2064      	movs	r0, #100	; 0x64
 800709e:	f000 fff5 	bl	800808c <HAL_Delay>
			if(selector == 0){
 80070a2:	4b79      	ldr	r3, [pc, #484]	; (8007288 <cppLoop+0x628>)
 80070a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d113      	bne.n	80070d4 <cppLoop+0x474>
				adj_kp = adj_kp - 0.00001;
 80070ac:	4b77      	ldr	r3, [pc, #476]	; (800728c <cppLoop+0x62c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7f9 fa61 	bl	8000578 <__aeabi_f2d>
 80070b6:	a36c      	add	r3, pc, #432	; (adr r3, 8007268 <cppLoop+0x608>)
 80070b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070bc:	f7f9 f8fc 	bl	80002b8 <__aeabi_dsub>
 80070c0:	4603      	mov	r3, r0
 80070c2:	460c      	mov	r4, r1
 80070c4:	4618      	mov	r0, r3
 80070c6:	4621      	mov	r1, r4
 80070c8:	f7f9 fda6 	bl	8000c18 <__aeabi_d2f>
 80070cc:	4602      	mov	r2, r0
 80070ce:	4b6f      	ldr	r3, [pc, #444]	; (800728c <cppLoop+0x62c>)
 80070d0:	601a      	str	r2, [r3, #0]
 80070d2:	e02b      	b.n	800712c <cppLoop+0x4cc>
			else if(selector == 1){
 80070d4:	4b6c      	ldr	r3, [pc, #432]	; (8007288 <cppLoop+0x628>)
 80070d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d113      	bne.n	8007106 <cppLoop+0x4a6>
				adj_ki = adj_ki - 0.0001;
 80070de:	4b6c      	ldr	r3, [pc, #432]	; (8007290 <cppLoop+0x630>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7f9 fa48 	bl	8000578 <__aeabi_f2d>
 80070e8:	a361      	add	r3, pc, #388	; (adr r3, 8007270 <cppLoop+0x610>)
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	f7f9 f8e3 	bl	80002b8 <__aeabi_dsub>
 80070f2:	4603      	mov	r3, r0
 80070f4:	460c      	mov	r4, r1
 80070f6:	4618      	mov	r0, r3
 80070f8:	4621      	mov	r1, r4
 80070fa:	f7f9 fd8d 	bl	8000c18 <__aeabi_d2f>
 80070fe:	4602      	mov	r2, r0
 8007100:	4b63      	ldr	r3, [pc, #396]	; (8007290 <cppLoop+0x630>)
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	e012      	b.n	800712c <cppLoop+0x4cc>
				adj_kd = adj_kd - 0.000001;
 8007106:	4b63      	ldr	r3, [pc, #396]	; (8007294 <cppLoop+0x634>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4618      	mov	r0, r3
 800710c:	f7f9 fa34 	bl	8000578 <__aeabi_f2d>
 8007110:	a359      	add	r3, pc, #356	; (adr r3, 8007278 <cppLoop+0x618>)
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f7f9 f8cf 	bl	80002b8 <__aeabi_dsub>
 800711a:	4603      	mov	r3, r0
 800711c:	460c      	mov	r4, r1
 800711e:	4618      	mov	r0, r3
 8007120:	4621      	mov	r1, r4
 8007122:	f7f9 fd79 	bl	8000c18 <__aeabi_d2f>
 8007126:	4602      	mov	r2, r0
 8007128:	4b5a      	ldr	r3, [pc, #360]	; (8007294 <cppLoop+0x634>)
 800712a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800712c:	2152      	movs	r1, #82	; 0x52
 800712e:	4855      	ldr	r0, [pc, #340]	; (8007284 <cppLoop+0x624>)
 8007130:	f7fa fee4 	bl	8001efc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007134:	2200      	movs	r2, #0
 8007136:	f04f 31ff 	mov.w	r1, #4294967295
 800713a:	4852      	ldr	r0, [pc, #328]	; (8007284 <cppLoop+0x624>)
 800713c:	f7fa ff9a 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8007140:	f000 be64 	b.w	8007e0c <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_D){
 8007144:	484e      	ldr	r0, [pc, #312]	; (8007280 <cppLoop+0x620>)
 8007146:	f7fa fe75 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800714a:	4603      	mov	r3, r0
 800714c:	2b04      	cmp	r3, #4
 800714e:	bf0c      	ite	eq
 8007150:	2301      	moveq	r3, #1
 8007152:	2300      	movne	r3, #0
 8007154:	b2db      	uxtb	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	d03d      	beq.n	80071d6 <cppLoop+0x576>
			led.LR(-1, 1);
 800715a:	2201      	movs	r2, #1
 800715c:	f04f 31ff 	mov.w	r1, #4294967295
 8007160:	4848      	ldr	r0, [pc, #288]	; (8007284 <cppLoop+0x624>)
 8007162:	f7fa ff87 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007166:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800716a:	f000 ff8f 	bl	800808c <HAL_Delay>
			sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 800716e:	f107 030c 	add.w	r3, r7, #12
 8007172:	2201      	movs	r2, #1
 8007174:	4948      	ldr	r1, [pc, #288]	; (8007298 <cppLoop+0x638>)
 8007176:	4849      	ldr	r0, [pc, #292]	; (800729c <cppLoop+0x63c>)
 8007178:	f7fa faaa 	bl	80016d0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 800717c:	f107 0308 	add.w	r3, r7, #8
 8007180:	2201      	movs	r2, #1
 8007182:	4947      	ldr	r1, [pc, #284]	; (80072a0 <cppLoop+0x640>)
 8007184:	4845      	ldr	r0, [pc, #276]	; (800729c <cppLoop+0x63c>)
 8007186:	f7fa faa3 	bl	80016d0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 800718a:	1d3b      	adds	r3, r7, #4
 800718c:	2201      	movs	r2, #1
 800718e:	4945      	ldr	r1, [pc, #276]	; (80072a4 <cppLoop+0x644>)
 8007190:	4842      	ldr	r0, [pc, #264]	; (800729c <cppLoop+0x63c>)
 8007192:	f7fa fa9d 	bl	80016d0 <sd_read_array_float>
			line_trace.setGain(temp_kp, temp_ki, temp_kd);
 8007196:	edd7 7a03 	vldr	s15, [r7, #12]
 800719a:	ed97 7a02 	vldr	s14, [r7, #8]
 800719e:	edd7 6a01 	vldr	s13, [r7, #4]
 80071a2:	eeb0 1a66 	vmov.f32	s2, s13
 80071a6:	eef0 0a47 	vmov.f32	s1, s14
 80071aa:	eeb0 0a67 	vmov.f32	s0, s15
 80071ae:	483e      	ldr	r0, [pc, #248]	; (80072a8 <cppLoop+0x648>)
 80071b0:	f7fc f886 	bl	80032c0 <_ZN9LineTrace7setGainEfff>
			adj_kp = temp_kp;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	4a35      	ldr	r2, [pc, #212]	; (800728c <cppLoop+0x62c>)
 80071b8:	6013      	str	r3, [r2, #0]
			adj_ki = temp_kp;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	4a34      	ldr	r2, [pc, #208]	; (8007290 <cppLoop+0x630>)
 80071be:	6013      	str	r3, [r2, #0]
			adj_kd = temp_kp;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	4a34      	ldr	r2, [pc, #208]	; (8007294 <cppLoop+0x634>)
 80071c4:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 80071c6:	2200      	movs	r2, #0
 80071c8:	f04f 31ff 	mov.w	r1, #4294967295
 80071cc:	482d      	ldr	r0, [pc, #180]	; (8007284 <cppLoop+0x624>)
 80071ce:	f7fa ff51 	bl	8002074 <_ZN3LED2LREaa>
		break;
 80071d2:	f000 be1b 	b.w	8007e0c <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_C){
 80071d6:	482a      	ldr	r0, [pc, #168]	; (8007280 <cppLoop+0x620>)
 80071d8:	f7fa fe2c 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b02      	cmp	r3, #2
 80071e0:	bf0c      	ite	eq
 80071e2:	2301      	moveq	r3, #1
 80071e4:	2300      	movne	r3, #0
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 860f 	beq.w	8007e0c <cppLoop+0x11ac>
			led.LR(-1, 1);
 80071ee:	2201      	movs	r2, #1
 80071f0:	f04f 31ff 	mov.w	r1, #4294967295
 80071f4:	4823      	ldr	r0, [pc, #140]	; (8007284 <cppLoop+0x624>)
 80071f6:	f7fa ff3d 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80071fa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80071fe:	f000 ff45 	bl	800808c <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8007202:	2300      	movs	r3, #0
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	4b21      	ldr	r3, [pc, #132]	; (800728c <cppLoop+0x62c>)
 8007208:	2201      	movs	r2, #1
 800720a:	4923      	ldr	r1, [pc, #140]	; (8007298 <cppLoop+0x638>)
 800720c:	4823      	ldr	r0, [pc, #140]	; (800729c <cppLoop+0x63c>)
 800720e:	f7fa f9f9 	bl	8001604 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8007212:	2300      	movs	r3, #0
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	4b1e      	ldr	r3, [pc, #120]	; (8007290 <cppLoop+0x630>)
 8007218:	2201      	movs	r2, #1
 800721a:	4921      	ldr	r1, [pc, #132]	; (80072a0 <cppLoop+0x640>)
 800721c:	481f      	ldr	r0, [pc, #124]	; (800729c <cppLoop+0x63c>)
 800721e:	f7fa f9f1 	bl	8001604 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8007222:	2300      	movs	r3, #0
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	4b1b      	ldr	r3, [pc, #108]	; (8007294 <cppLoop+0x634>)
 8007228:	2201      	movs	r2, #1
 800722a:	491e      	ldr	r1, [pc, #120]	; (80072a4 <cppLoop+0x644>)
 800722c:	481b      	ldr	r0, [pc, #108]	; (800729c <cppLoop+0x63c>)
 800722e:	f7fa f9e9 	bl	8001604 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8007232:	4b16      	ldr	r3, [pc, #88]	; (800728c <cppLoop+0x62c>)
 8007234:	edd3 7a00 	vldr	s15, [r3]
 8007238:	4b15      	ldr	r3, [pc, #84]	; (8007290 <cppLoop+0x630>)
 800723a:	ed93 7a00 	vldr	s14, [r3]
 800723e:	4b15      	ldr	r3, [pc, #84]	; (8007294 <cppLoop+0x634>)
 8007240:	edd3 6a00 	vldr	s13, [r3]
 8007244:	eeb0 1a66 	vmov.f32	s2, s13
 8007248:	eef0 0a47 	vmov.f32	s1, s14
 800724c:	eeb0 0a67 	vmov.f32	s0, s15
 8007250:	4815      	ldr	r0, [pc, #84]	; (80072a8 <cppLoop+0x648>)
 8007252:	f7fc f835 	bl	80032c0 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8007256:	2200      	movs	r2, #0
 8007258:	f04f 31ff 	mov.w	r1, #4294967295
 800725c:	4809      	ldr	r0, [pc, #36]	; (8007284 <cppLoop+0x624>)
 800725e:	f7fa ff09 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8007262:	f000 bdd3 	b.w	8007e0c <cppLoop+0x11ac>
 8007266:	bf00      	nop
 8007268:	88e368f1 	.word	0x88e368f1
 800726c:	3ee4f8b5 	.word	0x3ee4f8b5
 8007270:	eb1c432d 	.word	0xeb1c432d
 8007274:	3f1a36e2 	.word	0x3f1a36e2
 8007278:	a0b5ed8d 	.word	0xa0b5ed8d
 800727c:	3eb0c6f7 	.word	0x3eb0c6f7
 8007280:	200005c0 	.word	0x200005c0
 8007284:	200005cc 	.word	0x200005cc
 8007288:	2003c426 	.word	0x2003c426
 800728c:	2003c428 	.word	0x2003c428
 8007290:	2003c430 	.word	0x2003c430
 8007294:	2003c438 	.word	0x2003c438
 8007298:	0801832c 	.word	0x0801832c
 800729c:	08018334 	.word	0x08018334
 80072a0:	0801833c 	.word	0x0801833c
 80072a4:	08018344 	.word	0x08018344
 80072a8:	20017da0 	.word	0x20017da0

	case 1:
		led.fullColor('C');
 80072ac:	2143      	movs	r1, #67	; 0x43
 80072ae:	48a6      	ldr	r0, [pc, #664]	; (8007548 <cppLoop+0x8e8>)
 80072b0:	f7fa fe24 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80072b4:	f7f9 fef4 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80072b8:	2100      	movs	r1, #0
 80072ba:	2000      	movs	r0, #0
 80072bc:	f7f9 ff00 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 80072c0:	48a2      	ldr	r0, [pc, #648]	; (800754c <cppLoop+0x8ec>)
 80072c2:	f7f9 ff27 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80072c6:	2101      	movs	r1, #1
 80072c8:	2000      	movs	r0, #0
 80072ca:	f7f9 fef9 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 80072ce:	4ba0      	ldr	r3, [pc, #640]	; (8007550 <cppLoop+0x8f0>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7f9 f950 	bl	8000578 <__aeabi_f2d>
 80072d8:	4603      	mov	r3, r0
 80072da:	460c      	mov	r4, r1
 80072dc:	461a      	mov	r2, r3
 80072de:	4623      	mov	r3, r4
 80072e0:	489c      	ldr	r0, [pc, #624]	; (8007554 <cppLoop+0x8f4>)
 80072e2:	f7f9 ff17 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80072e6:	489c      	ldr	r0, [pc, #624]	; (8007558 <cppLoop+0x8f8>)
 80072e8:	f7fa fda4 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	bf0c      	ite	eq
 80072f2:	2301      	moveq	r3, #1
 80072f4:	2300      	movne	r3, #0
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 8589 	beq.w	8007e10 <cppLoop+0x11b0>
			HAL_Delay(500);
 80072fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007302:	f000 fec3 	bl	800808c <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 8007306:	4b92      	ldr	r3, [pc, #584]	; (8007550 <cppLoop+0x8f0>)
 8007308:	edd3 7a00 	vldr	s15, [r3]
 800730c:	eeb0 0a67 	vmov.f32	s0, s15
 8007310:	4892      	ldr	r0, [pc, #584]	; (800755c <cppLoop+0x8fc>)
 8007312:	f7fc f82a 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8007316:	f04f 32ff 	mov.w	r2, #4294967295
 800731a:	2101      	movs	r1, #1
 800731c:	488a      	ldr	r0, [pc, #552]	; (8007548 <cppLoop+0x8e8>)
 800731e:	f7fa fea9 	bl	8002074 <_ZN3LED2LREaa>

			line_trace.setMode(FIRST_RUNNING);
 8007322:	2100      	movs	r1, #0
 8007324:	488d      	ldr	r0, [pc, #564]	; (800755c <cppLoop+0x8fc>)
 8007326:	f7fc fad1 	bl	80038cc <_ZN9LineTrace7setModeEs>
			line_trace.running();
 800732a:	488c      	ldr	r0, [pc, #560]	; (800755c <cppLoop+0x8fc>)
 800732c:	f7fc f9d0 	bl	80036d0 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007330:	f04f 32ff 	mov.w	r2, #4294967295
 8007334:	2100      	movs	r1, #0
 8007336:	4884      	ldr	r0, [pc, #528]	; (8007548 <cppLoop+0x8e8>)
 8007338:	f7fa fe9c 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 800733c:	f000 bd68 	b.w	8007e10 <cppLoop+0x11b0>

	case 2:
		led.fullColor('B');
 8007340:	2142      	movs	r1, #66	; 0x42
 8007342:	4881      	ldr	r0, [pc, #516]	; (8007548 <cppLoop+0x8e8>)
 8007344:	f7fa fdda 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007348:	f7f9 feaa 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800734c:	2100      	movs	r1, #0
 800734e:	2000      	movs	r0, #0
 8007350:	f7f9 feb6 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8007354:	487d      	ldr	r0, [pc, #500]	; (800754c <cppLoop+0x8ec>)
 8007356:	f7f9 fedd 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800735a:	2101      	movs	r1, #1
 800735c:	2000      	movs	r0, #0
 800735e:	f7f9 feaf 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 8007362:	4b7b      	ldr	r3, [pc, #492]	; (8007550 <cppLoop+0x8f0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4618      	mov	r0, r3
 8007368:	f7f9 f906 	bl	8000578 <__aeabi_f2d>
 800736c:	4603      	mov	r3, r0
 800736e:	460c      	mov	r4, r1
 8007370:	461a      	mov	r2, r3
 8007372:	4623      	mov	r3, r4
 8007374:	487a      	ldr	r0, [pc, #488]	; (8007560 <cppLoop+0x900>)
 8007376:	f7f9 fecd 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 800737a:	4877      	ldr	r0, [pc, #476]	; (8007558 <cppLoop+0x8f8>)
 800737c:	f7fa fd5a 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007380:	4603      	mov	r3, r0
 8007382:	2b10      	cmp	r3, #16
 8007384:	bf0c      	ite	eq
 8007386:	2301      	moveq	r3, #1
 8007388:	2300      	movne	r3, #0
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b00      	cmp	r3, #0
 800738e:	d023      	beq.n	80073d8 <cppLoop+0x778>
			led.LR(-1, 1);
 8007390:	2201      	movs	r2, #1
 8007392:	f04f 31ff 	mov.w	r1, #4294967295
 8007396:	486c      	ldr	r0, [pc, #432]	; (8007548 <cppLoop+0x8e8>)
 8007398:	f7fa fe6c 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800739c:	2064      	movs	r0, #100	; 0x64
 800739e:	f000 fe75 	bl	800808c <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 80073a2:	4b6b      	ldr	r3, [pc, #428]	; (8007550 <cppLoop+0x8f0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7f9 f8e6 	bl	8000578 <__aeabi_f2d>
 80073ac:	a364      	add	r3, pc, #400	; (adr r3, 8007540 <cppLoop+0x8e0>)
 80073ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b2:	f7f8 ff83 	bl	80002bc <__adddf3>
 80073b6:	4603      	mov	r3, r0
 80073b8:	460c      	mov	r4, r1
 80073ba:	4618      	mov	r0, r3
 80073bc:	4621      	mov	r1, r4
 80073be:	f7f9 fc2b 	bl	8000c18 <__aeabi_d2f>
 80073c2:	4602      	mov	r2, r0
 80073c4:	4b62      	ldr	r3, [pc, #392]	; (8007550 <cppLoop+0x8f0>)
 80073c6:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80073c8:	2200      	movs	r2, #0
 80073ca:	f04f 31ff 	mov.w	r1, #4294967295
 80073ce:	485e      	ldr	r0, [pc, #376]	; (8007548 <cppLoop+0x8e8>)
 80073d0:	f7fa fe50 	bl	8002074 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 80073d4:	f000 bd1e 	b.w	8007e14 <cppLoop+0x11b4>
		else if(joy_stick.getValue() == JOY_L){
 80073d8:	485f      	ldr	r0, [pc, #380]	; (8007558 <cppLoop+0x8f8>)
 80073da:	f7fa fd2b 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	bf0c      	ite	eq
 80073e4:	2301      	moveq	r3, #1
 80073e6:	2300      	movne	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d023      	beq.n	8007436 <cppLoop+0x7d6>
			led.LR(-1, 1);
 80073ee:	2201      	movs	r2, #1
 80073f0:	f04f 31ff 	mov.w	r1, #4294967295
 80073f4:	4854      	ldr	r0, [pc, #336]	; (8007548 <cppLoop+0x8e8>)
 80073f6:	f7fa fe3d 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80073fa:	2064      	movs	r0, #100	; 0x64
 80073fc:	f000 fe46 	bl	800808c <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8007400:	4b53      	ldr	r3, [pc, #332]	; (8007550 <cppLoop+0x8f0>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4618      	mov	r0, r3
 8007406:	f7f9 f8b7 	bl	8000578 <__aeabi_f2d>
 800740a:	a34d      	add	r3, pc, #308	; (adr r3, 8007540 <cppLoop+0x8e0>)
 800740c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007410:	f7f8 ff52 	bl	80002b8 <__aeabi_dsub>
 8007414:	4603      	mov	r3, r0
 8007416:	460c      	mov	r4, r1
 8007418:	4618      	mov	r0, r3
 800741a:	4621      	mov	r1, r4
 800741c:	f7f9 fbfc 	bl	8000c18 <__aeabi_d2f>
 8007420:	4602      	mov	r2, r0
 8007422:	4b4b      	ldr	r3, [pc, #300]	; (8007550 <cppLoop+0x8f0>)
 8007424:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8007426:	2200      	movs	r2, #0
 8007428:	f04f 31ff 	mov.w	r1, #4294967295
 800742c:	4846      	ldr	r0, [pc, #280]	; (8007548 <cppLoop+0x8e8>)
 800742e:	f7fa fe21 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8007432:	f000 bcef 	b.w	8007e14 <cppLoop+0x11b4>
		else if(joy_stick.getValue() == JOY_C){
 8007436:	4848      	ldr	r0, [pc, #288]	; (8007558 <cppLoop+0x8f8>)
 8007438:	f7fa fcfc 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800743c:	4603      	mov	r3, r0
 800743e:	2b02      	cmp	r3, #2
 8007440:	bf0c      	ite	eq
 8007442:	2301      	moveq	r3, #1
 8007444:	2300      	movne	r3, #0
 8007446:	b2db      	uxtb	r3, r3
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 84e3 	beq.w	8007e14 <cppLoop+0x11b4>
			led.LR(-1, 1);
 800744e:	2201      	movs	r2, #1
 8007450:	f04f 31ff 	mov.w	r1, #4294967295
 8007454:	483c      	ldr	r0, [pc, #240]	; (8007548 <cppLoop+0x8e8>)
 8007456:	f7fa fe0d 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800745a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800745e:	f000 fe15 	bl	800808c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8007462:	2300      	movs	r3, #0
 8007464:	9300      	str	r3, [sp, #0]
 8007466:	4b3a      	ldr	r3, [pc, #232]	; (8007550 <cppLoop+0x8f0>)
 8007468:	2201      	movs	r2, #1
 800746a:	493e      	ldr	r1, [pc, #248]	; (8007564 <cppLoop+0x904>)
 800746c:	483e      	ldr	r0, [pc, #248]	; (8007568 <cppLoop+0x908>)
 800746e:	f7fa f8c9 	bl	8001604 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8007472:	4b37      	ldr	r3, [pc, #220]	; (8007550 <cppLoop+0x8f0>)
 8007474:	edd3 7a00 	vldr	s15, [r3]
 8007478:	eeb0 0a67 	vmov.f32	s0, s15
 800747c:	4837      	ldr	r0, [pc, #220]	; (800755c <cppLoop+0x8fc>)
 800747e:	f7fb ff74 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 8007482:	2200      	movs	r2, #0
 8007484:	f04f 31ff 	mov.w	r1, #4294967295
 8007488:	482f      	ldr	r0, [pc, #188]	; (8007548 <cppLoop+0x8e8>)
 800748a:	f7fa fdf3 	bl	8002074 <_ZN3LED2LREaa>
		break;
 800748e:	f000 bcc1 	b.w	8007e14 <cppLoop+0x11b4>

	case 3:
		led.fullColor('Y');
 8007492:	2159      	movs	r1, #89	; 0x59
 8007494:	482c      	ldr	r0, [pc, #176]	; (8007548 <cppLoop+0x8e8>)
 8007496:	f7fa fd31 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 800749a:	f7f9 fe01 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800749e:	2100      	movs	r1, #0
 80074a0:	2000      	movs	r0, #0
 80074a2:	f7f9 fe0d 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 80074a6:	4831      	ldr	r0, [pc, #196]	; (800756c <cppLoop+0x90c>)
 80074a8:	f7f9 fe34 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80074ac:	2101      	movs	r1, #1
 80074ae:	2000      	movs	r0, #0
 80074b0:	f7f9 fe06 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 80074b4:	4b2e      	ldr	r3, [pc, #184]	; (8007570 <cppLoop+0x910>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7f9 f85d 	bl	8000578 <__aeabi_f2d>
 80074be:	4603      	mov	r3, r0
 80074c0:	460c      	mov	r4, r1
 80074c2:	461a      	mov	r2, r3
 80074c4:	4623      	mov	r3, r4
 80074c6:	4823      	ldr	r0, [pc, #140]	; (8007554 <cppLoop+0x8f4>)
 80074c8:	f7f9 fe24 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80074cc:	4822      	ldr	r0, [pc, #136]	; (8007558 <cppLoop+0x8f8>)
 80074ce:	f7fa fcb1 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	bf0c      	ite	eq
 80074d8:	2301      	moveq	r3, #1
 80074da:	2300      	movne	r3, #0
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f000 849a 	beq.w	8007e18 <cppLoop+0x11b8>
			HAL_Delay(500);
 80074e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074e8:	f000 fdd0 	bl	800808c <HAL_Delay>

			led.LR(1, -1);
 80074ec:	f04f 32ff 	mov.w	r2, #4294967295
 80074f0:	2101      	movs	r1, #1
 80074f2:	4815      	ldr	r0, [pc, #84]	; (8007548 <cppLoop+0x8e8>)
 80074f4:	f7fa fdbe 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 80074f8:	2101      	movs	r1, #1
 80074fa:	4818      	ldr	r0, [pc, #96]	; (800755c <cppLoop+0x8fc>)
 80074fc:	f7fc f9e6 	bl	80038cc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity);
 8007500:	4b1b      	ldr	r3, [pc, #108]	; (8007570 <cppLoop+0x910>)
 8007502:	edd3 7a00 	vldr	s15, [r3]
 8007506:	eeb0 0a67 	vmov.f32	s0, s15
 800750a:	4814      	ldr	r0, [pc, #80]	; (800755c <cppLoop+0x8fc>)
 800750c:	f7fb ff2d 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8007510:	4b17      	ldr	r3, [pc, #92]	; (8007570 <cppLoop+0x910>)
 8007512:	edd3 7a00 	vldr	s15, [r3]
 8007516:	eeb0 0a67 	vmov.f32	s0, s15
 800751a:	4810      	ldr	r0, [pc, #64]	; (800755c <cppLoop+0x8fc>)
 800751c:	f7fb ff34 	bl	8003388 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabele();
 8007520:	480e      	ldr	r0, [pc, #56]	; (800755c <cppLoop+0x8fc>)
 8007522:	f7fb fc51 	bl	8002dc8 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 8007526:	480d      	ldr	r0, [pc, #52]	; (800755c <cppLoop+0x8fc>)
 8007528:	f7fc f8d2 	bl	80036d0 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 800752c:	f04f 32ff 	mov.w	r2, #4294967295
 8007530:	2100      	movs	r1, #0
 8007532:	4805      	ldr	r0, [pc, #20]	; (8007548 <cppLoop+0x8e8>)
 8007534:	f7fa fd9e 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 8007538:	f000 bc6e 	b.w	8007e18 <cppLoop+0x11b8>
 800753c:	f3af 8000 	nop.w
 8007540:	9999999a 	.word	0x9999999a
 8007544:	3fb99999 	.word	0x3fb99999
 8007548:	200005cc 	.word	0x200005cc
 800754c:	0801834c 	.word	0x0801834c
 8007550:	2003c440 	.word	0x2003c440
 8007554:	08018358 	.word	0x08018358
 8007558:	200005c0 	.word	0x200005c0
 800755c:	20017da0 	.word	0x20017da0
 8007560:	08018364 	.word	0x08018364
 8007564:	08018370 	.word	0x08018370
 8007568:	08018334 	.word	0x08018334
 800756c:	0801837c 	.word	0x0801837c
 8007570:	2003c448 	.word	0x2003c448

	case 4:
		led.fullColor('G');
 8007574:	2147      	movs	r1, #71	; 0x47
 8007576:	48be      	ldr	r0, [pc, #760]	; (8007870 <cppLoop+0xc10>)
 8007578:	f7fa fcc0 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 800757c:	f7f9 fd90 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007580:	2100      	movs	r1, #0
 8007582:	2000      	movs	r0, #0
 8007584:	f7f9 fd9c 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 8007588:	48ba      	ldr	r0, [pc, #744]	; (8007874 <cppLoop+0xc14>)
 800758a:	f7f9 fdc3 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800758e:	2101      	movs	r1, #1
 8007590:	2000      	movs	r0, #0
 8007592:	f7f9 fd95 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity());
 8007596:	48b8      	ldr	r0, [pc, #736]	; (8007878 <cppLoop+0xc18>)
 8007598:	f7fb ff24 	bl	80033e4 <_ZN9LineTrace14getMaxVelocityEv>
 800759c:	ee10 3a10 	vmov	r3, s0
 80075a0:	4618      	mov	r0, r3
 80075a2:	f7f8 ffe9 	bl	8000578 <__aeabi_f2d>
 80075a6:	4603      	mov	r3, r0
 80075a8:	460c      	mov	r4, r1
 80075aa:	461a      	mov	r2, r3
 80075ac:	4623      	mov	r3, r4
 80075ae:	48b3      	ldr	r0, [pc, #716]	; (800787c <cppLoop+0xc1c>)
 80075b0:	f7f9 fdb0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 80075b4:	48b2      	ldr	r0, [pc, #712]	; (8007880 <cppLoop+0xc20>)
 80075b6:	f7fa fc3d 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b10      	cmp	r3, #16
 80075be:	bf0c      	ite	eq
 80075c0:	2301      	moveq	r3, #1
 80075c2:	2300      	movne	r3, #0
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d023      	beq.n	8007612 <cppLoop+0x9b2>
			led.LR(-1, 1);
 80075ca:	2201      	movs	r2, #1
 80075cc:	f04f 31ff 	mov.w	r1, #4294967295
 80075d0:	48a7      	ldr	r0, [pc, #668]	; (8007870 <cppLoop+0xc10>)
 80075d2:	f7fa fd4f 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80075d6:	2064      	movs	r0, #100	; 0x64
 80075d8:	f000 fd58 	bl	800808c <HAL_Delay>

			adj_max_velocity = adj_max_velocity + 0.1;
 80075dc:	4ba9      	ldr	r3, [pc, #676]	; (8007884 <cppLoop+0xc24>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7f8 ffc9 	bl	8000578 <__aeabi_f2d>
 80075e6:	a3a0      	add	r3, pc, #640	; (adr r3, 8007868 <cppLoop+0xc08>)
 80075e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ec:	f7f8 fe66 	bl	80002bc <__adddf3>
 80075f0:	4603      	mov	r3, r0
 80075f2:	460c      	mov	r4, r1
 80075f4:	4618      	mov	r0, r3
 80075f6:	4621      	mov	r1, r4
 80075f8:	f7f9 fb0e 	bl	8000c18 <__aeabi_d2f>
 80075fc:	4602      	mov	r2, r0
 80075fe:	4ba1      	ldr	r3, [pc, #644]	; (8007884 <cppLoop+0xc24>)
 8007600:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8007602:	2200      	movs	r2, #0
 8007604:	f04f 31ff 	mov.w	r1, #4294967295
 8007608:	4899      	ldr	r0, [pc, #612]	; (8007870 <cppLoop+0xc10>)
 800760a:	f7fa fd33 	bl	8002074 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
			line_trace.setMaxVelocity(adj_max_velocity);

			led.LR(-1, 0);
		}
		break;
 800760e:	f000 bc05 	b.w	8007e1c <cppLoop+0x11bc>
		else if(joy_stick.getValue() == JOY_L){
 8007612:	489b      	ldr	r0, [pc, #620]	; (8007880 <cppLoop+0xc20>)
 8007614:	f7fa fc0e 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007618:	4603      	mov	r3, r0
 800761a:	2b01      	cmp	r3, #1
 800761c:	bf0c      	ite	eq
 800761e:	2301      	moveq	r3, #1
 8007620:	2300      	movne	r3, #0
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d022      	beq.n	800766e <cppLoop+0xa0e>
			led.LR(-1, 1);
 8007628:	2201      	movs	r2, #1
 800762a:	f04f 31ff 	mov.w	r1, #4294967295
 800762e:	4890      	ldr	r0, [pc, #576]	; (8007870 <cppLoop+0xc10>)
 8007630:	f7fa fd20 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007634:	2064      	movs	r0, #100	; 0x64
 8007636:	f000 fd29 	bl	800808c <HAL_Delay>
			adj_max_velocity = adj_max_velocity - 0.1;
 800763a:	4b92      	ldr	r3, [pc, #584]	; (8007884 <cppLoop+0xc24>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4618      	mov	r0, r3
 8007640:	f7f8 ff9a 	bl	8000578 <__aeabi_f2d>
 8007644:	a388      	add	r3, pc, #544	; (adr r3, 8007868 <cppLoop+0xc08>)
 8007646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764a:	f7f8 fe35 	bl	80002b8 <__aeabi_dsub>
 800764e:	4603      	mov	r3, r0
 8007650:	460c      	mov	r4, r1
 8007652:	4618      	mov	r0, r3
 8007654:	4621      	mov	r1, r4
 8007656:	f7f9 fadf 	bl	8000c18 <__aeabi_d2f>
 800765a:	4602      	mov	r2, r0
 800765c:	4b89      	ldr	r3, [pc, #548]	; (8007884 <cppLoop+0xc24>)
 800765e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8007660:	2200      	movs	r2, #0
 8007662:	f04f 31ff 	mov.w	r1, #4294967295
 8007666:	4882      	ldr	r0, [pc, #520]	; (8007870 <cppLoop+0xc10>)
 8007668:	f7fa fd04 	bl	8002074 <_ZN3LED2LREaa>
		break;
 800766c:	e3d6      	b.n	8007e1c <cppLoop+0x11bc>
		else if(joy_stick.getValue() == JOY_C){
 800766e:	4884      	ldr	r0, [pc, #528]	; (8007880 <cppLoop+0xc20>)
 8007670:	f7fa fbe0 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007674:	4603      	mov	r3, r0
 8007676:	2b02      	cmp	r3, #2
 8007678:	bf0c      	ite	eq
 800767a:	2301      	moveq	r3, #1
 800767c:	2300      	movne	r3, #0
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 83cb 	beq.w	8007e1c <cppLoop+0x11bc>
			led.LR(-1, 1);
 8007686:	2201      	movs	r2, #1
 8007688:	f04f 31ff 	mov.w	r1, #4294967295
 800768c:	4878      	ldr	r0, [pc, #480]	; (8007870 <cppLoop+0xc10>)
 800768e:	f7fa fcf1 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007692:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007696:	f000 fcf9 	bl	800808c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 800769a:	2300      	movs	r3, #0
 800769c:	9300      	str	r3, [sp, #0]
 800769e:	4b79      	ldr	r3, [pc, #484]	; (8007884 <cppLoop+0xc24>)
 80076a0:	2201      	movs	r2, #1
 80076a2:	4979      	ldr	r1, [pc, #484]	; (8007888 <cppLoop+0xc28>)
 80076a4:	4879      	ldr	r0, [pc, #484]	; (800788c <cppLoop+0xc2c>)
 80076a6:	f7f9 ffad 	bl	8001604 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 80076aa:	4b76      	ldr	r3, [pc, #472]	; (8007884 <cppLoop+0xc24>)
 80076ac:	edd3 7a00 	vldr	s15, [r3]
 80076b0:	eeb0 0a67 	vmov.f32	s0, s15
 80076b4:	4870      	ldr	r0, [pc, #448]	; (8007878 <cppLoop+0xc18>)
 80076b6:	f7fb fe67 	bl	8003388 <_ZN9LineTrace14setMaxVelocityEf>
			led.LR(-1, 0);
 80076ba:	2200      	movs	r2, #0
 80076bc:	f04f 31ff 	mov.w	r1, #4294967295
 80076c0:	486b      	ldr	r0, [pc, #428]	; (8007870 <cppLoop+0xc10>)
 80076c2:	f7fa fcd7 	bl	8002074 <_ZN3LED2LREaa>
		break;
 80076c6:	e3a9      	b.n	8007e1c <cppLoop+0x11bc>

	case 5:
		led.fullColor('M');
 80076c8:	214d      	movs	r1, #77	; 0x4d
 80076ca:	4869      	ldr	r0, [pc, #420]	; (8007870 <cppLoop+0xc10>)
 80076cc:	f7fa fc16 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80076d0:	f7f9 fce6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80076d4:	2100      	movs	r1, #0
 80076d6:	2000      	movs	r0, #0
 80076d8:	f7f9 fcf2 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 80076dc:	486c      	ldr	r0, [pc, #432]	; (8007890 <cppLoop+0xc30>)
 80076de:	f7f9 fd19 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80076e2:	2101      	movs	r1, #1
 80076e4:	2000      	movs	r0, #0
 80076e6:	f7f9 fceb 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 80076ea:	4b6a      	ldr	r3, [pc, #424]	; (8007894 <cppLoop+0xc34>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7f8 ff42 	bl	8000578 <__aeabi_f2d>
 80076f4:	4603      	mov	r3, r0
 80076f6:	460c      	mov	r4, r1
 80076f8:	461a      	mov	r2, r3
 80076fa:	4623      	mov	r3, r4
 80076fc:	4866      	ldr	r0, [pc, #408]	; (8007898 <cppLoop+0xc38>)
 80076fe:	f7f9 fd09 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007702:	485f      	ldr	r0, [pc, #380]	; (8007880 <cppLoop+0xc20>)
 8007704:	f7fa fb96 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007708:	4603      	mov	r3, r0
 800770a:	2b02      	cmp	r3, #2
 800770c:	bf0c      	ite	eq
 800770e:	2301      	moveq	r3, #1
 8007710:	2300      	movne	r3, #0
 8007712:	b2db      	uxtb	r3, r3
 8007714:	2b00      	cmp	r3, #0
 8007716:	f000 8383 	beq.w	8007e20 <cppLoop+0x11c0>
			HAL_Delay(500);
 800771a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800771e:	f000 fcb5 	bl	800808c <HAL_Delay>

			led.LR(1, -1);
 8007722:	f04f 32ff 	mov.w	r2, #4294967295
 8007726:	2101      	movs	r1, #1
 8007728:	4851      	ldr	r0, [pc, #324]	; (8007870 <cppLoop+0xc10>)
 800772a:	f7fa fca3 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 800772e:	2102      	movs	r1, #2
 8007730:	4851      	ldr	r0, [pc, #324]	; (8007878 <cppLoop+0xc18>)
 8007732:	f7fc f8cb 	bl	80038cc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 8007736:	4b57      	ldr	r3, [pc, #348]	; (8007894 <cppLoop+0xc34>)
 8007738:	edd3 7a00 	vldr	s15, [r3]
 800773c:	eeb0 0a67 	vmov.f32	s0, s15
 8007740:	484d      	ldr	r0, [pc, #308]	; (8007878 <cppLoop+0xc18>)
 8007742:	f7fb fe12 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8007746:	4b53      	ldr	r3, [pc, #332]	; (8007894 <cppLoop+0xc34>)
 8007748:	edd3 7a00 	vldr	s15, [r3]
 800774c:	eeb0 0a67 	vmov.f32	s0, s15
 8007750:	4849      	ldr	r0, [pc, #292]	; (8007878 <cppLoop+0xc18>)
 8007752:	f7fb fe28 	bl	80033a6 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.createVelocityTabele();
 8007756:	4848      	ldr	r0, [pc, #288]	; (8007878 <cppLoop+0xc18>)
 8007758:	f7fb fb36 	bl	8002dc8 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 800775c:	4846      	ldr	r0, [pc, #280]	; (8007878 <cppLoop+0xc18>)
 800775e:	f7fb ffb7 	bl	80036d0 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007762:	f04f 32ff 	mov.w	r2, #4294967295
 8007766:	2100      	movs	r1, #0
 8007768:	4841      	ldr	r0, [pc, #260]	; (8007870 <cppLoop+0xc10>)
 800776a:	f7fa fc83 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 800776e:	e357      	b.n	8007e20 <cppLoop+0x11c0>

	case 6:
		led.fullColor('R');
 8007770:	2152      	movs	r1, #82	; 0x52
 8007772:	483f      	ldr	r0, [pc, #252]	; (8007870 <cppLoop+0xc10>)
 8007774:	f7fa fbc2 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007778:	f7f9 fc92 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800777c:	2100      	movs	r1, #0
 800777e:	2000      	movs	r0, #0
 8007780:	f7f9 fc9e 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 8007784:	4842      	ldr	r0, [pc, #264]	; (8007890 <cppLoop+0xc30>)
 8007786:	f7f9 fcc5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800778a:	2101      	movs	r1, #1
 800778c:	2000      	movs	r0, #0
 800778e:	f7f9 fc97 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity2());
 8007792:	4839      	ldr	r0, [pc, #228]	; (8007878 <cppLoop+0xc18>)
 8007794:	f7fb fe35 	bl	8003402 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007798:	ee10 3a10 	vmov	r3, s0
 800779c:	4618      	mov	r0, r3
 800779e:	f7f8 feeb 	bl	8000578 <__aeabi_f2d>
 80077a2:	4603      	mov	r3, r0
 80077a4:	460c      	mov	r4, r1
 80077a6:	461a      	mov	r2, r3
 80077a8:	4623      	mov	r3, r4
 80077aa:	4834      	ldr	r0, [pc, #208]	; (800787c <cppLoop+0xc1c>)
 80077ac:	f7f9 fcb2 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 80077b0:	4833      	ldr	r0, [pc, #204]	; (8007880 <cppLoop+0xc20>)
 80077b2:	f7fa fb3f 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b10      	cmp	r3, #16
 80077ba:	bf0c      	ite	eq
 80077bc:	2301      	moveq	r3, #1
 80077be:	2300      	movne	r3, #0
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d022      	beq.n	800780c <cppLoop+0xbac>
			led.LR(-1, 1);
 80077c6:	2201      	movs	r2, #1
 80077c8:	f04f 31ff 	mov.w	r1, #4294967295
 80077cc:	4828      	ldr	r0, [pc, #160]	; (8007870 <cppLoop+0xc10>)
 80077ce:	f7fa fc51 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80077d2:	2064      	movs	r0, #100	; 0x64
 80077d4:	f000 fc5a 	bl	800808c <HAL_Delay>

			adj_max_velocity2 = adj_max_velocity2 + 0.1;
 80077d8:	4b2e      	ldr	r3, [pc, #184]	; (8007894 <cppLoop+0xc34>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4618      	mov	r0, r3
 80077de:	f7f8 fecb 	bl	8000578 <__aeabi_f2d>
 80077e2:	a321      	add	r3, pc, #132	; (adr r3, 8007868 <cppLoop+0xc08>)
 80077e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e8:	f7f8 fd68 	bl	80002bc <__adddf3>
 80077ec:	4603      	mov	r3, r0
 80077ee:	460c      	mov	r4, r1
 80077f0:	4618      	mov	r0, r3
 80077f2:	4621      	mov	r1, r4
 80077f4:	f7f9 fa10 	bl	8000c18 <__aeabi_d2f>
 80077f8:	4602      	mov	r2, r0
 80077fa:	4b26      	ldr	r3, [pc, #152]	; (8007894 <cppLoop+0xc34>)
 80077fc:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80077fe:	2200      	movs	r2, #0
 8007800:	f04f 31ff 	mov.w	r1, #4294967295
 8007804:	481a      	ldr	r0, [pc, #104]	; (8007870 <cppLoop+0xc10>)
 8007806:	f7fa fc35 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMaxVelocity2(adj_max_velocity2);

			led.LR(-1, 0);
		}

		break;
 800780a:	e30b      	b.n	8007e24 <cppLoop+0x11c4>
		else if(joy_stick.getValue() == JOY_L){
 800780c:	481c      	ldr	r0, [pc, #112]	; (8007880 <cppLoop+0xc20>)
 800780e:	f7fa fb11 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007812:	4603      	mov	r3, r0
 8007814:	2b01      	cmp	r3, #1
 8007816:	bf0c      	ite	eq
 8007818:	2301      	moveq	r3, #1
 800781a:	2300      	movne	r3, #0
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d03c      	beq.n	800789c <cppLoop+0xc3c>
			led.LR(-1, 1);
 8007822:	2201      	movs	r2, #1
 8007824:	f04f 31ff 	mov.w	r1, #4294967295
 8007828:	4811      	ldr	r0, [pc, #68]	; (8007870 <cppLoop+0xc10>)
 800782a:	f7fa fc23 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800782e:	2064      	movs	r0, #100	; 0x64
 8007830:	f000 fc2c 	bl	800808c <HAL_Delay>
			adj_max_velocity2 = adj_max_velocity2 - 0.1;
 8007834:	4b17      	ldr	r3, [pc, #92]	; (8007894 <cppLoop+0xc34>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4618      	mov	r0, r3
 800783a:	f7f8 fe9d 	bl	8000578 <__aeabi_f2d>
 800783e:	a30a      	add	r3, pc, #40	; (adr r3, 8007868 <cppLoop+0xc08>)
 8007840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007844:	f7f8 fd38 	bl	80002b8 <__aeabi_dsub>
 8007848:	4603      	mov	r3, r0
 800784a:	460c      	mov	r4, r1
 800784c:	4618      	mov	r0, r3
 800784e:	4621      	mov	r1, r4
 8007850:	f7f9 f9e2 	bl	8000c18 <__aeabi_d2f>
 8007854:	4602      	mov	r2, r0
 8007856:	4b0f      	ldr	r3, [pc, #60]	; (8007894 <cppLoop+0xc34>)
 8007858:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800785a:	2200      	movs	r2, #0
 800785c:	f04f 31ff 	mov.w	r1, #4294967295
 8007860:	4803      	ldr	r0, [pc, #12]	; (8007870 <cppLoop+0xc10>)
 8007862:	f7fa fc07 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8007866:	e2dd      	b.n	8007e24 <cppLoop+0x11c4>
 8007868:	9999999a 	.word	0x9999999a
 800786c:	3fb99999 	.word	0x3fb99999
 8007870:	200005cc 	.word	0x200005cc
 8007874:	0801837c 	.word	0x0801837c
 8007878:	20017da0 	.word	0x20017da0
 800787c:	08018364 	.word	0x08018364
 8007880:	200005c0 	.word	0x200005c0
 8007884:	2003c448 	.word	0x2003c448
 8007888:	08018388 	.word	0x08018388
 800788c:	08018334 	.word	0x08018334
 8007890:	08018394 	.word	0x08018394
 8007894:	2003c450 	.word	0x2003c450
 8007898:	08018358 	.word	0x08018358
		else if(joy_stick.getValue() == JOY_C){
 800789c:	48ca      	ldr	r0, [pc, #808]	; (8007bc8 <cppLoop+0xf68>)
 800789e:	f7fa fac9 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	bf0c      	ite	eq
 80078a8:	2301      	moveq	r3, #1
 80078aa:	2300      	movne	r3, #0
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f000 82b8 	beq.w	8007e24 <cppLoop+0x11c4>
			led.LR(-1, 1);
 80078b4:	2201      	movs	r2, #1
 80078b6:	f04f 31ff 	mov.w	r1, #4294967295
 80078ba:	48c4      	ldr	r0, [pc, #784]	; (8007bcc <cppLoop+0xf6c>)
 80078bc:	f7fa fbda 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80078c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80078c4:	f000 fbe2 	bl	800808c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 80078c8:	2300      	movs	r3, #0
 80078ca:	9300      	str	r3, [sp, #0]
 80078cc:	4bc0      	ldr	r3, [pc, #768]	; (8007bd0 <cppLoop+0xf70>)
 80078ce:	2201      	movs	r2, #1
 80078d0:	49c0      	ldr	r1, [pc, #768]	; (8007bd4 <cppLoop+0xf74>)
 80078d2:	48c1      	ldr	r0, [pc, #772]	; (8007bd8 <cppLoop+0xf78>)
 80078d4:	f7f9 fe96 	bl	8001604 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80078d8:	4bbd      	ldr	r3, [pc, #756]	; (8007bd0 <cppLoop+0xf70>)
 80078da:	edd3 7a00 	vldr	s15, [r3]
 80078de:	eeb0 0a67 	vmov.f32	s0, s15
 80078e2:	48be      	ldr	r0, [pc, #760]	; (8007bdc <cppLoop+0xf7c>)
 80078e4:	f7fb fd5f 	bl	80033a6 <_ZN9LineTrace15setMaxVelocity2Ef>
			led.LR(-1, 0);
 80078e8:	2200      	movs	r2, #0
 80078ea:	f04f 31ff 	mov.w	r1, #4294967295
 80078ee:	48b7      	ldr	r0, [pc, #732]	; (8007bcc <cppLoop+0xf6c>)
 80078f0:	f7fa fbc0 	bl	8002074 <_ZN3LED2LREaa>
		break;
 80078f4:	e296      	b.n	8007e24 <cppLoop+0x11c4>

	case 7:
		led.fullColor('~');
 80078f6:	217e      	movs	r1, #126	; 0x7e
 80078f8:	48b4      	ldr	r0, [pc, #720]	; (8007bcc <cppLoop+0xf6c>)
 80078fa:	f7fa faff 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80078fe:	f7f9 fbcf 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007902:	2100      	movs	r1, #0
 8007904:	2000      	movs	r0, #0
 8007906:	f7f9 fbdb 	bl	80010c0 <lcd_locate>
		lcd_printf("07      ");
 800790a:	48b5      	ldr	r0, [pc, #724]	; (8007be0 <cppLoop+0xf80>)
 800790c:	f7f9 fc02 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007910:	2101      	movs	r1, #1
 8007912:	2000      	movs	r0, #0
 8007914:	f7f9 fbd4 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007918:	48b2      	ldr	r0, [pc, #712]	; (8007be4 <cppLoop+0xf84>)
 800791a:	f7f9 fbfb 	bl	8001114 <lcd_printf>
		break;
 800791e:	e290      	b.n	8007e42 <cppLoop+0x11e2>

	case 8:
		led.fullColor('~');
 8007920:	217e      	movs	r1, #126	; 0x7e
 8007922:	48aa      	ldr	r0, [pc, #680]	; (8007bcc <cppLoop+0xf6c>)
 8007924:	f7fa faea 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007928:	f7f9 fbba 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800792c:	2100      	movs	r1, #0
 800792e:	2000      	movs	r0, #0
 8007930:	f7f9 fbc6 	bl	80010c0 <lcd_locate>
		lcd_printf("08      ");
 8007934:	48ac      	ldr	r0, [pc, #688]	; (8007be8 <cppLoop+0xf88>)
 8007936:	f7f9 fbed 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800793a:	2101      	movs	r1, #1
 800793c:	2000      	movs	r0, #0
 800793e:	f7f9 fbbf 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007942:	48a8      	ldr	r0, [pc, #672]	; (8007be4 <cppLoop+0xf84>)
 8007944:	f7f9 fbe6 	bl	8001114 <lcd_printf>

		break;
 8007948:	e27b      	b.n	8007e42 <cppLoop+0x11e2>

	case 9:
		led.fullColor('~');
 800794a:	217e      	movs	r1, #126	; 0x7e
 800794c:	489f      	ldr	r0, [pc, #636]	; (8007bcc <cppLoop+0xf6c>)
 800794e:	f7fa fad5 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007952:	f7f9 fba5 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007956:	2100      	movs	r1, #0
 8007958:	2000      	movs	r0, #0
 800795a:	f7f9 fbb1 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 800795e:	48a3      	ldr	r0, [pc, #652]	; (8007bec <cppLoop+0xf8c>)
 8007960:	f7f9 fbd8 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007964:	2101      	movs	r1, #1
 8007966:	2000      	movs	r0, #0
 8007968:	f7f9 fbaa 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 800796c:	48a0      	ldr	r0, [pc, #640]	; (8007bf0 <cppLoop+0xf90>)
 800796e:	f7f9 fbd1 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007972:	4895      	ldr	r0, [pc, #596]	; (8007bc8 <cppLoop+0xf68>)
 8007974:	f7fa fa5e 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007978:	4603      	mov	r3, r0
 800797a:	2b02      	cmp	r3, #2
 800797c:	bf0c      	ite	eq
 800797e:	2301      	moveq	r3, #1
 8007980:	2300      	movne	r3, #0
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 824f 	beq.w	8007e28 <cppLoop+0x11c8>
			led.LR(-1, 1);
 800798a:	2201      	movs	r2, #1
 800798c:	f04f 31ff 	mov.w	r1, #4294967295
 8007990:	488e      	ldr	r0, [pc, #568]	; (8007bcc <cppLoop+0xf6c>)
 8007992:	f7fa fb6f 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8007996:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800799a:	f000 fb77 	bl	800808c <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 800799e:	ed9f 0a95 	vldr	s0, [pc, #596]	; 8007bf4 <cppLoop+0xf94>
 80079a2:	488e      	ldr	r0, [pc, #568]	; (8007bdc <cppLoop+0xf7c>)
 80079a4:	f7fb fcd2 	bl	800334c <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 80079a8:	488c      	ldr	r0, [pc, #560]	; (8007bdc <cppLoop+0xf7c>)
 80079aa:	f7fb fe03 	bl	80035b4 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 80079ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80079b2:	f000 fb6b 	bl	800808c <HAL_Delay>

			led.fullColor('R');
 80079b6:	2152      	movs	r1, #82	; 0x52
 80079b8:	4884      	ldr	r0, [pc, #528]	; (8007bcc <cppLoop+0xf6c>)
 80079ba:	f7fa fa9f 	bl	8001efc <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 80079be:	488e      	ldr	r0, [pc, #568]	; (8007bf8 <cppLoop+0xf98>)
 80079c0:	f7f9 fd72 	bl	80014a8 <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 80079c4:	f242 7010 	movw	r0, #10000	; 0x2710
 80079c8:	f000 fb60 	bl	800808c <HAL_Delay>

			line_trace.stop();
 80079cc:	4883      	ldr	r0, [pc, #524]	; (8007bdc <cppLoop+0xf7c>)
 80079ce:	f7fb fe17 	bl	8003600 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 80079d2:	498a      	ldr	r1, [pc, #552]	; (8007bfc <cppLoop+0xf9c>)
 80079d4:	488a      	ldr	r0, [pc, #552]	; (8007c00 <cppLoop+0xfa0>)
 80079d6:	f7f9 fda0 	bl	800151a <user_fopen>
			float d = encoder.getDistance();
 80079da:	4887      	ldr	r0, [pc, #540]	; (8007bf8 <cppLoop+0xf98>)
 80079dc:	f7f9 fd28 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 80079e0:	eef0 7a40 	vmov.f32	s15, s0
 80079e4:	edc7 7a00 	vstr	s15, [r7]
			sd_write_float(1, &d, ADD_WRITE);
 80079e8:	463b      	mov	r3, r7
 80079ea:	2201      	movs	r2, #1
 80079ec:	4619      	mov	r1, r3
 80079ee:	2001      	movs	r0, #1
 80079f0:	f7f9 fdb6 	bl	8001560 <sd_write_float>
			user_fclose();
 80079f4:	f7f9 fda4 	bl	8001540 <user_fclose>

			led.LR(-1, 0);
 80079f8:	2200      	movs	r2, #0
 80079fa:	f04f 31ff 	mov.w	r1, #4294967295
 80079fe:	4873      	ldr	r0, [pc, #460]	; (8007bcc <cppLoop+0xf6c>)
 8007a00:	f7fa fb38 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007a04:	e210      	b.n	8007e28 <cppLoop+0x11c8>

	case 10:
		led.fullColor('~');
 8007a06:	217e      	movs	r1, #126	; 0x7e
 8007a08:	4870      	ldr	r0, [pc, #448]	; (8007bcc <cppLoop+0xf6c>)
 8007a0a:	f7fa fa77 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007a0e:	f7f9 fb47 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007a12:	2100      	movs	r1, #0
 8007a14:	2000      	movs	r0, #0
 8007a16:	f7f9 fb53 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 8007a1a:	487a      	ldr	r0, [pc, #488]	; (8007c04 <cppLoop+0xfa4>)
 8007a1c:	f7f9 fb7a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007a20:	2101      	movs	r1, #1
 8007a22:	2000      	movs	r0, #0
 8007a24:	f7f9 fb4c 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 8007a28:	4877      	ldr	r0, [pc, #476]	; (8007c08 <cppLoop+0xfa8>)
 8007a2a:	f7f9 fb73 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 8007a2e:	4866      	ldr	r0, [pc, #408]	; (8007bc8 <cppLoop+0xf68>)
 8007a30:	f7fa fa00 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	bf0c      	ite	eq
 8007a3a:	2301      	moveq	r3, #1
 8007a3c:	2300      	movne	r3, #0
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 81f3 	beq.w	8007e2c <cppLoop+0x11cc>
			HAL_Delay(500);
 8007a46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007a4a:	f000 fb1f 	bl	800808c <HAL_Delay>
			led.LR(-1, 1);
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f04f 31ff 	mov.w	r1, #4294967295
 8007a54:	485d      	ldr	r0, [pc, #372]	; (8007bcc <cppLoop+0xf6c>)
 8007a56:	f7fa fb0d 	bl	8002074 <_ZN3LED2LREaa>

			line_trace.setMode(SECOND_RUNNING);
 8007a5a:	2101      	movs	r1, #1
 8007a5c:	485f      	ldr	r0, [pc, #380]	; (8007bdc <cppLoop+0xf7c>)
 8007a5e:	f7fb ff35 	bl	80038cc <_ZN9LineTrace7setModeEs>
			line_trace.createVelocityTabeleFromSD();
 8007a62:	485e      	ldr	r0, [pc, #376]	; (8007bdc <cppLoop+0xf7c>)
 8007a64:	f7fb fa2e 	bl	8002ec4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f04f 31ff 	mov.w	r1, #4294967295
 8007a6e:	4857      	ldr	r0, [pc, #348]	; (8007bcc <cppLoop+0xf6c>)
 8007a70:	f7fa fb00 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 8007a74:	e1da      	b.n	8007e2c <cppLoop+0x11cc>

	case 11:
		led.fullColor('~');
 8007a76:	217e      	movs	r1, #126	; 0x7e
 8007a78:	4854      	ldr	r0, [pc, #336]	; (8007bcc <cppLoop+0xf6c>)
 8007a7a:	f7fa fa3f 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007a7e:	f7f9 fb0f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007a82:	2100      	movs	r1, #0
 8007a84:	2000      	movs	r0, #0
 8007a86:	f7f9 fb1b 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 8007a8a:	4860      	ldr	r0, [pc, #384]	; (8007c0c <cppLoop+0xfac>)
 8007a8c:	f7f9 fb42 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007a90:	2101      	movs	r1, #1
 8007a92:	2000      	movs	r0, #0
 8007a94:	f7f9 fb14 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8007a98:	485d      	ldr	r0, [pc, #372]	; (8007c10 <cppLoop+0xfb0>)
 8007a9a:	f7f9 fb3b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007a9e:	484a      	ldr	r0, [pc, #296]	; (8007bc8 <cppLoop+0xf68>)
 8007aa0:	f7fa f9c8 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b02      	cmp	r3, #2
 8007aa8:	bf0c      	ite	eq
 8007aaa:	2301      	moveq	r3, #1
 8007aac:	2300      	movne	r3, #0
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f000 81bd 	beq.w	8007e30 <cppLoop+0x11d0>
			HAL_Delay(1500);
 8007ab6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007aba:	f000 fae7 	bl	800808c <HAL_Delay>
			led.LR(-1, 1);
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8007ac4:	4841      	ldr	r0, [pc, #260]	; (8007bcc <cppLoop+0xf6c>)
 8007ac6:	f7fa fad5 	bl	8002074 <_ZN3LED2LREaa>

			logger.start();
 8007aca:	4852      	ldr	r0, [pc, #328]	; (8007c14 <cppLoop+0xfb4>)
 8007acc:	f7fc fa5b 	bl	8003f86 <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8007ad0:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8007bb0 <cppLoop+0xf50>
 8007ad4:	ed9f 0b38 	vldr	d0, [pc, #224]	; 8007bb8 <cppLoop+0xf58>
 8007ad8:	484f      	ldr	r0, [pc, #316]	; (8007c18 <cppLoop+0xfb8>)
 8007ada:	f7fc fae9 	bl	80040b0 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8007ade:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007ae2:	f000 fad3 	bl	800808c <HAL_Delay>

			logger.stop();
 8007ae6:	484b      	ldr	r0, [pc, #300]	; (8007c14 <cppLoop+0xfb4>)
 8007ae8:	f7fc fa5e 	bl	8003fa8 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8007aec:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8007bc0 <cppLoop+0xf60>
 8007af0:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8007bc0 <cppLoop+0xf60>
 8007af4:	4848      	ldr	r0, [pc, #288]	; (8007c18 <cppLoop+0xfb8>)
 8007af6:	f7fc fadb 	bl	80040b0 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8007afa:	4a48      	ldr	r2, [pc, #288]	; (8007c1c <cppLoop+0xfbc>)
 8007afc:	4948      	ldr	r1, [pc, #288]	; (8007c20 <cppLoop+0xfc0>)
 8007afe:	4845      	ldr	r0, [pc, #276]	; (8007c14 <cppLoop+0xfb4>)
 8007b00:	f7fc f951 	bl	8003da6 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8007b04:	2200      	movs	r2, #0
 8007b06:	f04f 31ff 	mov.w	r1, #4294967295
 8007b0a:	4830      	ldr	r0, [pc, #192]	; (8007bcc <cppLoop+0xf6c>)
 8007b0c:	f7fa fab2 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007b10:	e18e      	b.n	8007e30 <cppLoop+0x11d0>

	case 12:
		led.fullColor('~');
 8007b12:	217e      	movs	r1, #126	; 0x7e
 8007b14:	482d      	ldr	r0, [pc, #180]	; (8007bcc <cppLoop+0xf6c>)
 8007b16:	f7fa f9f1 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007b1a:	f7f9 fac1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007b1e:	2100      	movs	r1, #0
 8007b20:	2000      	movs	r0, #0
 8007b22:	f7f9 facd 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8007b26:	483f      	ldr	r0, [pc, #252]	; (8007c24 <cppLoop+0xfc4>)
 8007b28:	f7f9 faf4 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	2000      	movs	r0, #0
 8007b30:	f7f9 fac6 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8007b34:	483c      	ldr	r0, [pc, #240]	; (8007c28 <cppLoop+0xfc8>)
 8007b36:	f7f9 faed 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007b3a:	4823      	ldr	r0, [pc, #140]	; (8007bc8 <cppLoop+0xf68>)
 8007b3c:	f7fa f97a 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	bf0c      	ite	eq
 8007b46:	2301      	moveq	r3, #1
 8007b48:	2300      	movne	r3, #0
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f000 8171 	beq.w	8007e34 <cppLoop+0x11d4>
			HAL_Delay(1500);
 8007b52:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007b56:	f000 fa99 	bl	800808c <HAL_Delay>
			led.LR(-1, 1);
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8007b60:	481a      	ldr	r0, [pc, #104]	; (8007bcc <cppLoop+0xf6c>)
 8007b62:	f7fa fa87 	bl	8002074 <_ZN3LED2LREaa>

			logger.start();
 8007b66:	482b      	ldr	r0, [pc, #172]	; (8007c14 <cppLoop+0xfb4>)
 8007b68:	f7fc fa0d 	bl	8003f86 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8007b6c:	482f      	ldr	r0, [pc, #188]	; (8007c2c <cppLoop+0xfcc>)
 8007b6e:	f7fd f9ec 	bl	8004f4a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 8007b72:	eddf 0a20 	vldr	s1, [pc, #128]	; 8007bf4 <cppLoop+0xf94>
 8007b76:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007b7a:	482c      	ldr	r0, [pc, #176]	; (8007c2c <cppLoop+0xfcc>)
 8007b7c:	f7fd f978 	bl	8004e70 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8007b80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b84:	f000 fa82 	bl	800808c <HAL_Delay>

			logger.stop();
 8007b88:	4822      	ldr	r0, [pc, #136]	; (8007c14 <cppLoop+0xfb4>)
 8007b8a:	f7fc fa0d 	bl	8003fa8 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8007b8e:	4827      	ldr	r0, [pc, #156]	; (8007c2c <cppLoop+0xfcc>)
 8007b90:	f7fd f9ee 	bl	8004f70 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 8007b94:	4a26      	ldr	r2, [pc, #152]	; (8007c30 <cppLoop+0xfd0>)
 8007b96:	4922      	ldr	r1, [pc, #136]	; (8007c20 <cppLoop+0xfc0>)
 8007b98:	481e      	ldr	r0, [pc, #120]	; (8007c14 <cppLoop+0xfb4>)
 8007b9a:	f7fc f904 	bl	8003da6 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8007ba4:	4809      	ldr	r0, [pc, #36]	; (8007bcc <cppLoop+0xf6c>)
 8007ba6:	f7fa fa65 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007baa:	e143      	b.n	8007e34 <cppLoop+0x11d4>
 8007bac:	f3af 8000 	nop.w
 8007bb0:	33333333 	.word	0x33333333
 8007bb4:	bfd33333 	.word	0xbfd33333
 8007bb8:	33333333 	.word	0x33333333
 8007bbc:	3fd33333 	.word	0x3fd33333
	...
 8007bc8:	200005c0 	.word	0x200005c0
 8007bcc:	200005cc 	.word	0x200005cc
 8007bd0:	2003c450 	.word	0x2003c450
 8007bd4:	080183a0 	.word	0x080183a0
 8007bd8:	08018334 	.word	0x08018334
 8007bdc:	20017da0 	.word	0x20017da0
 8007be0:	080183ac 	.word	0x080183ac
 8007be4:	080183b8 	.word	0x080183b8
 8007be8:	080183c4 	.word	0x080183c4
 8007bec:	080183d0 	.word	0x080183d0
 8007bf0:	080183d8 	.word	0x080183d8
 8007bf4:	00000000 	.word	0x00000000
 8007bf8:	20017d00 	.word	0x20017d00
 8007bfc:	080183e4 	.word	0x080183e4
 8007c00:	080183ec 	.word	0x080183ec
 8007c04:	080183f8 	.word	0x080183f8
 8007c08:	08018404 	.word	0x08018404
 8007c0c:	08018410 	.word	0x08018410
 8007c10:	08018418 	.word	0x08018418
 8007c14:	200005f0 	.word	0x200005f0
 8007c18:	200005c8 	.word	0x200005c8
 8007c1c:	08018420 	.word	0x08018420
 8007c20:	0801842c 	.word	0x0801842c
 8007c24:	08018438 	.word	0x08018438
 8007c28:	0801843c 	.word	0x0801843c
 8007c2c:	20017d20 	.word	0x20017d20
 8007c30:	08018448 	.word	0x08018448

	case 13:
		led.fullColor('~');
 8007c34:	217e      	movs	r1, #126	; 0x7e
 8007c36:	4886      	ldr	r0, [pc, #536]	; (8007e50 <cppLoop+0x11f0>)
 8007c38:	f7fa f960 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007c3c:	f7f9 fa30 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007c40:	2100      	movs	r1, #0
 8007c42:	2000      	movs	r0, #0
 8007c44:	f7f9 fa3c 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 8007c48:	4882      	ldr	r0, [pc, #520]	; (8007e54 <cppLoop+0x11f4>)
 8007c4a:	f7f9 fa63 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007c4e:	2101      	movs	r1, #1
 8007c50:	2000      	movs	r0, #0
 8007c52:	f7f9 fa35 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8007c56:	4880      	ldr	r0, [pc, #512]	; (8007e58 <cppLoop+0x11f8>)
 8007c58:	f7f9 fa5c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007c5c:	487f      	ldr	r0, [pc, #508]	; (8007e5c <cppLoop+0x11fc>)
 8007c5e:	f7fa f8e9 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b02      	cmp	r3, #2
 8007c66:	bf0c      	ite	eq
 8007c68:	2301      	moveq	r3, #1
 8007c6a:	2300      	movne	r3, #0
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	f000 80e2 	beq.w	8007e38 <cppLoop+0x11d8>
			led.LR(-1, 1);
 8007c74:	2201      	movs	r2, #1
 8007c76:	f04f 31ff 	mov.w	r1, #4294967295
 8007c7a:	4875      	ldr	r0, [pc, #468]	; (8007e50 <cppLoop+0x11f0>)
 8007c7c:	f7fa f9fa 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(1500);
 8007c80:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007c84:	f000 fa02 	bl	800808c <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 8007c88:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8007e60 <cppLoop+0x1200>
 8007c8c:	4875      	ldr	r0, [pc, #468]	; (8007e64 <cppLoop+0x1204>)
 8007c8e:	f7fc ff7b 	bl	8004b88 <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 8007c92:	4874      	ldr	r0, [pc, #464]	; (8007e64 <cppLoop+0x1204>)
 8007c94:	f7fc ff88 	bl	8004ba8 <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 8007c98:	f244 405c 	movw	r0, #17500	; 0x445c
 8007c9c:	f000 f9f6 	bl	800808c <HAL_Delay>
			sys_ident.stop();
 8007ca0:	4870      	ldr	r0, [pc, #448]	; (8007e64 <cppLoop+0x1204>)
 8007ca2:	f7fc ff95 	bl	8004bd0 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 8007ca6:	486f      	ldr	r0, [pc, #444]	; (8007e64 <cppLoop+0x1204>)
 8007ca8:	f7fc fefc 	bl	8004aa4 <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 8007cac:	2200      	movs	r2, #0
 8007cae:	f04f 31ff 	mov.w	r1, #4294967295
 8007cb2:	4867      	ldr	r0, [pc, #412]	; (8007e50 <cppLoop+0x11f0>)
 8007cb4:	f7fa f9de 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007cb8:	e0be      	b.n	8007e38 <cppLoop+0x11d8>

	case 14:
		led.fullColor('W');
 8007cba:	2157      	movs	r1, #87	; 0x57
 8007cbc:	4864      	ldr	r0, [pc, #400]	; (8007e50 <cppLoop+0x11f0>)
 8007cbe:	f7fa f91d 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007cc2:	f7f9 f9ed 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	2000      	movs	r0, #0
 8007cca:	f7f9 f9f9 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 8007cce:	4866      	ldr	r0, [pc, #408]	; (8007e68 <cppLoop+0x1208>)
 8007cd0:	f7f9 fa20 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	f7f9 f9f2 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 8007cdc:	4b63      	ldr	r3, [pc, #396]	; (8007e6c <cppLoop+0x120c>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7f8 fc49 	bl	8000578 <__aeabi_f2d>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	460c      	mov	r4, r1
 8007cea:	461a      	mov	r2, r3
 8007cec:	4623      	mov	r3, r4
 8007cee:	4860      	ldr	r0, [pc, #384]	; (8007e70 <cppLoop+0x1210>)
 8007cf0:	f7f9 fa10 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007cf4:	4859      	ldr	r0, [pc, #356]	; (8007e5c <cppLoop+0x11fc>)
 8007cf6:	f7fa f89d 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	bf0c      	ite	eq
 8007d00:	2301      	moveq	r3, #1
 8007d02:	2300      	movne	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	f000 8098 	beq.w	8007e3c <cppLoop+0x11dc>
			HAL_Delay(500);
 8007d0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007d10:	f000 f9bc 	bl	800808c <HAL_Delay>

			led.LR(1, -1);
 8007d14:	f04f 32ff 	mov.w	r2, #4294967295
 8007d18:	2101      	movs	r1, #1
 8007d1a:	484d      	ldr	r0, [pc, #308]	; (8007e50 <cppLoop+0x11f0>)
 8007d1c:	f7fa f9aa 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8007d20:	2102      	movs	r1, #2
 8007d22:	4854      	ldr	r0, [pc, #336]	; (8007e74 <cppLoop+0x1214>)
 8007d24:	f7fb fdd2 	bl	80038cc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 8007d28:	4b50      	ldr	r3, [pc, #320]	; (8007e6c <cppLoop+0x120c>)
 8007d2a:	edd3 7a00 	vldr	s15, [r3]
 8007d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8007d32:	4850      	ldr	r0, [pc, #320]	; (8007e74 <cppLoop+0x1214>)
 8007d34:	f7fb fb19 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8007d38:	4b4c      	ldr	r3, [pc, #304]	; (8007e6c <cppLoop+0x120c>)
 8007d3a:	edd3 7a00 	vldr	s15, [r3]
 8007d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8007d42:	484c      	ldr	r0, [pc, #304]	; (8007e74 <cppLoop+0x1214>)
 8007d44:	f7fb fb20 	bl	8003388 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8007d48:	484a      	ldr	r0, [pc, #296]	; (8007e74 <cppLoop+0x1214>)
 8007d4a:	f7fb f8bb 	bl	8002ec4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			line_trace.running();
 8007d4e:	4849      	ldr	r0, [pc, #292]	; (8007e74 <cppLoop+0x1214>)
 8007d50:	f7fb fcbe 	bl	80036d0 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007d54:	f04f 32ff 	mov.w	r2, #4294967295
 8007d58:	2100      	movs	r1, #0
 8007d5a:	483d      	ldr	r0, [pc, #244]	; (8007e50 <cppLoop+0x11f0>)
 8007d5c:	f7fa f98a 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 8007d60:	e06c      	b.n	8007e3c <cppLoop+0x11dc>

	case 15:
		led.fullColor('W');
 8007d62:	2157      	movs	r1, #87	; 0x57
 8007d64:	483a      	ldr	r0, [pc, #232]	; (8007e50 <cppLoop+0x11f0>)
 8007d66:	f7fa f8c9 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007d6a:	f7f9 f999 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007d6e:	2100      	movs	r1, #0
 8007d70:	2000      	movs	r0, #0
 8007d72:	f7f9 f9a5 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 8007d76:	4840      	ldr	r0, [pc, #256]	; (8007e78 <cppLoop+0x1218>)
 8007d78:	f7f9 f9cc 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f7f9 f99e 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 8007d84:	4b3d      	ldr	r3, [pc, #244]	; (8007e7c <cppLoop+0x121c>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7f8 fbf5 	bl	8000578 <__aeabi_f2d>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	460c      	mov	r4, r1
 8007d92:	461a      	mov	r2, r3
 8007d94:	4623      	mov	r3, r4
 8007d96:	4836      	ldr	r0, [pc, #216]	; (8007e70 <cppLoop+0x1210>)
 8007d98:	f7f9 f9bc 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007d9c:	482f      	ldr	r0, [pc, #188]	; (8007e5c <cppLoop+0x11fc>)
 8007d9e:	f7fa f849 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	bf0c      	ite	eq
 8007da8:	2301      	moveq	r3, #1
 8007daa:	2300      	movne	r3, #0
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d046      	beq.n	8007e40 <cppLoop+0x11e0>
			HAL_Delay(500);
 8007db2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007db6:	f000 f969 	bl	800808c <HAL_Delay>

			led.LR(1, -1);
 8007dba:	f04f 32ff 	mov.w	r2, #4294967295
 8007dbe:	2101      	movs	r1, #1
 8007dc0:	4823      	ldr	r0, [pc, #140]	; (8007e50 <cppLoop+0x11f0>)
 8007dc2:	f7fa f957 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8007dc6:	2101      	movs	r1, #1
 8007dc8:	482a      	ldr	r0, [pc, #168]	; (8007e74 <cppLoop+0x1214>)
 8007dca:	f7fb fd7f 	bl	80038cc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity);
 8007dce:	4b2b      	ldr	r3, [pc, #172]	; (8007e7c <cppLoop+0x121c>)
 8007dd0:	edd3 7a00 	vldr	s15, [r3]
 8007dd4:	eeb0 0a67 	vmov.f32	s0, s15
 8007dd8:	4826      	ldr	r0, [pc, #152]	; (8007e74 <cppLoop+0x1214>)
 8007dda:	f7fb fac6 	bl	800336a <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8007dde:	4b27      	ldr	r3, [pc, #156]	; (8007e7c <cppLoop+0x121c>)
 8007de0:	edd3 7a00 	vldr	s15, [r3]
 8007de4:	eeb0 0a67 	vmov.f32	s0, s15
 8007de8:	4822      	ldr	r0, [pc, #136]	; (8007e74 <cppLoop+0x1214>)
 8007dea:	f7fb facd 	bl	8003388 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8007dee:	4821      	ldr	r0, [pc, #132]	; (8007e74 <cppLoop+0x1214>)
 8007df0:	f7fb f868 	bl	8002ec4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			line_trace.running();
 8007df4:	481f      	ldr	r0, [pc, #124]	; (8007e74 <cppLoop+0x1214>)
 8007df6:	f7fb fc6b 	bl	80036d0 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8007dfe:	2100      	movs	r1, #0
 8007e00:	4813      	ldr	r0, [pc, #76]	; (8007e50 <cppLoop+0x11f0>)
 8007e02:	f7fa f937 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007e06:	e01b      	b.n	8007e40 <cppLoop+0x11e0>

	default:
		break;
 8007e08:	bf00      	nop
 8007e0a:	e01a      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e0c:	bf00      	nop
 8007e0e:	e018      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e10:	bf00      	nop
 8007e12:	e016      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e14:	bf00      	nop
 8007e16:	e014      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e18:	bf00      	nop
 8007e1a:	e012      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e1c:	bf00      	nop
 8007e1e:	e010      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e20:	bf00      	nop
 8007e22:	e00e      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e24:	bf00      	nop
 8007e26:	e00c      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e28:	bf00      	nop
 8007e2a:	e00a      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e2c:	bf00      	nop
 8007e2e:	e008      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e30:	bf00      	nop
 8007e32:	e006      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e34:	bf00      	nop
 8007e36:	e004      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e38:	bf00      	nop
 8007e3a:	e002      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e3c:	bf00      	nop
 8007e3e:	e000      	b.n	8007e42 <cppLoop+0x11e2>
		break;
 8007e40:	bf00      	nop

	}

	HAL_Delay(30);
 8007e42:	201e      	movs	r0, #30
 8007e44:	f000 f922 	bl	800808c <HAL_Delay>

}
 8007e48:	bf00      	nop
 8007e4a:	3714      	adds	r7, #20
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e50:	200005cc 	.word	0x200005cc
 8007e54:	08018454 	.word	0x08018454
 8007e58:	08018418 	.word	0x08018418
 8007e5c:	200005c0 	.word	0x200005c0
 8007e60:	3e99999a 	.word	0x3e99999a
 8007e64:	20024aec 	.word	0x20024aec
 8007e68:	0801845c 	.word	0x0801845c
 8007e6c:	2003c450 	.word	0x2003c450
 8007e70:	08018358 	.word	0x08018358
 8007e74:	20017da0 	.word	0x20017da0
 8007e78:	08018468 	.word	0x08018468
 8007e7c:	2003c448 	.word	0x2003c448

08007e80 <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b088      	sub	sp, #32
 8007e84:	af06      	add	r7, sp, #24
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d13d      	bne.n	8007f0c <_Z41__static_initialization_and_destruction_0ii+0x8c>
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d138      	bne.n	8007f0c <_Z41__static_initialization_and_destruction_0ii+0x8c>
LineSensor line_sensor;
 8007e9a:	481e      	ldr	r0, [pc, #120]	; (8007f14 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007e9c:	f7fa f922 	bl	80020e4 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8007ea0:	481d      	ldr	r0, [pc, #116]	; (8007f18 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8007ea2:	f7fc fc65 	bl	8004770 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8007ea6:	481d      	ldr	r0, [pc, #116]	; (8007f1c <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007ea8:	f7f9 ffb8 	bl	8001e1c <_ZN8JoyStickC1Ev>
Motor motor;
 8007eac:	481c      	ldr	r0, [pc, #112]	; (8007f20 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007eae:	f7fc f88c 	bl	8003fca <_ZN5MotorC1Ev>
IMU imu;
 8007eb2:	481c      	ldr	r0, [pc, #112]	; (8007f24 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007eb4:	f7f9 fdbe 	bl	8001a34 <_ZN3IMUC1Ev>
Logger logger;
 8007eb8:	481b      	ldr	r0, [pc, #108]	; (8007f28 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007eba:	f7fb fde1 	bl	8003a80 <_ZN6LoggerC1Ev>
Encoder encoder;
 8007ebe:	481b      	ldr	r0, [pc, #108]	; (8007f2c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007ec0:	f7f9 f948 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8007ec4:	4b17      	ldr	r3, [pc, #92]	; (8007f24 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007ec6:	4a19      	ldr	r2, [pc, #100]	; (8007f2c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007ec8:	4915      	ldr	r1, [pc, #84]	; (8007f20 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007eca:	4819      	ldr	r0, [pc, #100]	; (8007f30 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007ecc:	f7fc fea4 	bl	8004c18 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8007ed0:	4b17      	ldr	r3, [pc, #92]	; (8007f30 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007ed2:	4a14      	ldr	r2, [pc, #80]	; (8007f24 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007ed4:	4915      	ldr	r1, [pc, #84]	; (8007f2c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007ed6:	4817      	ldr	r0, [pc, #92]	; (8007f34 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8007ed8:	f7fc f95c 	bl	8004194 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu);
 8007edc:	4b11      	ldr	r3, [pc, #68]	; (8007f24 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007ede:	9304      	str	r3, [sp, #16]
 8007ee0:	4b11      	ldr	r3, [pc, #68]	; (8007f28 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007ee2:	9303      	str	r3, [sp, #12]
 8007ee4:	4b13      	ldr	r3, [pc, #76]	; (8007f34 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8007ee6:	9302      	str	r3, [sp, #8]
 8007ee8:	4b10      	ldr	r3, [pc, #64]	; (8007f2c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007eea:	9301      	str	r3, [sp, #4]
 8007eec:	4b0a      	ldr	r3, [pc, #40]	; (8007f18 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	4b0f      	ldr	r3, [pc, #60]	; (8007f30 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007ef2:	4a08      	ldr	r2, [pc, #32]	; (8007f14 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007ef4:	490a      	ldr	r1, [pc, #40]	; (8007f20 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007ef6:	4810      	ldr	r0, [pc, #64]	; (8007f38 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8007ef8:	f7fa fc22 	bl	8002740 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMU>
SystemIdentification sys_ident(&logger, &motor);
 8007efc:	4a08      	ldr	r2, [pc, #32]	; (8007f20 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007efe:	490a      	ldr	r1, [pc, #40]	; (8007f28 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007f00:	480e      	ldr	r0, [pc, #56]	; (8007f3c <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8007f02:	f7fc fd85 	bl	8004a10 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8007f06:	480e      	ldr	r0, [pc, #56]	; (8007f40 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8007f08:	f7fc fac4 	bl	8004494 <_ZN13PathFollowingC1Ev>
}
 8007f0c:	bf00      	nop
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	200002c0 	.word	0x200002c0
 8007f18:	200005b8 	.word	0x200005b8
 8007f1c:	200005c0 	.word	0x200005c0
 8007f20:	200005c8 	.word	0x200005c8
 8007f24:	200005dc 	.word	0x200005dc
 8007f28:	200005f0 	.word	0x200005f0
 8007f2c:	20017d00 	.word	0x20017d00
 8007f30:	20017d20 	.word	0x20017d20
 8007f34:	20017d60 	.word	0x20017d60
 8007f38:	20017da0 	.word	0x20017da0
 8007f3c:	20024aec 	.word	0x20024aec
 8007f40:	20024cf8 	.word	0x20024cf8

08007f44 <_GLOBAL__sub_I_line_sensor>:
 8007f44:	b580      	push	{r7, lr}
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007f4c:	2001      	movs	r0, #1
 8007f4e:	f7ff ff97 	bl	8007e80 <_Z41__static_initialization_and_destruction_0ii>
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007f54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007f8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007f58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007f5a:	e003      	b.n	8007f64 <LoopCopyDataInit>

08007f5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007f5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007f60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007f62:	3104      	adds	r1, #4

08007f64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007f64:	480b      	ldr	r0, [pc, #44]	; (8007f94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007f66:	4b0c      	ldr	r3, [pc, #48]	; (8007f98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007f68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007f6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007f6c:	d3f6      	bcc.n	8007f5c <CopyDataInit>
  ldr  r2, =_sbss
 8007f6e:	4a0b      	ldr	r2, [pc, #44]	; (8007f9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007f70:	e002      	b.n	8007f78 <LoopFillZerobss>

08007f72 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007f72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007f74:	f842 3b04 	str.w	r3, [r2], #4

08007f78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007f78:	4b09      	ldr	r3, [pc, #36]	; (8007fa0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007f7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007f7c:	d3f9      	bcc.n	8007f72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007f7e:	f7fe fd45 	bl	8006a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007f82:	f00b fdd5 	bl	8013b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007f86:	f7fd f87f 	bl	8005088 <main>
  bx  lr    
 8007f8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007f8c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8007f90:	08018a68 	.word	0x08018a68
  ldr  r0, =_sdata
 8007f94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007f98:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8007f9c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007fa0:	20040e38 	.word	0x20040e38

08007fa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007fa4:	e7fe      	b.n	8007fa4 <ADC_IRQHandler>
	...

08007fa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007fac:	4b0e      	ldr	r3, [pc, #56]	; (8007fe8 <HAL_Init+0x40>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a0d      	ldr	r2, [pc, #52]	; (8007fe8 <HAL_Init+0x40>)
 8007fb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007fb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007fb8:	4b0b      	ldr	r3, [pc, #44]	; (8007fe8 <HAL_Init+0x40>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a0a      	ldr	r2, [pc, #40]	; (8007fe8 <HAL_Init+0x40>)
 8007fbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007fc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007fc4:	4b08      	ldr	r3, [pc, #32]	; (8007fe8 <HAL_Init+0x40>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a07      	ldr	r2, [pc, #28]	; (8007fe8 <HAL_Init+0x40>)
 8007fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007fd0:	2003      	movs	r0, #3
 8007fd2:	f000 fd51 	bl	8008a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007fd6:	2000      	movs	r0, #0
 8007fd8:	f000 f808 	bl	8007fec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007fdc:	f7fd ff66 	bl	8005eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	40023c00 	.word	0x40023c00

08007fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007ff4:	4b12      	ldr	r3, [pc, #72]	; (8008040 <HAL_InitTick+0x54>)
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	4b12      	ldr	r3, [pc, #72]	; (8008044 <HAL_InitTick+0x58>)
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008002:	fbb3 f3f1 	udiv	r3, r3, r1
 8008006:	fbb2 f3f3 	udiv	r3, r2, r3
 800800a:	4618      	mov	r0, r3
 800800c:	f000 fd69 	bl	8008ae2 <HAL_SYSTICK_Config>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d001      	beq.n	800801a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e00e      	b.n	8008038 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2b0f      	cmp	r3, #15
 800801e:	d80a      	bhi.n	8008036 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008020:	2200      	movs	r2, #0
 8008022:	6879      	ldr	r1, [r7, #4]
 8008024:	f04f 30ff 	mov.w	r0, #4294967295
 8008028:	f000 fd31 	bl	8008a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800802c:	4a06      	ldr	r2, [pc, #24]	; (8008048 <HAL_InitTick+0x5c>)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008032:	2300      	movs	r3, #0
 8008034:	e000      	b.n	8008038 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
}
 8008038:	4618      	mov	r0, r3
 800803a:	3708      	adds	r7, #8
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	20000000 	.word	0x20000000
 8008044:	20000008 	.word	0x20000008
 8008048:	20000004 	.word	0x20000004

0800804c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800804c:	b480      	push	{r7}
 800804e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008050:	4b06      	ldr	r3, [pc, #24]	; (800806c <HAL_IncTick+0x20>)
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	461a      	mov	r2, r3
 8008056:	4b06      	ldr	r3, [pc, #24]	; (8008070 <HAL_IncTick+0x24>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4413      	add	r3, r2
 800805c:	4a04      	ldr	r2, [pc, #16]	; (8008070 <HAL_IncTick+0x24>)
 800805e:	6013      	str	r3, [r2, #0]
}
 8008060:	bf00      	nop
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop
 800806c:	20000008 	.word	0x20000008
 8008070:	2003edc0 	.word	0x2003edc0

08008074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008074:	b480      	push	{r7}
 8008076:	af00      	add	r7, sp, #0
  return uwTick;
 8008078:	4b03      	ldr	r3, [pc, #12]	; (8008088 <HAL_GetTick+0x14>)
 800807a:	681b      	ldr	r3, [r3, #0]
}
 800807c:	4618      	mov	r0, r3
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	2003edc0 	.word	0x2003edc0

0800808c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008094:	f7ff ffee 	bl	8008074 <HAL_GetTick>
 8008098:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a4:	d005      	beq.n	80080b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80080a6:	4b09      	ldr	r3, [pc, #36]	; (80080cc <HAL_Delay+0x40>)
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	461a      	mov	r2, r3
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	4413      	add	r3, r2
 80080b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80080b2:	bf00      	nop
 80080b4:	f7ff ffde 	bl	8008074 <HAL_GetTick>
 80080b8:	4602      	mov	r2, r0
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	1ad3      	subs	r3, r2, r3
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d8f7      	bhi.n	80080b4 <HAL_Delay+0x28>
  {
  }
}
 80080c4:	bf00      	nop
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	20000008 	.word	0x20000008

080080d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80080d8:	2300      	movs	r3, #0
 80080da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e033      	b.n	800814e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d109      	bne.n	8008102 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f7fd ff04 	bl	8005efc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008106:	f003 0310 	and.w	r3, r3, #16
 800810a:	2b00      	cmp	r3, #0
 800810c:	d118      	bne.n	8008140 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008112:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008116:	f023 0302 	bic.w	r3, r3, #2
 800811a:	f043 0202 	orr.w	r2, r3, #2
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 fa5a 	bl	80085dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008132:	f023 0303 	bic.w	r3, r3, #3
 8008136:	f043 0201 	orr.w	r2, r3, #1
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	641a      	str	r2, [r3, #64]	; 0x40
 800813e:	e001      	b.n	8008144 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800814c:	7bfb      	ldrb	r3, [r7, #15]
}
 800814e:	4618      	mov	r0, r3
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
	...

08008158 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008164:	2300      	movs	r3, #0
 8008166:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800816e:	2b01      	cmp	r3, #1
 8008170:	d101      	bne.n	8008176 <HAL_ADC_Start_DMA+0x1e>
 8008172:	2302      	movs	r3, #2
 8008174:	e0cc      	b.n	8008310 <HAL_ADC_Start_DMA+0x1b8>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2201      	movs	r2, #1
 800817a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b01      	cmp	r3, #1
 800818a:	d018      	beq.n	80081be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	689a      	ldr	r2, [r3, #8]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f042 0201 	orr.w	r2, r2, #1
 800819a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800819c:	4b5e      	ldr	r3, [pc, #376]	; (8008318 <HAL_ADC_Start_DMA+0x1c0>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a5e      	ldr	r2, [pc, #376]	; (800831c <HAL_ADC_Start_DMA+0x1c4>)
 80081a2:	fba2 2303 	umull	r2, r3, r2, r3
 80081a6:	0c9a      	lsrs	r2, r3, #18
 80081a8:	4613      	mov	r3, r2
 80081aa:	005b      	lsls	r3, r3, #1
 80081ac:	4413      	add	r3, r2
 80081ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80081b0:	e002      	b.n	80081b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	3b01      	subs	r3, #1
 80081b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1f9      	bne.n	80081b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f003 0301 	and.w	r3, r3, #1
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	f040 80a0 	bne.w	800830e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80081d6:	f023 0301 	bic.w	r3, r3, #1
 80081da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d007      	beq.n	8008200 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80081f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008204:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800820c:	d106      	bne.n	800821c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008212:	f023 0206 	bic.w	r2, r3, #6
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	645a      	str	r2, [r3, #68]	; 0x44
 800821a:	e002      	b.n	8008222 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800822a:	4b3d      	ldr	r3, [pc, #244]	; (8008320 <HAL_ADC_Start_DMA+0x1c8>)
 800822c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008232:	4a3c      	ldr	r2, [pc, #240]	; (8008324 <HAL_ADC_Start_DMA+0x1cc>)
 8008234:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823a:	4a3b      	ldr	r2, [pc, #236]	; (8008328 <HAL_ADC_Start_DMA+0x1d0>)
 800823c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008242:	4a3a      	ldr	r2, [pc, #232]	; (800832c <HAL_ADC_Start_DMA+0x1d4>)
 8008244:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800824e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	685a      	ldr	r2, [r3, #4]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800825e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	689a      	ldr	r2, [r3, #8]
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800826e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	334c      	adds	r3, #76	; 0x4c
 800827a:	4619      	mov	r1, r3
 800827c:	68ba      	ldr	r2, [r7, #8]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f000 fcea 	bl	8008c58 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	f003 031f 	and.w	r3, r3, #31
 800828c:	2b00      	cmp	r3, #0
 800828e:	d12a      	bne.n	80082e6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a26      	ldr	r2, [pc, #152]	; (8008330 <HAL_ADC_Start_DMA+0x1d8>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d015      	beq.n	80082c6 <HAL_ADC_Start_DMA+0x16e>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a25      	ldr	r2, [pc, #148]	; (8008334 <HAL_ADC_Start_DMA+0x1dc>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d105      	bne.n	80082b0 <HAL_ADC_Start_DMA+0x158>
 80082a4:	4b1e      	ldr	r3, [pc, #120]	; (8008320 <HAL_ADC_Start_DMA+0x1c8>)
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	f003 031f 	and.w	r3, r3, #31
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d00a      	beq.n	80082c6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a20      	ldr	r2, [pc, #128]	; (8008338 <HAL_ADC_Start_DMA+0x1e0>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d129      	bne.n	800830e <HAL_ADC_Start_DMA+0x1b6>
 80082ba:	4b19      	ldr	r3, [pc, #100]	; (8008320 <HAL_ADC_Start_DMA+0x1c8>)
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	f003 031f 	and.w	r3, r3, #31
 80082c2:	2b0f      	cmp	r3, #15
 80082c4:	d823      	bhi.n	800830e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	689b      	ldr	r3, [r3, #8]
 80082cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d11c      	bne.n	800830e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80082e2:	609a      	str	r2, [r3, #8]
 80082e4:	e013      	b.n	800830e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a11      	ldr	r2, [pc, #68]	; (8008330 <HAL_ADC_Start_DMA+0x1d8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d10e      	bne.n	800830e <HAL_ADC_Start_DMA+0x1b6>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d107      	bne.n	800830e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800830c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3718      	adds	r7, #24
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	20000000 	.word	0x20000000
 800831c:	431bde83 	.word	0x431bde83
 8008320:	40012300 	.word	0x40012300
 8008324:	080087d5 	.word	0x080087d5
 8008328:	0800888f 	.word	0x0800888f
 800832c:	080088ab 	.word	0x080088ab
 8008330:	40012000 	.word	0x40012000
 8008334:	40012100 	.word	0x40012100
 8008338:	40012200 	.word	0x40012200

0800833c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800836c:	bf00      	nop
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008382:	2300      	movs	r3, #0
 8008384:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800838c:	2b01      	cmp	r3, #1
 800838e:	d101      	bne.n	8008394 <HAL_ADC_ConfigChannel+0x1c>
 8008390:	2302      	movs	r3, #2
 8008392:	e113      	b.n	80085bc <HAL_ADC_ConfigChannel+0x244>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2b09      	cmp	r3, #9
 80083a2:	d925      	bls.n	80083f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68d9      	ldr	r1, [r3, #12]
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	461a      	mov	r2, r3
 80083b2:	4613      	mov	r3, r2
 80083b4:	005b      	lsls	r3, r3, #1
 80083b6:	4413      	add	r3, r2
 80083b8:	3b1e      	subs	r3, #30
 80083ba:	2207      	movs	r2, #7
 80083bc:	fa02 f303 	lsl.w	r3, r2, r3
 80083c0:	43da      	mvns	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	400a      	ands	r2, r1
 80083c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68d9      	ldr	r1, [r3, #12]
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	689a      	ldr	r2, [r3, #8]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	b29b      	uxth	r3, r3
 80083da:	4618      	mov	r0, r3
 80083dc:	4603      	mov	r3, r0
 80083de:	005b      	lsls	r3, r3, #1
 80083e0:	4403      	add	r3, r0
 80083e2:	3b1e      	subs	r3, #30
 80083e4:	409a      	lsls	r2, r3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	430a      	orrs	r2, r1
 80083ec:	60da      	str	r2, [r3, #12]
 80083ee:	e022      	b.n	8008436 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6919      	ldr	r1, [r3, #16]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	461a      	mov	r2, r3
 80083fe:	4613      	mov	r3, r2
 8008400:	005b      	lsls	r3, r3, #1
 8008402:	4413      	add	r3, r2
 8008404:	2207      	movs	r2, #7
 8008406:	fa02 f303 	lsl.w	r3, r2, r3
 800840a:	43da      	mvns	r2, r3
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	400a      	ands	r2, r1
 8008412:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	6919      	ldr	r1, [r3, #16]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	689a      	ldr	r2, [r3, #8]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	b29b      	uxth	r3, r3
 8008424:	4618      	mov	r0, r3
 8008426:	4603      	mov	r3, r0
 8008428:	005b      	lsls	r3, r3, #1
 800842a:	4403      	add	r3, r0
 800842c:	409a      	lsls	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	430a      	orrs	r2, r1
 8008434:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	2b06      	cmp	r3, #6
 800843c:	d824      	bhi.n	8008488 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	685a      	ldr	r2, [r3, #4]
 8008448:	4613      	mov	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	3b05      	subs	r3, #5
 8008450:	221f      	movs	r2, #31
 8008452:	fa02 f303 	lsl.w	r3, r2, r3
 8008456:	43da      	mvns	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	400a      	ands	r2, r1
 800845e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	b29b      	uxth	r3, r3
 800846c:	4618      	mov	r0, r3
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	4613      	mov	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	3b05      	subs	r3, #5
 800847a:	fa00 f203 	lsl.w	r2, r0, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	635a      	str	r2, [r3, #52]	; 0x34
 8008486:	e04c      	b.n	8008522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	2b0c      	cmp	r3, #12
 800848e:	d824      	bhi.n	80084da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685a      	ldr	r2, [r3, #4]
 800849a:	4613      	mov	r3, r2
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	4413      	add	r3, r2
 80084a0:	3b23      	subs	r3, #35	; 0x23
 80084a2:	221f      	movs	r2, #31
 80084a4:	fa02 f303 	lsl.w	r3, r2, r3
 80084a8:	43da      	mvns	r2, r3
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	400a      	ands	r2, r1
 80084b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	b29b      	uxth	r3, r3
 80084be:	4618      	mov	r0, r3
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	685a      	ldr	r2, [r3, #4]
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	3b23      	subs	r3, #35	; 0x23
 80084cc:	fa00 f203 	lsl.w	r2, r0, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	430a      	orrs	r2, r1
 80084d6:	631a      	str	r2, [r3, #48]	; 0x30
 80084d8:	e023      	b.n	8008522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	4613      	mov	r3, r2
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	4413      	add	r3, r2
 80084ea:	3b41      	subs	r3, #65	; 0x41
 80084ec:	221f      	movs	r2, #31
 80084ee:	fa02 f303 	lsl.w	r3, r2, r3
 80084f2:	43da      	mvns	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	400a      	ands	r2, r1
 80084fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	b29b      	uxth	r3, r3
 8008508:	4618      	mov	r0, r3
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	685a      	ldr	r2, [r3, #4]
 800850e:	4613      	mov	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4413      	add	r3, r2
 8008514:	3b41      	subs	r3, #65	; 0x41
 8008516:	fa00 f203 	lsl.w	r2, r0, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	430a      	orrs	r2, r1
 8008520:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008522:	4b29      	ldr	r3, [pc, #164]	; (80085c8 <HAL_ADC_ConfigChannel+0x250>)
 8008524:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a28      	ldr	r2, [pc, #160]	; (80085cc <HAL_ADC_ConfigChannel+0x254>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d10f      	bne.n	8008550 <HAL_ADC_ConfigChannel+0x1d8>
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b12      	cmp	r3, #18
 8008536:	d10b      	bne.n	8008550 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a1d      	ldr	r2, [pc, #116]	; (80085cc <HAL_ADC_ConfigChannel+0x254>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d12b      	bne.n	80085b2 <HAL_ADC_ConfigChannel+0x23a>
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a1c      	ldr	r2, [pc, #112]	; (80085d0 <HAL_ADC_ConfigChannel+0x258>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d003      	beq.n	800856c <HAL_ADC_ConfigChannel+0x1f4>
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b11      	cmp	r3, #17
 800856a:	d122      	bne.n	80085b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a11      	ldr	r2, [pc, #68]	; (80085d0 <HAL_ADC_ConfigChannel+0x258>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d111      	bne.n	80085b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800858e:	4b11      	ldr	r3, [pc, #68]	; (80085d4 <HAL_ADC_ConfigChannel+0x25c>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a11      	ldr	r2, [pc, #68]	; (80085d8 <HAL_ADC_ConfigChannel+0x260>)
 8008594:	fba2 2303 	umull	r2, r3, r2, r3
 8008598:	0c9a      	lsrs	r2, r3, #18
 800859a:	4613      	mov	r3, r2
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	4413      	add	r3, r2
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80085a4:	e002      	b.n	80085ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	3b01      	subs	r3, #1
 80085aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1f9      	bne.n	80085a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3714      	adds	r7, #20
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	40012300 	.word	0x40012300
 80085cc:	40012000 	.word	0x40012000
 80085d0:	10000012 	.word	0x10000012
 80085d4:	20000000 	.word	0x20000000
 80085d8:	431bde83 	.word	0x431bde83

080085dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80085dc:	b480      	push	{r7}
 80085de:	b085      	sub	sp, #20
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80085e4:	4b79      	ldr	r3, [pc, #484]	; (80087cc <ADC_Init+0x1f0>)
 80085e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	685a      	ldr	r2, [r3, #4]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	431a      	orrs	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008610:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	6859      	ldr	r1, [r3, #4]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	021a      	lsls	r2, r3, #8
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	430a      	orrs	r2, r1
 8008624:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	685a      	ldr	r2, [r3, #4]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008634:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	6859      	ldr	r1, [r3, #4]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	689a      	ldr	r2, [r3, #8]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	430a      	orrs	r2, r1
 8008646:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689a      	ldr	r2, [r3, #8]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008656:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	6899      	ldr	r1, [r3, #8]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	68da      	ldr	r2, [r3, #12]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	430a      	orrs	r2, r1
 8008668:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800866e:	4a58      	ldr	r2, [pc, #352]	; (80087d0 <ADC_Init+0x1f4>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d022      	beq.n	80086ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	689a      	ldr	r2, [r3, #8]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008682:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	6899      	ldr	r1, [r3, #8]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	430a      	orrs	r2, r1
 8008694:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	689a      	ldr	r2, [r3, #8]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80086a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	6899      	ldr	r1, [r3, #8]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	430a      	orrs	r2, r1
 80086b6:	609a      	str	r2, [r3, #8]
 80086b8:	e00f      	b.n	80086da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	689a      	ldr	r2, [r3, #8]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80086c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689a      	ldr	r2, [r3, #8]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80086d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	689a      	ldr	r2, [r3, #8]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f022 0202 	bic.w	r2, r2, #2
 80086e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	6899      	ldr	r1, [r3, #8]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	7e1b      	ldrb	r3, [r3, #24]
 80086f4:	005a      	lsls	r2, r3, #1
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	430a      	orrs	r2, r1
 80086fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d01b      	beq.n	8008740 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008716:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008726:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6859      	ldr	r1, [r3, #4]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008732:	3b01      	subs	r3, #1
 8008734:	035a      	lsls	r2, r3, #13
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	430a      	orrs	r2, r1
 800873c:	605a      	str	r2, [r3, #4]
 800873e:	e007      	b.n	8008750 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	685a      	ldr	r2, [r3, #4]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800874e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800875e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	69db      	ldr	r3, [r3, #28]
 800876a:	3b01      	subs	r3, #1
 800876c:	051a      	lsls	r2, r3, #20
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	430a      	orrs	r2, r1
 8008774:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	689a      	ldr	r2, [r3, #8]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008784:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	6899      	ldr	r1, [r3, #8]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008792:	025a      	lsls	r2, r3, #9
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	430a      	orrs	r2, r1
 800879a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	689a      	ldr	r2, [r3, #8]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6899      	ldr	r1, [r3, #8]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	029a      	lsls	r2, r3, #10
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	430a      	orrs	r2, r1
 80087be:	609a      	str	r2, [r3, #8]
}
 80087c0:	bf00      	nop
 80087c2:	3714      	adds	r7, #20
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr
 80087cc:	40012300 	.word	0x40012300
 80087d0:	0f000001 	.word	0x0f000001

080087d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d13c      	bne.n	8008868 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008804:	2b00      	cmp	r3, #0
 8008806:	d12b      	bne.n	8008860 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800880c:	2b00      	cmp	r3, #0
 800880e:	d127      	bne.n	8008860 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008816:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800881a:	2b00      	cmp	r3, #0
 800881c:	d006      	beq.n	800882c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008828:	2b00      	cmp	r3, #0
 800882a:	d119      	bne.n	8008860 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	685a      	ldr	r2, [r3, #4]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f022 0220 	bic.w	r2, r2, #32
 800883a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008840:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800884c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d105      	bne.n	8008860 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008858:	f043 0201 	orr.w	r2, r3, #1
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f7ff fd6b 	bl	800833c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008866:	e00e      	b.n	8008886 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800886c:	f003 0310 	and.w	r3, r3, #16
 8008870:	2b00      	cmp	r3, #0
 8008872:	d003      	beq.n	800887c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f7ff fd75 	bl	8008364 <HAL_ADC_ErrorCallback>
}
 800887a:	e004      	b.n	8008886 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	4798      	blx	r3
}
 8008886:	bf00      	nop
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800888e:	b580      	push	{r7, lr}
 8008890:	b084      	sub	sp, #16
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f7ff fd57 	bl	8008350 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80088a2:	bf00      	nop
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b084      	sub	sp, #16
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2240      	movs	r2, #64	; 0x40
 80088bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088c2:	f043 0204 	orr.w	r2, r3, #4
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f7ff fd4a 	bl	8008364 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80088d0:	bf00      	nop
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f003 0307 	and.w	r3, r3, #7
 80088e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80088e8:	4b0c      	ldr	r3, [pc, #48]	; (800891c <__NVIC_SetPriorityGrouping+0x44>)
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80088f4:	4013      	ands	r3, r2
 80088f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800890a:	4a04      	ldr	r2, [pc, #16]	; (800891c <__NVIC_SetPriorityGrouping+0x44>)
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	60d3      	str	r3, [r2, #12]
}
 8008910:	bf00      	nop
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr
 800891c:	e000ed00 	.word	0xe000ed00

08008920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008920:	b480      	push	{r7}
 8008922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008924:	4b04      	ldr	r3, [pc, #16]	; (8008938 <__NVIC_GetPriorityGrouping+0x18>)
 8008926:	68db      	ldr	r3, [r3, #12]
 8008928:	0a1b      	lsrs	r3, r3, #8
 800892a:	f003 0307 	and.w	r3, r3, #7
}
 800892e:	4618      	mov	r0, r3
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr
 8008938:	e000ed00 	.word	0xe000ed00

0800893c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800893c:	b480      	push	{r7}
 800893e:	b083      	sub	sp, #12
 8008940:	af00      	add	r7, sp, #0
 8008942:	4603      	mov	r3, r0
 8008944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800894a:	2b00      	cmp	r3, #0
 800894c:	db0b      	blt.n	8008966 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800894e:	79fb      	ldrb	r3, [r7, #7]
 8008950:	f003 021f 	and.w	r2, r3, #31
 8008954:	4907      	ldr	r1, [pc, #28]	; (8008974 <__NVIC_EnableIRQ+0x38>)
 8008956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800895a:	095b      	lsrs	r3, r3, #5
 800895c:	2001      	movs	r0, #1
 800895e:	fa00 f202 	lsl.w	r2, r0, r2
 8008962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008966:	bf00      	nop
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	e000e100 	.word	0xe000e100

08008978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	4603      	mov	r3, r0
 8008980:	6039      	str	r1, [r7, #0]
 8008982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008988:	2b00      	cmp	r3, #0
 800898a:	db0a      	blt.n	80089a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	b2da      	uxtb	r2, r3
 8008990:	490c      	ldr	r1, [pc, #48]	; (80089c4 <__NVIC_SetPriority+0x4c>)
 8008992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008996:	0112      	lsls	r2, r2, #4
 8008998:	b2d2      	uxtb	r2, r2
 800899a:	440b      	add	r3, r1
 800899c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80089a0:	e00a      	b.n	80089b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	b2da      	uxtb	r2, r3
 80089a6:	4908      	ldr	r1, [pc, #32]	; (80089c8 <__NVIC_SetPriority+0x50>)
 80089a8:	79fb      	ldrb	r3, [r7, #7]
 80089aa:	f003 030f 	and.w	r3, r3, #15
 80089ae:	3b04      	subs	r3, #4
 80089b0:	0112      	lsls	r2, r2, #4
 80089b2:	b2d2      	uxtb	r2, r2
 80089b4:	440b      	add	r3, r1
 80089b6:	761a      	strb	r2, [r3, #24]
}
 80089b8:	bf00      	nop
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr
 80089c4:	e000e100 	.word	0xe000e100
 80089c8:	e000ed00 	.word	0xe000ed00

080089cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b089      	sub	sp, #36	; 0x24
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f003 0307 	and.w	r3, r3, #7
 80089de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80089e0:	69fb      	ldr	r3, [r7, #28]
 80089e2:	f1c3 0307 	rsb	r3, r3, #7
 80089e6:	2b04      	cmp	r3, #4
 80089e8:	bf28      	it	cs
 80089ea:	2304      	movcs	r3, #4
 80089ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	3304      	adds	r3, #4
 80089f2:	2b06      	cmp	r3, #6
 80089f4:	d902      	bls.n	80089fc <NVIC_EncodePriority+0x30>
 80089f6:	69fb      	ldr	r3, [r7, #28]
 80089f8:	3b03      	subs	r3, #3
 80089fa:	e000      	b.n	80089fe <NVIC_EncodePriority+0x32>
 80089fc:	2300      	movs	r3, #0
 80089fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a00:	f04f 32ff 	mov.w	r2, #4294967295
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0a:	43da      	mvns	r2, r3
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	401a      	ands	r2, r3
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008a14:	f04f 31ff 	mov.w	r1, #4294967295
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a1e:	43d9      	mvns	r1, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a24:	4313      	orrs	r3, r2
         );
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3724      	adds	r7, #36	; 0x24
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr
	...

08008a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008a44:	d301      	bcc.n	8008a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008a46:	2301      	movs	r3, #1
 8008a48:	e00f      	b.n	8008a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008a4a:	4a0a      	ldr	r2, [pc, #40]	; (8008a74 <SysTick_Config+0x40>)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	3b01      	subs	r3, #1
 8008a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008a52:	210f      	movs	r1, #15
 8008a54:	f04f 30ff 	mov.w	r0, #4294967295
 8008a58:	f7ff ff8e 	bl	8008978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a5c:	4b05      	ldr	r3, [pc, #20]	; (8008a74 <SysTick_Config+0x40>)
 8008a5e:	2200      	movs	r2, #0
 8008a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a62:	4b04      	ldr	r3, [pc, #16]	; (8008a74 <SysTick_Config+0x40>)
 8008a64:	2207      	movs	r2, #7
 8008a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3708      	adds	r7, #8
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	e000e010 	.word	0xe000e010

08008a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f7ff ff29 	bl	80088d8 <__NVIC_SetPriorityGrouping>
}
 8008a86:	bf00      	nop
 8008a88:	3708      	adds	r7, #8
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}

08008a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008a8e:	b580      	push	{r7, lr}
 8008a90:	b086      	sub	sp, #24
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	4603      	mov	r3, r0
 8008a96:	60b9      	str	r1, [r7, #8]
 8008a98:	607a      	str	r2, [r7, #4]
 8008a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008aa0:	f7ff ff3e 	bl	8008920 <__NVIC_GetPriorityGrouping>
 8008aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	68b9      	ldr	r1, [r7, #8]
 8008aaa:	6978      	ldr	r0, [r7, #20]
 8008aac:	f7ff ff8e 	bl	80089cc <NVIC_EncodePriority>
 8008ab0:	4602      	mov	r2, r0
 8008ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ab6:	4611      	mov	r1, r2
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff ff5d 	bl	8008978 <__NVIC_SetPriority>
}
 8008abe:	bf00      	nop
 8008ac0:	3718      	adds	r7, #24
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b082      	sub	sp, #8
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	4603      	mov	r3, r0
 8008ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7ff ff31 	bl	800893c <__NVIC_EnableIRQ>
}
 8008ada:	bf00      	nop
 8008adc:	3708      	adds	r7, #8
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b082      	sub	sp, #8
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f7ff ffa2 	bl	8008a34 <SysTick_Config>
 8008af0:	4603      	mov	r3, r0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
	...

08008afc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b086      	sub	sp, #24
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008b04:	2300      	movs	r3, #0
 8008b06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008b08:	f7ff fab4 	bl	8008074 <HAL_GetTick>
 8008b0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	e099      	b.n	8008c4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2202      	movs	r2, #2
 8008b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f022 0201 	bic.w	r2, r2, #1
 8008b36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008b38:	e00f      	b.n	8008b5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008b3a:	f7ff fa9b 	bl	8008074 <HAL_GetTick>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	2b05      	cmp	r3, #5
 8008b46:	d908      	bls.n	8008b5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2203      	movs	r2, #3
 8008b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008b56:	2303      	movs	r3, #3
 8008b58:	e078      	b.n	8008c4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f003 0301 	and.w	r3, r3, #1
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1e8      	bne.n	8008b3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008b70:	697a      	ldr	r2, [r7, #20]
 8008b72:	4b38      	ldr	r3, [pc, #224]	; (8008c54 <HAL_DMA_Init+0x158>)
 8008b74:	4013      	ands	r3, r2
 8008b76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008b86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	691b      	ldr	r3, [r3, #16]
 8008b8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008b92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008b9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a1b      	ldr	r3, [r3, #32]
 8008ba4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb0:	2b04      	cmp	r3, #4
 8008bb2:	d107      	bne.n	8008bc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	697a      	ldr	r2, [r7, #20]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	697a      	ldr	r2, [r7, #20]
 8008bca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	695b      	ldr	r3, [r3, #20]
 8008bd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	f023 0307 	bic.w	r3, r3, #7
 8008bda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be0:	697a      	ldr	r2, [r7, #20]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bea:	2b04      	cmp	r3, #4
 8008bec:	d117      	bne.n	8008c1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d00e      	beq.n	8008c1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f000 fa9d 	bl	8009140 <DMA_CheckFifoParam>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d008      	beq.n	8008c1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2240      	movs	r2, #64	; 0x40
 8008c10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e016      	b.n	8008c4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	697a      	ldr	r2, [r7, #20]
 8008c24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fa54 	bl	80090d4 <DMA_CalcBaseAndBitshift>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c34:	223f      	movs	r2, #63	; 0x3f
 8008c36:	409a      	lsls	r2, r3
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3718      	adds	r7, #24
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	f010803f 	.word	0xf010803f

08008c58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
 8008c64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c66:	2300      	movs	r3, #0
 8008c68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d101      	bne.n	8008c7e <HAL_DMA_Start_IT+0x26>
 8008c7a:	2302      	movs	r3, #2
 8008c7c:	e040      	b.n	8008d00 <HAL_DMA_Start_IT+0xa8>
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d12f      	bne.n	8008cf2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2202      	movs	r2, #2
 8008c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	68b9      	ldr	r1, [r7, #8]
 8008ca6:	68f8      	ldr	r0, [r7, #12]
 8008ca8:	f000 f9e6 	bl	8009078 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cb0:	223f      	movs	r2, #63	; 0x3f
 8008cb2:	409a      	lsls	r2, r3
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f042 0216 	orr.w	r2, r2, #22
 8008cc6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d007      	beq.n	8008ce0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f042 0208 	orr.w	r2, r2, #8
 8008cde:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681a      	ldr	r2, [r3, #0]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f042 0201 	orr.w	r2, r2, #1
 8008cee:	601a      	str	r2, [r3, #0]
 8008cf0:	e005      	b.n	8008cfe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008cfa:	2302      	movs	r3, #2
 8008cfc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3718      	adds	r7, #24
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d004      	beq.n	8008d26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2280      	movs	r2, #128	; 0x80
 8008d20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008d22:	2301      	movs	r3, #1
 8008d24:	e00c      	b.n	8008d40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2205      	movs	r2, #5
 8008d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f022 0201 	bic.w	r2, r2, #1
 8008d3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b086      	sub	sp, #24
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008d54:	2300      	movs	r3, #0
 8008d56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008d58:	4b92      	ldr	r3, [pc, #584]	; (8008fa4 <HAL_DMA_IRQHandler+0x258>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a92      	ldr	r2, [pc, #584]	; (8008fa8 <HAL_DMA_IRQHandler+0x25c>)
 8008d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d62:	0a9b      	lsrs	r3, r3, #10
 8008d64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d76:	2208      	movs	r2, #8
 8008d78:	409a      	lsls	r2, r3
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d01a      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f003 0304 	and.w	r3, r3, #4
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d013      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f022 0204 	bic.w	r2, r2, #4
 8008d9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008da4:	2208      	movs	r2, #8
 8008da6:	409a      	lsls	r2, r3
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008db0:	f043 0201 	orr.w	r2, r3, #1
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	409a      	lsls	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d012      	beq.n	8008dee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d00b      	beq.n	8008dee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dda:	2201      	movs	r2, #1
 8008ddc:	409a      	lsls	r2, r3
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008de6:	f043 0202 	orr.w	r2, r3, #2
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008df2:	2204      	movs	r2, #4
 8008df4:	409a      	lsls	r2, r3
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	4013      	ands	r3, r2
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d012      	beq.n	8008e24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0302 	and.w	r3, r3, #2
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00b      	beq.n	8008e24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e10:	2204      	movs	r2, #4
 8008e12:	409a      	lsls	r2, r3
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e1c:	f043 0204 	orr.w	r2, r3, #4
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e28:	2210      	movs	r2, #16
 8008e2a:	409a      	lsls	r2, r3
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	4013      	ands	r3, r2
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d043      	beq.n	8008ebc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0308 	and.w	r3, r3, #8
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d03c      	beq.n	8008ebc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e46:	2210      	movs	r2, #16
 8008e48:	409a      	lsls	r2, r3
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d018      	beq.n	8008e8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d108      	bne.n	8008e7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d024      	beq.n	8008ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	4798      	blx	r3
 8008e7a:	e01f      	b.n	8008ebc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d01b      	beq.n	8008ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	4798      	blx	r3
 8008e8c:	e016      	b.n	8008ebc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d107      	bne.n	8008eac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f022 0208 	bic.w	r2, r2, #8
 8008eaa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d003      	beq.n	8008ebc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ec0:	2220      	movs	r2, #32
 8008ec2:	409a      	lsls	r2, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	f000 808e 	beq.w	8008fea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 0310 	and.w	r3, r3, #16
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f000 8086 	beq.w	8008fea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ee2:	2220      	movs	r2, #32
 8008ee4:	409a      	lsls	r2, r3
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	2b05      	cmp	r3, #5
 8008ef4:	d136      	bne.n	8008f64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f022 0216 	bic.w	r2, r2, #22
 8008f04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	695a      	ldr	r2, [r3, #20]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d103      	bne.n	8008f26 <HAL_DMA_IRQHandler+0x1da>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d007      	beq.n	8008f36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f022 0208 	bic.w	r2, r2, #8
 8008f34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f3a:	223f      	movs	r2, #63	; 0x3f
 8008f3c:	409a      	lsls	r2, r3
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d07d      	beq.n	8009056 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	4798      	blx	r3
        }
        return;
 8008f62:	e078      	b.n	8009056 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d01c      	beq.n	8008fac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d108      	bne.n	8008f92 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d030      	beq.n	8008fea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	4798      	blx	r3
 8008f90:	e02b      	b.n	8008fea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d027      	beq.n	8008fea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	4798      	blx	r3
 8008fa2:	e022      	b.n	8008fea <HAL_DMA_IRQHandler+0x29e>
 8008fa4:	20000000 	.word	0x20000000
 8008fa8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10f      	bne.n	8008fda <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f022 0210 	bic.w	r2, r2, #16
 8008fc8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d003      	beq.n	8008fea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d032      	beq.n	8009058 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ff6:	f003 0301 	and.w	r3, r3, #1
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d022      	beq.n	8009044 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2205      	movs	r2, #5
 8009002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f022 0201 	bic.w	r2, r2, #1
 8009014:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	3301      	adds	r3, #1
 800901a:	60bb      	str	r3, [r7, #8]
 800901c:	697a      	ldr	r2, [r7, #20]
 800901e:	429a      	cmp	r2, r3
 8009020:	d307      	bcc.n	8009032 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f003 0301 	and.w	r3, r3, #1
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1f2      	bne.n	8009016 <HAL_DMA_IRQHandler+0x2ca>
 8009030:	e000      	b.n	8009034 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8009032:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009048:	2b00      	cmp	r3, #0
 800904a:	d005      	beq.n	8009058 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	4798      	blx	r3
 8009054:	e000      	b.n	8009058 <HAL_DMA_IRQHandler+0x30c>
        return;
 8009056:	bf00      	nop
    }
  }
}
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop

08009060 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800906c:	4618      	mov	r0, r3
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009078:	b480      	push	{r7}
 800907a:	b085      	sub	sp, #20
 800907c:	af00      	add	r7, sp, #0
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	607a      	str	r2, [r7, #4]
 8009084:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009094:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	2b40      	cmp	r3, #64	; 0x40
 80090a4:	d108      	bne.n	80090b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68ba      	ldr	r2, [r7, #8]
 80090b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80090b6:	e007      	b.n	80090c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	68ba      	ldr	r2, [r7, #8]
 80090be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	60da      	str	r2, [r3, #12]
}
 80090c8:	bf00      	nop
 80090ca:	3714      	adds	r7, #20
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	3b10      	subs	r3, #16
 80090e4:	4a14      	ldr	r2, [pc, #80]	; (8009138 <DMA_CalcBaseAndBitshift+0x64>)
 80090e6:	fba2 2303 	umull	r2, r3, r2, r3
 80090ea:	091b      	lsrs	r3, r3, #4
 80090ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80090ee:	4a13      	ldr	r2, [pc, #76]	; (800913c <DMA_CalcBaseAndBitshift+0x68>)
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	4413      	add	r3, r2
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	461a      	mov	r2, r3
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2b03      	cmp	r3, #3
 8009100:	d909      	bls.n	8009116 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800910a:	f023 0303 	bic.w	r3, r3, #3
 800910e:	1d1a      	adds	r2, r3, #4
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	659a      	str	r2, [r3, #88]	; 0x58
 8009114:	e007      	b.n	8009126 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800911e:	f023 0303 	bic.w	r3, r3, #3
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800912a:	4618      	mov	r0, r3
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	aaaaaaab 	.word	0xaaaaaaab
 800913c:	080184a8 	.word	0x080184a8

08009140 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009148:	2300      	movs	r3, #0
 800914a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009150:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	699b      	ldr	r3, [r3, #24]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d11f      	bne.n	800919a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	2b03      	cmp	r3, #3
 800915e:	d855      	bhi.n	800920c <DMA_CheckFifoParam+0xcc>
 8009160:	a201      	add	r2, pc, #4	; (adr r2, 8009168 <DMA_CheckFifoParam+0x28>)
 8009162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009166:	bf00      	nop
 8009168:	08009179 	.word	0x08009179
 800916c:	0800918b 	.word	0x0800918b
 8009170:	08009179 	.word	0x08009179
 8009174:	0800920d 	.word	0x0800920d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800917c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009180:	2b00      	cmp	r3, #0
 8009182:	d045      	beq.n	8009210 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009188:	e042      	b.n	8009210 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800918e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009192:	d13f      	bne.n	8009214 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009198:	e03c      	b.n	8009214 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	699b      	ldr	r3, [r3, #24]
 800919e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091a2:	d121      	bne.n	80091e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	2b03      	cmp	r3, #3
 80091a8:	d836      	bhi.n	8009218 <DMA_CheckFifoParam+0xd8>
 80091aa:	a201      	add	r2, pc, #4	; (adr r2, 80091b0 <DMA_CheckFifoParam+0x70>)
 80091ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b0:	080091c1 	.word	0x080091c1
 80091b4:	080091c7 	.word	0x080091c7
 80091b8:	080091c1 	.word	0x080091c1
 80091bc:	080091d9 	.word	0x080091d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	73fb      	strb	r3, [r7, #15]
      break;
 80091c4:	e02f      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d024      	beq.n	800921c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80091d6:	e021      	b.n	800921c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80091e0:	d11e      	bne.n	8009220 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80091e2:	2301      	movs	r3, #1
 80091e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80091e6:	e01b      	b.n	8009220 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	d902      	bls.n	80091f4 <DMA_CheckFifoParam+0xb4>
 80091ee:	2b03      	cmp	r3, #3
 80091f0:	d003      	beq.n	80091fa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80091f2:	e018      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	73fb      	strb	r3, [r7, #15]
      break;
 80091f8:	e015      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009202:	2b00      	cmp	r3, #0
 8009204:	d00e      	beq.n	8009224 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	73fb      	strb	r3, [r7, #15]
      break;
 800920a:	e00b      	b.n	8009224 <DMA_CheckFifoParam+0xe4>
      break;
 800920c:	bf00      	nop
 800920e:	e00a      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      break;
 8009210:	bf00      	nop
 8009212:	e008      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      break;
 8009214:	bf00      	nop
 8009216:	e006      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      break;
 8009218:	bf00      	nop
 800921a:	e004      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      break;
 800921c:	bf00      	nop
 800921e:	e002      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      break;   
 8009220:	bf00      	nop
 8009222:	e000      	b.n	8009226 <DMA_CheckFifoParam+0xe6>
      break;
 8009224:	bf00      	nop
    }
  } 
  
  return status; 
 8009226:	7bfb      	ldrb	r3, [r7, #15]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3714      	adds	r7, #20
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009234:	b480      	push	{r7}
 8009236:	b089      	sub	sp, #36	; 0x24
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800923e:	2300      	movs	r3, #0
 8009240:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009242:	2300      	movs	r3, #0
 8009244:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009246:	2300      	movs	r3, #0
 8009248:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800924a:	2300      	movs	r3, #0
 800924c:	61fb      	str	r3, [r7, #28]
 800924e:	e177      	b.n	8009540 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009250:	2201      	movs	r2, #1
 8009252:	69fb      	ldr	r3, [r7, #28]
 8009254:	fa02 f303 	lsl.w	r3, r2, r3
 8009258:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	4013      	ands	r3, r2
 8009262:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009264:	693a      	ldr	r2, [r7, #16]
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	429a      	cmp	r2, r3
 800926a:	f040 8166 	bne.w	800953a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	2b01      	cmp	r3, #1
 8009274:	d00b      	beq.n	800928e <HAL_GPIO_Init+0x5a>
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	2b02      	cmp	r3, #2
 800927c:	d007      	beq.n	800928e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009282:	2b11      	cmp	r3, #17
 8009284:	d003      	beq.n	800928e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	2b12      	cmp	r3, #18
 800928c:	d130      	bne.n	80092f0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	005b      	lsls	r3, r3, #1
 8009298:	2203      	movs	r2, #3
 800929a:	fa02 f303 	lsl.w	r3, r2, r3
 800929e:	43db      	mvns	r3, r3
 80092a0:	69ba      	ldr	r2, [r7, #24]
 80092a2:	4013      	ands	r3, r2
 80092a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	68da      	ldr	r2, [r3, #12]
 80092aa:	69fb      	ldr	r3, [r7, #28]
 80092ac:	005b      	lsls	r3, r3, #1
 80092ae:	fa02 f303 	lsl.w	r3, r2, r3
 80092b2:	69ba      	ldr	r2, [r7, #24]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	69ba      	ldr	r2, [r7, #24]
 80092bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80092c4:	2201      	movs	r2, #1
 80092c6:	69fb      	ldr	r3, [r7, #28]
 80092c8:	fa02 f303 	lsl.w	r3, r2, r3
 80092cc:	43db      	mvns	r3, r3
 80092ce:	69ba      	ldr	r2, [r7, #24]
 80092d0:	4013      	ands	r3, r2
 80092d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	091b      	lsrs	r3, r3, #4
 80092da:	f003 0201 	and.w	r2, r3, #1
 80092de:	69fb      	ldr	r3, [r7, #28]
 80092e0:	fa02 f303 	lsl.w	r3, r2, r3
 80092e4:	69ba      	ldr	r2, [r7, #24]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	69ba      	ldr	r2, [r7, #24]
 80092ee:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	68db      	ldr	r3, [r3, #12]
 80092f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	005b      	lsls	r3, r3, #1
 80092fa:	2203      	movs	r2, #3
 80092fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009300:	43db      	mvns	r3, r3
 8009302:	69ba      	ldr	r2, [r7, #24]
 8009304:	4013      	ands	r3, r2
 8009306:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	689a      	ldr	r2, [r3, #8]
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	005b      	lsls	r3, r3, #1
 8009310:	fa02 f303 	lsl.w	r3, r2, r3
 8009314:	69ba      	ldr	r2, [r7, #24]
 8009316:	4313      	orrs	r3, r2
 8009318:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	69ba      	ldr	r2, [r7, #24]
 800931e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	2b02      	cmp	r3, #2
 8009326:	d003      	beq.n	8009330 <HAL_GPIO_Init+0xfc>
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	2b12      	cmp	r3, #18
 800932e:	d123      	bne.n	8009378 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009330:	69fb      	ldr	r3, [r7, #28]
 8009332:	08da      	lsrs	r2, r3, #3
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	3208      	adds	r2, #8
 8009338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800933c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800933e:	69fb      	ldr	r3, [r7, #28]
 8009340:	f003 0307 	and.w	r3, r3, #7
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	220f      	movs	r2, #15
 8009348:	fa02 f303 	lsl.w	r3, r2, r3
 800934c:	43db      	mvns	r3, r3
 800934e:	69ba      	ldr	r2, [r7, #24]
 8009350:	4013      	ands	r3, r2
 8009352:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	691a      	ldr	r2, [r3, #16]
 8009358:	69fb      	ldr	r3, [r7, #28]
 800935a:	f003 0307 	and.w	r3, r3, #7
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	fa02 f303 	lsl.w	r3, r2, r3
 8009364:	69ba      	ldr	r2, [r7, #24]
 8009366:	4313      	orrs	r3, r2
 8009368:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	08da      	lsrs	r2, r3, #3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	3208      	adds	r2, #8
 8009372:	69b9      	ldr	r1, [r7, #24]
 8009374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	005b      	lsls	r3, r3, #1
 8009382:	2203      	movs	r2, #3
 8009384:	fa02 f303 	lsl.w	r3, r2, r3
 8009388:	43db      	mvns	r3, r3
 800938a:	69ba      	ldr	r2, [r7, #24]
 800938c:	4013      	ands	r3, r2
 800938e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	f003 0203 	and.w	r2, r3, #3
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	005b      	lsls	r3, r3, #1
 800939c:	fa02 f303 	lsl.w	r3, r2, r3
 80093a0:	69ba      	ldr	r2, [r7, #24]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	69ba      	ldr	r2, [r7, #24]
 80093aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 80c0 	beq.w	800953a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80093ba:	2300      	movs	r3, #0
 80093bc:	60fb      	str	r3, [r7, #12]
 80093be:	4b65      	ldr	r3, [pc, #404]	; (8009554 <HAL_GPIO_Init+0x320>)
 80093c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093c2:	4a64      	ldr	r2, [pc, #400]	; (8009554 <HAL_GPIO_Init+0x320>)
 80093c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80093c8:	6453      	str	r3, [r2, #68]	; 0x44
 80093ca:	4b62      	ldr	r3, [pc, #392]	; (8009554 <HAL_GPIO_Init+0x320>)
 80093cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093d2:	60fb      	str	r3, [r7, #12]
 80093d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80093d6:	4a60      	ldr	r2, [pc, #384]	; (8009558 <HAL_GPIO_Init+0x324>)
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	089b      	lsrs	r3, r3, #2
 80093dc:	3302      	adds	r3, #2
 80093de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80093e4:	69fb      	ldr	r3, [r7, #28]
 80093e6:	f003 0303 	and.w	r3, r3, #3
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	220f      	movs	r2, #15
 80093ee:	fa02 f303 	lsl.w	r3, r2, r3
 80093f2:	43db      	mvns	r3, r3
 80093f4:	69ba      	ldr	r2, [r7, #24]
 80093f6:	4013      	ands	r3, r2
 80093f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a57      	ldr	r2, [pc, #348]	; (800955c <HAL_GPIO_Init+0x328>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d037      	beq.n	8009472 <HAL_GPIO_Init+0x23e>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a56      	ldr	r2, [pc, #344]	; (8009560 <HAL_GPIO_Init+0x32c>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d031      	beq.n	800946e <HAL_GPIO_Init+0x23a>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a55      	ldr	r2, [pc, #340]	; (8009564 <HAL_GPIO_Init+0x330>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d02b      	beq.n	800946a <HAL_GPIO_Init+0x236>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a54      	ldr	r2, [pc, #336]	; (8009568 <HAL_GPIO_Init+0x334>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d025      	beq.n	8009466 <HAL_GPIO_Init+0x232>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a53      	ldr	r2, [pc, #332]	; (800956c <HAL_GPIO_Init+0x338>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d01f      	beq.n	8009462 <HAL_GPIO_Init+0x22e>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a52      	ldr	r2, [pc, #328]	; (8009570 <HAL_GPIO_Init+0x33c>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d019      	beq.n	800945e <HAL_GPIO_Init+0x22a>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a51      	ldr	r2, [pc, #324]	; (8009574 <HAL_GPIO_Init+0x340>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d013      	beq.n	800945a <HAL_GPIO_Init+0x226>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a50      	ldr	r2, [pc, #320]	; (8009578 <HAL_GPIO_Init+0x344>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d00d      	beq.n	8009456 <HAL_GPIO_Init+0x222>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	4a4f      	ldr	r2, [pc, #316]	; (800957c <HAL_GPIO_Init+0x348>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d007      	beq.n	8009452 <HAL_GPIO_Init+0x21e>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	4a4e      	ldr	r2, [pc, #312]	; (8009580 <HAL_GPIO_Init+0x34c>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d101      	bne.n	800944e <HAL_GPIO_Init+0x21a>
 800944a:	2309      	movs	r3, #9
 800944c:	e012      	b.n	8009474 <HAL_GPIO_Init+0x240>
 800944e:	230a      	movs	r3, #10
 8009450:	e010      	b.n	8009474 <HAL_GPIO_Init+0x240>
 8009452:	2308      	movs	r3, #8
 8009454:	e00e      	b.n	8009474 <HAL_GPIO_Init+0x240>
 8009456:	2307      	movs	r3, #7
 8009458:	e00c      	b.n	8009474 <HAL_GPIO_Init+0x240>
 800945a:	2306      	movs	r3, #6
 800945c:	e00a      	b.n	8009474 <HAL_GPIO_Init+0x240>
 800945e:	2305      	movs	r3, #5
 8009460:	e008      	b.n	8009474 <HAL_GPIO_Init+0x240>
 8009462:	2304      	movs	r3, #4
 8009464:	e006      	b.n	8009474 <HAL_GPIO_Init+0x240>
 8009466:	2303      	movs	r3, #3
 8009468:	e004      	b.n	8009474 <HAL_GPIO_Init+0x240>
 800946a:	2302      	movs	r3, #2
 800946c:	e002      	b.n	8009474 <HAL_GPIO_Init+0x240>
 800946e:	2301      	movs	r3, #1
 8009470:	e000      	b.n	8009474 <HAL_GPIO_Init+0x240>
 8009472:	2300      	movs	r3, #0
 8009474:	69fa      	ldr	r2, [r7, #28]
 8009476:	f002 0203 	and.w	r2, r2, #3
 800947a:	0092      	lsls	r2, r2, #2
 800947c:	4093      	lsls	r3, r2
 800947e:	69ba      	ldr	r2, [r7, #24]
 8009480:	4313      	orrs	r3, r2
 8009482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009484:	4934      	ldr	r1, [pc, #208]	; (8009558 <HAL_GPIO_Init+0x324>)
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	089b      	lsrs	r3, r3, #2
 800948a:	3302      	adds	r3, #2
 800948c:	69ba      	ldr	r2, [r7, #24]
 800948e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009492:	4b3c      	ldr	r3, [pc, #240]	; (8009584 <HAL_GPIO_Init+0x350>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	43db      	mvns	r3, r3
 800949c:	69ba      	ldr	r2, [r7, #24]
 800949e:	4013      	ands	r3, r2
 80094a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80094ae:	69ba      	ldr	r2, [r7, #24]
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80094b6:	4a33      	ldr	r2, [pc, #204]	; (8009584 <HAL_GPIO_Init+0x350>)
 80094b8:	69bb      	ldr	r3, [r7, #24]
 80094ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80094bc:	4b31      	ldr	r3, [pc, #196]	; (8009584 <HAL_GPIO_Init+0x350>)
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	43db      	mvns	r3, r3
 80094c6:	69ba      	ldr	r2, [r7, #24]
 80094c8:	4013      	ands	r3, r2
 80094ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d003      	beq.n	80094e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80094d8:	69ba      	ldr	r2, [r7, #24]
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	4313      	orrs	r3, r2
 80094de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80094e0:	4a28      	ldr	r2, [pc, #160]	; (8009584 <HAL_GPIO_Init+0x350>)
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80094e6:	4b27      	ldr	r3, [pc, #156]	; (8009584 <HAL_GPIO_Init+0x350>)
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	43db      	mvns	r3, r3
 80094f0:	69ba      	ldr	r2, [r7, #24]
 80094f2:	4013      	ands	r3, r2
 80094f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d003      	beq.n	800950a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8009502:	69ba      	ldr	r2, [r7, #24]
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	4313      	orrs	r3, r2
 8009508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800950a:	4a1e      	ldr	r2, [pc, #120]	; (8009584 <HAL_GPIO_Init+0x350>)
 800950c:	69bb      	ldr	r3, [r7, #24]
 800950e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009510:	4b1c      	ldr	r3, [pc, #112]	; (8009584 <HAL_GPIO_Init+0x350>)
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	43db      	mvns	r3, r3
 800951a:	69ba      	ldr	r2, [r7, #24]
 800951c:	4013      	ands	r3, r2
 800951e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009528:	2b00      	cmp	r3, #0
 800952a:	d003      	beq.n	8009534 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800952c:	69ba      	ldr	r2, [r7, #24]
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	4313      	orrs	r3, r2
 8009532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009534:	4a13      	ldr	r2, [pc, #76]	; (8009584 <HAL_GPIO_Init+0x350>)
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	3301      	adds	r3, #1
 800953e:	61fb      	str	r3, [r7, #28]
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	2b0f      	cmp	r3, #15
 8009544:	f67f ae84 	bls.w	8009250 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009548:	bf00      	nop
 800954a:	3724      	adds	r7, #36	; 0x24
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr
 8009554:	40023800 	.word	0x40023800
 8009558:	40013800 	.word	0x40013800
 800955c:	40020000 	.word	0x40020000
 8009560:	40020400 	.word	0x40020400
 8009564:	40020800 	.word	0x40020800
 8009568:	40020c00 	.word	0x40020c00
 800956c:	40021000 	.word	0x40021000
 8009570:	40021400 	.word	0x40021400
 8009574:	40021800 	.word	0x40021800
 8009578:	40021c00 	.word	0x40021c00
 800957c:	40022000 	.word	0x40022000
 8009580:	40022400 	.word	0x40022400
 8009584:	40013c00 	.word	0x40013c00

08009588 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	460b      	mov	r3, r1
 8009592:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	691a      	ldr	r2, [r3, #16]
 8009598:	887b      	ldrh	r3, [r7, #2]
 800959a:	4013      	ands	r3, r2
 800959c:	2b00      	cmp	r3, #0
 800959e:	d002      	beq.n	80095a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80095a0:	2301      	movs	r3, #1
 80095a2:	73fb      	strb	r3, [r7, #15]
 80095a4:	e001      	b.n	80095aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80095a6:	2300      	movs	r3, #0
 80095a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80095aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3714      	adds	r7, #20
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	460b      	mov	r3, r1
 80095c2:	807b      	strh	r3, [r7, #2]
 80095c4:	4613      	mov	r3, r2
 80095c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80095c8:	787b      	ldrb	r3, [r7, #1]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d003      	beq.n	80095d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80095ce:	887a      	ldrh	r2, [r7, #2]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80095d4:	e003      	b.n	80095de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80095d6:	887b      	ldrh	r3, [r7, #2]
 80095d8:	041a      	lsls	r2, r3, #16
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	619a      	str	r2, [r3, #24]
}
 80095de:	bf00      	nop
 80095e0:	370c      	adds	r7, #12
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr
	...

080095ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e11f      	b.n	800983e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009604:	b2db      	uxtb	r3, r3
 8009606:	2b00      	cmp	r3, #0
 8009608:	d106      	bne.n	8009618 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7fc fd24 	bl	8006060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2224      	movs	r2, #36	; 0x24
 800961c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681a      	ldr	r2, [r3, #0]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0201 	bic.w	r2, r2, #1
 800962e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800963e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800964e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009650:	f001 f96e 	bl	800a930 <HAL_RCC_GetPCLK1Freq>
 8009654:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	4a7b      	ldr	r2, [pc, #492]	; (8009848 <HAL_I2C_Init+0x25c>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d807      	bhi.n	8009670 <HAL_I2C_Init+0x84>
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	4a7a      	ldr	r2, [pc, #488]	; (800984c <HAL_I2C_Init+0x260>)
 8009664:	4293      	cmp	r3, r2
 8009666:	bf94      	ite	ls
 8009668:	2301      	movls	r3, #1
 800966a:	2300      	movhi	r3, #0
 800966c:	b2db      	uxtb	r3, r3
 800966e:	e006      	b.n	800967e <HAL_I2C_Init+0x92>
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	4a77      	ldr	r2, [pc, #476]	; (8009850 <HAL_I2C_Init+0x264>)
 8009674:	4293      	cmp	r3, r2
 8009676:	bf94      	ite	ls
 8009678:	2301      	movls	r3, #1
 800967a:	2300      	movhi	r3, #0
 800967c:	b2db      	uxtb	r3, r3
 800967e:	2b00      	cmp	r3, #0
 8009680:	d001      	beq.n	8009686 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	e0db      	b.n	800983e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	4a72      	ldr	r2, [pc, #456]	; (8009854 <HAL_I2C_Init+0x268>)
 800968a:	fba2 2303 	umull	r2, r3, r2, r3
 800968e:	0c9b      	lsrs	r3, r3, #18
 8009690:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	68ba      	ldr	r2, [r7, #8]
 80096a2:	430a      	orrs	r2, r1
 80096a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	6a1b      	ldr	r3, [r3, #32]
 80096ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	4a64      	ldr	r2, [pc, #400]	; (8009848 <HAL_I2C_Init+0x25c>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d802      	bhi.n	80096c0 <HAL_I2C_Init+0xd4>
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	3301      	adds	r3, #1
 80096be:	e009      	b.n	80096d4 <HAL_I2C_Init+0xe8>
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80096c6:	fb02 f303 	mul.w	r3, r2, r3
 80096ca:	4a63      	ldr	r2, [pc, #396]	; (8009858 <HAL_I2C_Init+0x26c>)
 80096cc:	fba2 2303 	umull	r2, r3, r2, r3
 80096d0:	099b      	lsrs	r3, r3, #6
 80096d2:	3301      	adds	r3, #1
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	6812      	ldr	r2, [r2, #0]
 80096d8:	430b      	orrs	r3, r1
 80096da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	69db      	ldr	r3, [r3, #28]
 80096e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80096e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	4956      	ldr	r1, [pc, #344]	; (8009848 <HAL_I2C_Init+0x25c>)
 80096f0:	428b      	cmp	r3, r1
 80096f2:	d80d      	bhi.n	8009710 <HAL_I2C_Init+0x124>
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	1e59      	subs	r1, r3, #1
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	005b      	lsls	r3, r3, #1
 80096fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8009702:	3301      	adds	r3, #1
 8009704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009708:	2b04      	cmp	r3, #4
 800970a:	bf38      	it	cc
 800970c:	2304      	movcc	r3, #4
 800970e:	e04f      	b.n	80097b0 <HAL_I2C_Init+0x1c4>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	689b      	ldr	r3, [r3, #8]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d111      	bne.n	800973c <HAL_I2C_Init+0x150>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	1e58      	subs	r0, r3, #1
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6859      	ldr	r1, [r3, #4]
 8009720:	460b      	mov	r3, r1
 8009722:	005b      	lsls	r3, r3, #1
 8009724:	440b      	add	r3, r1
 8009726:	fbb0 f3f3 	udiv	r3, r0, r3
 800972a:	3301      	adds	r3, #1
 800972c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009730:	2b00      	cmp	r3, #0
 8009732:	bf0c      	ite	eq
 8009734:	2301      	moveq	r3, #1
 8009736:	2300      	movne	r3, #0
 8009738:	b2db      	uxtb	r3, r3
 800973a:	e012      	b.n	8009762 <HAL_I2C_Init+0x176>
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	1e58      	subs	r0, r3, #1
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6859      	ldr	r1, [r3, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	009b      	lsls	r3, r3, #2
 8009748:	440b      	add	r3, r1
 800974a:	0099      	lsls	r1, r3, #2
 800974c:	440b      	add	r3, r1
 800974e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009752:	3301      	adds	r3, #1
 8009754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009758:	2b00      	cmp	r3, #0
 800975a:	bf0c      	ite	eq
 800975c:	2301      	moveq	r3, #1
 800975e:	2300      	movne	r3, #0
 8009760:	b2db      	uxtb	r3, r3
 8009762:	2b00      	cmp	r3, #0
 8009764:	d001      	beq.n	800976a <HAL_I2C_Init+0x17e>
 8009766:	2301      	movs	r3, #1
 8009768:	e022      	b.n	80097b0 <HAL_I2C_Init+0x1c4>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d10e      	bne.n	8009790 <HAL_I2C_Init+0x1a4>
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	1e58      	subs	r0, r3, #1
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6859      	ldr	r1, [r3, #4]
 800977a:	460b      	mov	r3, r1
 800977c:	005b      	lsls	r3, r3, #1
 800977e:	440b      	add	r3, r1
 8009780:	fbb0 f3f3 	udiv	r3, r0, r3
 8009784:	3301      	adds	r3, #1
 8009786:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800978a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800978e:	e00f      	b.n	80097b0 <HAL_I2C_Init+0x1c4>
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	1e58      	subs	r0, r3, #1
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6859      	ldr	r1, [r3, #4]
 8009798:	460b      	mov	r3, r1
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	440b      	add	r3, r1
 800979e:	0099      	lsls	r1, r3, #2
 80097a0:	440b      	add	r3, r1
 80097a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80097a6:	3301      	adds	r3, #1
 80097a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80097b0:	6879      	ldr	r1, [r7, #4]
 80097b2:	6809      	ldr	r1, [r1, #0]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	69da      	ldr	r2, [r3, #28]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6a1b      	ldr	r3, [r3, #32]
 80097ca:	431a      	orrs	r2, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80097de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	6911      	ldr	r1, [r2, #16]
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	68d2      	ldr	r2, [r2, #12]
 80097ea:	4311      	orrs	r1, r2
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	6812      	ldr	r2, [r2, #0]
 80097f0:	430b      	orrs	r3, r1
 80097f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	695a      	ldr	r2, [r3, #20]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	431a      	orrs	r2, r3
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	430a      	orrs	r2, r1
 800980e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0201 	orr.w	r2, r2, #1
 800981e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2220      	movs	r2, #32
 800982a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2200      	movs	r2, #0
 8009832:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	3710      	adds	r7, #16
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
 8009846:	bf00      	nop
 8009848:	000186a0 	.word	0x000186a0
 800984c:	001e847f 	.word	0x001e847f
 8009850:	003d08ff 	.word	0x003d08ff
 8009854:	431bde83 	.word	0x431bde83
 8009858:	10624dd3 	.word	0x10624dd3

0800985c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b088      	sub	sp, #32
 8009860:	af02      	add	r7, sp, #8
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	607a      	str	r2, [r7, #4]
 8009866:	461a      	mov	r2, r3
 8009868:	460b      	mov	r3, r1
 800986a:	817b      	strh	r3, [r7, #10]
 800986c:	4613      	mov	r3, r2
 800986e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009870:	f7fe fc00 	bl	8008074 <HAL_GetTick>
 8009874:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800987c:	b2db      	uxtb	r3, r3
 800987e:	2b20      	cmp	r3, #32
 8009880:	f040 80e0 	bne.w	8009a44 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	2319      	movs	r3, #25
 800988a:	2201      	movs	r2, #1
 800988c:	4970      	ldr	r1, [pc, #448]	; (8009a50 <HAL_I2C_Master_Transmit+0x1f4>)
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f000 fc58 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d001      	beq.n	800989e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800989a:	2302      	movs	r3, #2
 800989c:	e0d3      	b.n	8009a46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d101      	bne.n	80098ac <HAL_I2C_Master_Transmit+0x50>
 80098a8:	2302      	movs	r3, #2
 80098aa:	e0cc      	b.n	8009a46 <HAL_I2C_Master_Transmit+0x1ea>
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d007      	beq.n	80098d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f042 0201 	orr.w	r2, r2, #1
 80098d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80098e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2221      	movs	r2, #33	; 0x21
 80098e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2210      	movs	r2, #16
 80098ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2200      	movs	r2, #0
 80098f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	893a      	ldrh	r2, [r7, #8]
 8009902:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009908:	b29a      	uxth	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	4a50      	ldr	r2, [pc, #320]	; (8009a54 <HAL_I2C_Master_Transmit+0x1f8>)
 8009912:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009914:	8979      	ldrh	r1, [r7, #10]
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	6a3a      	ldr	r2, [r7, #32]
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f000 fac2 	bl	8009ea4 <I2C_MasterRequestWrite>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d001      	beq.n	800992a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e08d      	b.n	8009a46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800992a:	2300      	movs	r3, #0
 800992c:	613b      	str	r3, [r7, #16]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	695b      	ldr	r3, [r3, #20]
 8009934:	613b      	str	r3, [r7, #16]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	699b      	ldr	r3, [r3, #24]
 800993c:	613b      	str	r3, [r7, #16]
 800993e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009940:	e066      	b.n	8009a10 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	6a39      	ldr	r1, [r7, #32]
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f000 fcd2 	bl	800a2f0 <I2C_WaitOnTXEFlagUntilTimeout>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00d      	beq.n	800996e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009956:	2b04      	cmp	r3, #4
 8009958:	d107      	bne.n	800996a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009968:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e06b      	b.n	8009a46 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009972:	781a      	ldrb	r2, [r3, #0]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800997e:	1c5a      	adds	r2, r3, #1
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009988:	b29b      	uxth	r3, r3
 800998a:	3b01      	subs	r3, #1
 800998c:	b29a      	uxth	r2, r3
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009996:	3b01      	subs	r3, #1
 8009998:	b29a      	uxth	r2, r3
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	695b      	ldr	r3, [r3, #20]
 80099a4:	f003 0304 	and.w	r3, r3, #4
 80099a8:	2b04      	cmp	r3, #4
 80099aa:	d11b      	bne.n	80099e4 <HAL_I2C_Master_Transmit+0x188>
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d017      	beq.n	80099e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b8:	781a      	ldrb	r2, [r3, #0]
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c4:	1c5a      	adds	r2, r3, #1
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099ce:	b29b      	uxth	r3, r3
 80099d0:	3b01      	subs	r3, #1
 80099d2:	b29a      	uxth	r2, r3
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099dc:	3b01      	subs	r3, #1
 80099de:	b29a      	uxth	r2, r3
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80099e4:	697a      	ldr	r2, [r7, #20]
 80099e6:	6a39      	ldr	r1, [r7, #32]
 80099e8:	68f8      	ldr	r0, [r7, #12]
 80099ea:	f000 fcc2 	bl	800a372 <I2C_WaitOnBTFFlagUntilTimeout>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d00d      	beq.n	8009a10 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099f8:	2b04      	cmp	r3, #4
 80099fa:	d107      	bne.n	8009a0c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681a      	ldr	r2, [r3, #0]
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a0a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	e01a      	b.n	8009a46 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d194      	bne.n	8009942 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009a40:	2300      	movs	r3, #0
 8009a42:	e000      	b.n	8009a46 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009a44:	2302      	movs	r3, #2
  }
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3718      	adds	r7, #24
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	00100002 	.word	0x00100002
 8009a54:	ffff0000 	.word	0xffff0000

08009a58 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08c      	sub	sp, #48	; 0x30
 8009a5c:	af02      	add	r7, sp, #8
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	607a      	str	r2, [r7, #4]
 8009a62:	461a      	mov	r2, r3
 8009a64:	460b      	mov	r3, r1
 8009a66:	817b      	strh	r3, [r7, #10]
 8009a68:	4613      	mov	r3, r2
 8009a6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009a6c:	f7fe fb02 	bl	8008074 <HAL_GetTick>
 8009a70:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b20      	cmp	r3, #32
 8009a7c:	f040 820b 	bne.w	8009e96 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a82:	9300      	str	r3, [sp, #0]
 8009a84:	2319      	movs	r3, #25
 8009a86:	2201      	movs	r2, #1
 8009a88:	497c      	ldr	r1, [pc, #496]	; (8009c7c <HAL_I2C_Master_Receive+0x224>)
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	f000 fb5a 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 8009a90:	4603      	mov	r3, r0
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d001      	beq.n	8009a9a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009a96:	2302      	movs	r3, #2
 8009a98:	e1fe      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	d101      	bne.n	8009aa8 <HAL_I2C_Master_Receive+0x50>
 8009aa4:	2302      	movs	r3, #2
 8009aa6:	e1f7      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d007      	beq.n	8009ace <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f042 0201 	orr.w	r2, r2, #1
 8009acc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009adc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2222      	movs	r2, #34	; 0x22
 8009ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2210      	movs	r2, #16
 8009aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2200      	movs	r2, #0
 8009af2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	893a      	ldrh	r2, [r7, #8]
 8009afe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b04:	b29a      	uxth	r2, r3
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	4a5c      	ldr	r2, [pc, #368]	; (8009c80 <HAL_I2C_Master_Receive+0x228>)
 8009b0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009b10:	8979      	ldrh	r1, [r7, #10]
 8009b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b16:	68f8      	ldr	r0, [r7, #12]
 8009b18:	f000 fa46 	bl	8009fa8 <I2C_MasterRequestRead>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d001      	beq.n	8009b26 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e1b8      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d113      	bne.n	8009b56 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b2e:	2300      	movs	r3, #0
 8009b30:	623b      	str	r3, [r7, #32]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	695b      	ldr	r3, [r3, #20]
 8009b38:	623b      	str	r3, [r7, #32]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	623b      	str	r3, [r7, #32]
 8009b42:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b52:	601a      	str	r2, [r3, #0]
 8009b54:	e18c      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d11b      	bne.n	8009b96 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b6e:	2300      	movs	r3, #0
 8009b70:	61fb      	str	r3, [r7, #28]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	695b      	ldr	r3, [r3, #20]
 8009b78:	61fb      	str	r3, [r7, #28]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	699b      	ldr	r3, [r3, #24]
 8009b80:	61fb      	str	r3, [r7, #28]
 8009b82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b92:	601a      	str	r2, [r3, #0]
 8009b94:	e16c      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b9a:	2b02      	cmp	r3, #2
 8009b9c:	d11b      	bne.n	8009bd6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681a      	ldr	r2, [r3, #0]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009bbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	61bb      	str	r3, [r7, #24]
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	695b      	ldr	r3, [r3, #20]
 8009bc8:	61bb      	str	r3, [r7, #24]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	699b      	ldr	r3, [r3, #24]
 8009bd0:	61bb      	str	r3, [r7, #24]
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	e14c      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009be4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009be6:	2300      	movs	r3, #0
 8009be8:	617b      	str	r3, [r7, #20]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	695b      	ldr	r3, [r3, #20]
 8009bf0:	617b      	str	r3, [r7, #20]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	617b      	str	r3, [r7, #20]
 8009bfa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009bfc:	e138      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c02:	2b03      	cmp	r3, #3
 8009c04:	f200 80f1 	bhi.w	8009dea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d123      	bne.n	8009c58 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c14:	68f8      	ldr	r0, [r7, #12]
 8009c16:	f000 fbed 	bl	800a3f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d001      	beq.n	8009c24 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e139      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	691a      	ldr	r2, [r3, #16]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c2e:	b2d2      	uxtb	r2, r2
 8009c30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c36:	1c5a      	adds	r2, r3, #1
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c40:	3b01      	subs	r3, #1
 8009c42:	b29a      	uxth	r2, r3
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009c56:	e10b      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c5c:	2b02      	cmp	r3, #2
 8009c5e:	d14e      	bne.n	8009cfe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c62:	9300      	str	r3, [sp, #0]
 8009c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c66:	2200      	movs	r2, #0
 8009c68:	4906      	ldr	r1, [pc, #24]	; (8009c84 <HAL_I2C_Master_Receive+0x22c>)
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	f000 fa6a 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 8009c70:	4603      	mov	r3, r0
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d008      	beq.n	8009c88 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	e10e      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
 8009c7a:	bf00      	nop
 8009c7c:	00100002 	.word	0x00100002
 8009c80:	ffff0000 	.word	0xffff0000
 8009c84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	691a      	ldr	r2, [r3, #16]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca2:	b2d2      	uxtb	r2, r2
 8009ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009caa:	1c5a      	adds	r2, r3, #1
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	b29a      	uxth	r2, r3
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	b29a      	uxth	r2, r3
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	691a      	ldr	r2, [r3, #16]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd4:	b2d2      	uxtb	r2, r2
 8009cd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cdc:	1c5a      	adds	r2, r3, #1
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ce6:	3b01      	subs	r3, #1
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	b29a      	uxth	r2, r3
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009cfc:	e0b8      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d04:	2200      	movs	r2, #0
 8009d06:	4966      	ldr	r1, [pc, #408]	; (8009ea0 <HAL_I2C_Master_Receive+0x448>)
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f000 fa1b 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d001      	beq.n	8009d18 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	e0bf      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	691a      	ldr	r2, [r3, #16]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d32:	b2d2      	uxtb	r2, r2
 8009d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d44:	3b01      	subs	r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	3b01      	subs	r3, #1
 8009d54:	b29a      	uxth	r2, r3
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d5c:	9300      	str	r3, [sp, #0]
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d60:	2200      	movs	r2, #0
 8009d62:	494f      	ldr	r1, [pc, #316]	; (8009ea0 <HAL_I2C_Master_Receive+0x448>)
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f000 f9ed 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d001      	beq.n	8009d74 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009d70:	2301      	movs	r3, #1
 8009d72:	e091      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	691a      	ldr	r2, [r3, #16]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d8e:	b2d2      	uxtb	r2, r2
 8009d90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d96:	1c5a      	adds	r2, r3, #1
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009da0:	3b01      	subs	r3, #1
 8009da2:	b29a      	uxth	r2, r3
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	3b01      	subs	r3, #1
 8009db0:	b29a      	uxth	r2, r3
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	691a      	ldr	r2, [r3, #16]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc0:	b2d2      	uxtb	r2, r2
 8009dc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc8:	1c5a      	adds	r2, r3, #1
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	b29a      	uxth	r2, r3
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	3b01      	subs	r3, #1
 8009de2:	b29a      	uxth	r2, r3
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009de8:	e042      	b.n	8009e70 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009dee:	68f8      	ldr	r0, [r7, #12]
 8009df0:	f000 fb00 	bl	800a3f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d001      	beq.n	8009dfe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e04c      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	691a      	ldr	r2, [r3, #16]
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e08:	b2d2      	uxtb	r2, r2
 8009e0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e10:	1c5a      	adds	r2, r3, #1
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	b29a      	uxth	r2, r3
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	b29a      	uxth	r2, r3
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	695b      	ldr	r3, [r3, #20]
 8009e36:	f003 0304 	and.w	r3, r3, #4
 8009e3a:	2b04      	cmp	r3, #4
 8009e3c:	d118      	bne.n	8009e70 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	691a      	ldr	r2, [r3, #16]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e48:	b2d2      	uxtb	r2, r2
 8009e4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e50:	1c5a      	adds	r2, r3, #1
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	b29a      	uxth	r2, r3
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	b29a      	uxth	r2, r3
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f47f aec2 	bne.w	8009bfe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2220      	movs	r2, #32
 8009e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2200      	movs	r2, #0
 8009e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009e92:	2300      	movs	r3, #0
 8009e94:	e000      	b.n	8009e98 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009e96:	2302      	movs	r3, #2
  }
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3728      	adds	r7, #40	; 0x28
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	00010004 	.word	0x00010004

08009ea4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b088      	sub	sp, #32
 8009ea8:	af02      	add	r7, sp, #8
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	607a      	str	r2, [r7, #4]
 8009eae:	603b      	str	r3, [r7, #0]
 8009eb0:	460b      	mov	r3, r1
 8009eb2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2b08      	cmp	r3, #8
 8009ebe:	d006      	beq.n	8009ece <I2C_MasterRequestWrite+0x2a>
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d003      	beq.n	8009ece <I2C_MasterRequestWrite+0x2a>
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009ecc:	d108      	bne.n	8009ee0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	681a      	ldr	r2, [r3, #0]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009edc:	601a      	str	r2, [r3, #0]
 8009ede:	e00b      	b.n	8009ef8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ee4:	2b12      	cmp	r3, #18
 8009ee6:	d107      	bne.n	8009ef8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ef6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	9300      	str	r3, [sp, #0]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f000 f91d 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00d      	beq.n	8009f2c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f1e:	d103      	bne.n	8009f28 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009f28:	2303      	movs	r3, #3
 8009f2a:	e035      	b.n	8009f98 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	691b      	ldr	r3, [r3, #16]
 8009f30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f34:	d108      	bne.n	8009f48 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009f36:	897b      	ldrh	r3, [r7, #10]
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009f44:	611a      	str	r2, [r3, #16]
 8009f46:	e01b      	b.n	8009f80 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009f48:	897b      	ldrh	r3, [r7, #10]
 8009f4a:	11db      	asrs	r3, r3, #7
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	f003 0306 	and.w	r3, r3, #6
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	f063 030f 	orn	r3, r3, #15
 8009f58:	b2da      	uxtb	r2, r3
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	490e      	ldr	r1, [pc, #56]	; (8009fa0 <I2C_MasterRequestWrite+0xfc>)
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f000 f943 	bl	800a1f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d001      	beq.n	8009f76 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009f72:	2301      	movs	r3, #1
 8009f74:	e010      	b.n	8009f98 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009f76:	897b      	ldrh	r3, [r7, #10]
 8009f78:	b2da      	uxtb	r2, r3
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	4907      	ldr	r1, [pc, #28]	; (8009fa4 <I2C_MasterRequestWrite+0x100>)
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f000 f933 	bl	800a1f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d001      	beq.n	8009f96 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	e000      	b.n	8009f98 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3718      	adds	r7, #24
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	00010008 	.word	0x00010008
 8009fa4:	00010002 	.word	0x00010002

08009fa8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b088      	sub	sp, #32
 8009fac:	af02      	add	r7, sp, #8
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	607a      	str	r2, [r7, #4]
 8009fb2:	603b      	str	r3, [r7, #0]
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fbc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	681a      	ldr	r2, [r3, #0]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009fcc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	2b08      	cmp	r3, #8
 8009fd2:	d006      	beq.n	8009fe2 <I2C_MasterRequestRead+0x3a>
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d003      	beq.n	8009fe2 <I2C_MasterRequestRead+0x3a>
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009fe0:	d108      	bne.n	8009ff4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	e00b      	b.n	800a00c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ff8:	2b11      	cmp	r3, #17
 8009ffa:	d107      	bne.n	800a00c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	681a      	ldr	r2, [r3, #0]
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a00a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 f893 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 800a01e:	4603      	mov	r3, r0
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00d      	beq.n	800a040 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a02e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a032:	d103      	bne.n	800a03c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a03a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a03c:	2303      	movs	r3, #3
 800a03e:	e079      	b.n	800a134 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	691b      	ldr	r3, [r3, #16]
 800a044:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a048:	d108      	bne.n	800a05c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a04a:	897b      	ldrh	r3, [r7, #10]
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	f043 0301 	orr.w	r3, r3, #1
 800a052:	b2da      	uxtb	r2, r3
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	611a      	str	r2, [r3, #16]
 800a05a:	e05f      	b.n	800a11c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a05c:	897b      	ldrh	r3, [r7, #10]
 800a05e:	11db      	asrs	r3, r3, #7
 800a060:	b2db      	uxtb	r3, r3
 800a062:	f003 0306 	and.w	r3, r3, #6
 800a066:	b2db      	uxtb	r3, r3
 800a068:	f063 030f 	orn	r3, r3, #15
 800a06c:	b2da      	uxtb	r2, r3
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	4930      	ldr	r1, [pc, #192]	; (800a13c <I2C_MasterRequestRead+0x194>)
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f000 f8b9 	bl	800a1f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d001      	beq.n	800a08a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	e054      	b.n	800a134 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a08a:	897b      	ldrh	r3, [r7, #10]
 800a08c:	b2da      	uxtb	r2, r3
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	4929      	ldr	r1, [pc, #164]	; (800a140 <I2C_MasterRequestRead+0x198>)
 800a09a:	68f8      	ldr	r0, [r7, #12]
 800a09c:	f000 f8a9 	bl	800a1f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d001      	beq.n	800a0aa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e044      	b.n	800a134 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	613b      	str	r3, [r7, #16]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	695b      	ldr	r3, [r3, #20]
 800a0b4:	613b      	str	r3, [r7, #16]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	699b      	ldr	r3, [r3, #24]
 800a0bc:	613b      	str	r3, [r7, #16]
 800a0be:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a0ce:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f000 f831 	bl	800a144 <I2C_WaitOnFlagUntilTimeout>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d00d      	beq.n	800a104 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0f6:	d103      	bne.n	800a100 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a0fe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800a100:	2303      	movs	r3, #3
 800a102:	e017      	b.n	800a134 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800a104:	897b      	ldrh	r3, [r7, #10]
 800a106:	11db      	asrs	r3, r3, #7
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	f003 0306 	and.w	r3, r3, #6
 800a10e:	b2db      	uxtb	r3, r3
 800a110:	f063 030e 	orn	r3, r3, #14
 800a114:	b2da      	uxtb	r2, r3
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	4907      	ldr	r1, [pc, #28]	; (800a140 <I2C_MasterRequestRead+0x198>)
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f000 f865 	bl	800a1f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d001      	beq.n	800a132 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	e000      	b.n	800a134 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800a132:	2300      	movs	r3, #0
}
 800a134:	4618      	mov	r0, r3
 800a136:	3718      	adds	r7, #24
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	00010008 	.word	0x00010008
 800a140:	00010002 	.word	0x00010002

0800a144 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	603b      	str	r3, [r7, #0]
 800a150:	4613      	mov	r3, r2
 800a152:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a154:	e025      	b.n	800a1a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a15c:	d021      	beq.n	800a1a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a15e:	f7fd ff89 	bl	8008074 <HAL_GetTick>
 800a162:	4602      	mov	r2, r0
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	1ad3      	subs	r3, r2, r3
 800a168:	683a      	ldr	r2, [r7, #0]
 800a16a:	429a      	cmp	r2, r3
 800a16c:	d302      	bcc.n	800a174 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d116      	bne.n	800a1a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2200      	movs	r2, #0
 800a178:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2220      	movs	r2, #32
 800a17e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	2200      	movs	r2, #0
 800a186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a18e:	f043 0220 	orr.w	r2, r3, #32
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2200      	movs	r2, #0
 800a19a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	e023      	b.n	800a1ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	0c1b      	lsrs	r3, r3, #16
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d10d      	bne.n	800a1c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	43da      	mvns	r2, r3
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	4013      	ands	r3, r2
 800a1b8:	b29b      	uxth	r3, r3
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	bf0c      	ite	eq
 800a1be:	2301      	moveq	r3, #1
 800a1c0:	2300      	movne	r3, #0
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	e00c      	b.n	800a1e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	43da      	mvns	r2, r3
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	bf0c      	ite	eq
 800a1da:	2301      	moveq	r3, #1
 800a1dc:	2300      	movne	r3, #0
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	79fb      	ldrb	r3, [r7, #7]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d0b6      	beq.n	800a156 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}

0800a1f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b084      	sub	sp, #16
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	60f8      	str	r0, [r7, #12]
 800a1fa:	60b9      	str	r1, [r7, #8]
 800a1fc:	607a      	str	r2, [r7, #4]
 800a1fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a200:	e051      	b.n	800a2a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	695b      	ldr	r3, [r3, #20]
 800a208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a20c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a210:	d123      	bne.n	800a25a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a220:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a22a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2200      	movs	r2, #0
 800a230:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2220      	movs	r2, #32
 800a236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2200      	movs	r2, #0
 800a23e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a246:	f043 0204 	orr.w	r2, r3, #4
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2200      	movs	r2, #0
 800a252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e046      	b.n	800a2e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a260:	d021      	beq.n	800a2a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a262:	f7fd ff07 	bl	8008074 <HAL_GetTick>
 800a266:	4602      	mov	r2, r0
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	1ad3      	subs	r3, r2, r3
 800a26c:	687a      	ldr	r2, [r7, #4]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d302      	bcc.n	800a278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d116      	bne.n	800a2a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	2200      	movs	r2, #0
 800a27c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2220      	movs	r2, #32
 800a282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a292:	f043 0220 	orr.w	r2, r3, #32
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	e020      	b.n	800a2e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	0c1b      	lsrs	r3, r3, #16
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d10c      	bne.n	800a2ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	43da      	mvns	r2, r3
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	b29b      	uxth	r3, r3
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	bf14      	ite	ne
 800a2c2:	2301      	movne	r3, #1
 800a2c4:	2300      	moveq	r3, #0
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	e00b      	b.n	800a2e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	699b      	ldr	r3, [r3, #24]
 800a2d0:	43da      	mvns	r2, r3
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	4013      	ands	r3, r2
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	bf14      	ite	ne
 800a2dc:	2301      	movne	r3, #1
 800a2de:	2300      	moveq	r3, #0
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d18d      	bne.n	800a202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a2e6:	2300      	movs	r3, #0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3710      	adds	r7, #16
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	60f8      	str	r0, [r7, #12]
 800a2f8:	60b9      	str	r1, [r7, #8]
 800a2fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a2fc:	e02d      	b.n	800a35a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f000 f8ce 	bl	800a4a0 <I2C_IsAcknowledgeFailed>
 800a304:	4603      	mov	r3, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	d001      	beq.n	800a30e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a30a:	2301      	movs	r3, #1
 800a30c:	e02d      	b.n	800a36a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a314:	d021      	beq.n	800a35a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a316:	f7fd fead 	bl	8008074 <HAL_GetTick>
 800a31a:	4602      	mov	r2, r0
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	1ad3      	subs	r3, r2, r3
 800a320:	68ba      	ldr	r2, [r7, #8]
 800a322:	429a      	cmp	r2, r3
 800a324:	d302      	bcc.n	800a32c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d116      	bne.n	800a35a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2200      	movs	r2, #0
 800a330:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	2220      	movs	r2, #32
 800a336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a346:	f043 0220 	orr.w	r2, r3, #32
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a356:	2301      	movs	r3, #1
 800a358:	e007      	b.n	800a36a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	695b      	ldr	r3, [r3, #20]
 800a360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a364:	2b80      	cmp	r3, #128	; 0x80
 800a366:	d1ca      	bne.n	800a2fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b084      	sub	sp, #16
 800a376:	af00      	add	r7, sp, #0
 800a378:	60f8      	str	r0, [r7, #12]
 800a37a:	60b9      	str	r1, [r7, #8]
 800a37c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a37e:	e02d      	b.n	800a3dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f000 f88d 	bl	800a4a0 <I2C_IsAcknowledgeFailed>
 800a386:	4603      	mov	r3, r0
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a38c:	2301      	movs	r3, #1
 800a38e:	e02d      	b.n	800a3ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a396:	d021      	beq.n	800a3dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a398:	f7fd fe6c 	bl	8008074 <HAL_GetTick>
 800a39c:	4602      	mov	r2, r0
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	1ad3      	subs	r3, r2, r3
 800a3a2:	68ba      	ldr	r2, [r7, #8]
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	d302      	bcc.n	800a3ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d116      	bne.n	800a3dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2220      	movs	r2, #32
 800a3b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3c8:	f043 0220 	orr.w	r2, r3, #32
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e007      	b.n	800a3ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	695b      	ldr	r3, [r3, #20]
 800a3e2:	f003 0304 	and.w	r3, r3, #4
 800a3e6:	2b04      	cmp	r3, #4
 800a3e8:	d1ca      	bne.n	800a380 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a400:	e042      	b.n	800a488 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	695b      	ldr	r3, [r3, #20]
 800a408:	f003 0310 	and.w	r3, r3, #16
 800a40c:	2b10      	cmp	r3, #16
 800a40e:	d119      	bne.n	800a444 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f06f 0210 	mvn.w	r2, #16
 800a418:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2200      	movs	r2, #0
 800a41e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2220      	movs	r2, #32
 800a424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	2200      	movs	r2, #0
 800a42c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a440:	2301      	movs	r3, #1
 800a442:	e029      	b.n	800a498 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a444:	f7fd fe16 	bl	8008074 <HAL_GetTick>
 800a448:	4602      	mov	r2, r0
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	1ad3      	subs	r3, r2, r3
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	429a      	cmp	r2, r3
 800a452:	d302      	bcc.n	800a45a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d116      	bne.n	800a488 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2200      	movs	r2, #0
 800a45e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	2220      	movs	r2, #32
 800a464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2200      	movs	r2, #0
 800a46c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a474:	f043 0220 	orr.w	r2, r3, #32
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	e007      	b.n	800a498 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	695b      	ldr	r3, [r3, #20]
 800a48e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a492:	2b40      	cmp	r3, #64	; 0x40
 800a494:	d1b5      	bne.n	800a402 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3710      	adds	r7, #16
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	695b      	ldr	r3, [r3, #20]
 800a4ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4b6:	d11b      	bne.n	800a4f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a4c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2220      	movs	r2, #32
 800a4cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4dc:	f043 0204 	orr.w	r2, r3, #4
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e000      	b.n	800a4f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a4f0:	2300      	movs	r3, #0
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	370c      	adds	r7, #12
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
	...

0800a500 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800a506:	2300      	movs	r3, #0
 800a508:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800a50a:	2300      	movs	r3, #0
 800a50c:	603b      	str	r3, [r7, #0]
 800a50e:	4b20      	ldr	r3, [pc, #128]	; (800a590 <HAL_PWREx_EnableOverDrive+0x90>)
 800a510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a512:	4a1f      	ldr	r2, [pc, #124]	; (800a590 <HAL_PWREx_EnableOverDrive+0x90>)
 800a514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a518:	6413      	str	r3, [r2, #64]	; 0x40
 800a51a:	4b1d      	ldr	r3, [pc, #116]	; (800a590 <HAL_PWREx_EnableOverDrive+0x90>)
 800a51c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a522:	603b      	str	r3, [r7, #0]
 800a524:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a526:	4b1b      	ldr	r3, [pc, #108]	; (800a594 <HAL_PWREx_EnableOverDrive+0x94>)
 800a528:	2201      	movs	r2, #1
 800a52a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a52c:	f7fd fda2 	bl	8008074 <HAL_GetTick>
 800a530:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a532:	e009      	b.n	800a548 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a534:	f7fd fd9e 	bl	8008074 <HAL_GetTick>
 800a538:	4602      	mov	r2, r0
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	1ad3      	subs	r3, r2, r3
 800a53e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a542:	d901      	bls.n	800a548 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800a544:	2303      	movs	r3, #3
 800a546:	e01f      	b.n	800a588 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a548:	4b13      	ldr	r3, [pc, #76]	; (800a598 <HAL_PWREx_EnableOverDrive+0x98>)
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a554:	d1ee      	bne.n	800a534 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a556:	4b11      	ldr	r3, [pc, #68]	; (800a59c <HAL_PWREx_EnableOverDrive+0x9c>)
 800a558:	2201      	movs	r2, #1
 800a55a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a55c:	f7fd fd8a 	bl	8008074 <HAL_GetTick>
 800a560:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a562:	e009      	b.n	800a578 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a564:	f7fd fd86 	bl	8008074 <HAL_GetTick>
 800a568:	4602      	mov	r2, r0
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	1ad3      	subs	r3, r2, r3
 800a56e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a572:	d901      	bls.n	800a578 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800a574:	2303      	movs	r3, #3
 800a576:	e007      	b.n	800a588 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a578:	4b07      	ldr	r3, [pc, #28]	; (800a598 <HAL_PWREx_EnableOverDrive+0x98>)
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a580:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a584:	d1ee      	bne.n	800a564 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800a586:	2300      	movs	r3, #0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}
 800a590:	40023800 	.word	0x40023800
 800a594:	420e0040 	.word	0x420e0040
 800a598:	40007000 	.word	0x40007000
 800a59c:	420e0044 	.word	0x420e0044

0800a5a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d101      	bne.n	800a5b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	e0cc      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a5b4:	4b68      	ldr	r3, [pc, #416]	; (800a758 <HAL_RCC_ClockConfig+0x1b8>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f003 030f 	and.w	r3, r3, #15
 800a5bc:	683a      	ldr	r2, [r7, #0]
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d90c      	bls.n	800a5dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5c2:	4b65      	ldr	r3, [pc, #404]	; (800a758 <HAL_RCC_ClockConfig+0x1b8>)
 800a5c4:	683a      	ldr	r2, [r7, #0]
 800a5c6:	b2d2      	uxtb	r2, r2
 800a5c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5ca:	4b63      	ldr	r3, [pc, #396]	; (800a758 <HAL_RCC_ClockConfig+0x1b8>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f003 030f 	and.w	r3, r3, #15
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d001      	beq.n	800a5dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a5d8:	2301      	movs	r3, #1
 800a5da:	e0b8      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0302 	and.w	r3, r3, #2
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d020      	beq.n	800a62a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f003 0304 	and.w	r3, r3, #4
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d005      	beq.n	800a600 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a5f4:	4b59      	ldr	r3, [pc, #356]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	4a58      	ldr	r2, [pc, #352]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a5fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a5fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f003 0308 	and.w	r3, r3, #8
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d005      	beq.n	800a618 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a60c:	4b53      	ldr	r3, [pc, #332]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	4a52      	ldr	r2, [pc, #328]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a612:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a616:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a618:	4b50      	ldr	r3, [pc, #320]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a61a:	689b      	ldr	r3, [r3, #8]
 800a61c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	494d      	ldr	r1, [pc, #308]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a626:	4313      	orrs	r3, r2
 800a628:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f003 0301 	and.w	r3, r3, #1
 800a632:	2b00      	cmp	r3, #0
 800a634:	d044      	beq.n	800a6c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d107      	bne.n	800a64e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a63e:	4b47      	ldr	r3, [pc, #284]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a646:	2b00      	cmp	r3, #0
 800a648:	d119      	bne.n	800a67e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	e07f      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	685b      	ldr	r3, [r3, #4]
 800a652:	2b02      	cmp	r3, #2
 800a654:	d003      	beq.n	800a65e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a65a:	2b03      	cmp	r3, #3
 800a65c:	d107      	bne.n	800a66e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a65e:	4b3f      	ldr	r3, [pc, #252]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a666:	2b00      	cmp	r3, #0
 800a668:	d109      	bne.n	800a67e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	e06f      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a66e:	4b3b      	ldr	r3, [pc, #236]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f003 0302 	and.w	r3, r3, #2
 800a676:	2b00      	cmp	r3, #0
 800a678:	d101      	bne.n	800a67e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	e067      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a67e:	4b37      	ldr	r3, [pc, #220]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f023 0203 	bic.w	r2, r3, #3
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	685b      	ldr	r3, [r3, #4]
 800a68a:	4934      	ldr	r1, [pc, #208]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a68c:	4313      	orrs	r3, r2
 800a68e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a690:	f7fd fcf0 	bl	8008074 <HAL_GetTick>
 800a694:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a696:	e00a      	b.n	800a6ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a698:	f7fd fcec 	bl	8008074 <HAL_GetTick>
 800a69c:	4602      	mov	r2, r0
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	1ad3      	subs	r3, r2, r3
 800a6a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d901      	bls.n	800a6ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a6aa:	2303      	movs	r3, #3
 800a6ac:	e04f      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a6ae:	4b2b      	ldr	r3, [pc, #172]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	f003 020c 	and.w	r2, r3, #12
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d1eb      	bne.n	800a698 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a6c0:	4b25      	ldr	r3, [pc, #148]	; (800a758 <HAL_RCC_ClockConfig+0x1b8>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 030f 	and.w	r3, r3, #15
 800a6c8:	683a      	ldr	r2, [r7, #0]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d20c      	bcs.n	800a6e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6ce:	4b22      	ldr	r3, [pc, #136]	; (800a758 <HAL_RCC_ClockConfig+0x1b8>)
 800a6d0:	683a      	ldr	r2, [r7, #0]
 800a6d2:	b2d2      	uxtb	r2, r2
 800a6d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6d6:	4b20      	ldr	r3, [pc, #128]	; (800a758 <HAL_RCC_ClockConfig+0x1b8>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f003 030f 	and.w	r3, r3, #15
 800a6de:	683a      	ldr	r2, [r7, #0]
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	d001      	beq.n	800a6e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	e032      	b.n	800a74e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f003 0304 	and.w	r3, r3, #4
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d008      	beq.n	800a706 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a6f4:	4b19      	ldr	r3, [pc, #100]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	4916      	ldr	r1, [pc, #88]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a702:	4313      	orrs	r3, r2
 800a704:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f003 0308 	and.w	r3, r3, #8
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d009      	beq.n	800a726 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a712:	4b12      	ldr	r3, [pc, #72]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	691b      	ldr	r3, [r3, #16]
 800a71e:	00db      	lsls	r3, r3, #3
 800a720:	490e      	ldr	r1, [pc, #56]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a722:	4313      	orrs	r3, r2
 800a724:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a726:	f000 f821 	bl	800a76c <HAL_RCC_GetSysClockFreq>
 800a72a:	4601      	mov	r1, r0
 800a72c:	4b0b      	ldr	r3, [pc, #44]	; (800a75c <HAL_RCC_ClockConfig+0x1bc>)
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	091b      	lsrs	r3, r3, #4
 800a732:	f003 030f 	and.w	r3, r3, #15
 800a736:	4a0a      	ldr	r2, [pc, #40]	; (800a760 <HAL_RCC_ClockConfig+0x1c0>)
 800a738:	5cd3      	ldrb	r3, [r2, r3]
 800a73a:	fa21 f303 	lsr.w	r3, r1, r3
 800a73e:	4a09      	ldr	r2, [pc, #36]	; (800a764 <HAL_RCC_ClockConfig+0x1c4>)
 800a740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a742:	4b09      	ldr	r3, [pc, #36]	; (800a768 <HAL_RCC_ClockConfig+0x1c8>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4618      	mov	r0, r3
 800a748:	f7fd fc50 	bl	8007fec <HAL_InitTick>

  return HAL_OK;
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	40023c00 	.word	0x40023c00
 800a75c:	40023800 	.word	0x40023800
 800a760:	08018490 	.word	0x08018490
 800a764:	20000000 	.word	0x20000000
 800a768:	20000004 	.word	0x20000004

0800a76c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a76c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a76e:	b085      	sub	sp, #20
 800a770:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a772:	2300      	movs	r3, #0
 800a774:	607b      	str	r3, [r7, #4]
 800a776:	2300      	movs	r3, #0
 800a778:	60fb      	str	r3, [r7, #12]
 800a77a:	2300      	movs	r3, #0
 800a77c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a77e:	2300      	movs	r3, #0
 800a780:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a782:	4b63      	ldr	r3, [pc, #396]	; (800a910 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	f003 030c 	and.w	r3, r3, #12
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	d007      	beq.n	800a79e <HAL_RCC_GetSysClockFreq+0x32>
 800a78e:	2b08      	cmp	r3, #8
 800a790:	d008      	beq.n	800a7a4 <HAL_RCC_GetSysClockFreq+0x38>
 800a792:	2b00      	cmp	r3, #0
 800a794:	f040 80b4 	bne.w	800a900 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a798:	4b5e      	ldr	r3, [pc, #376]	; (800a914 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a79a:	60bb      	str	r3, [r7, #8]
       break;
 800a79c:	e0b3      	b.n	800a906 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a79e:	4b5d      	ldr	r3, [pc, #372]	; (800a914 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a7a0:	60bb      	str	r3, [r7, #8]
      break;
 800a7a2:	e0b0      	b.n	800a906 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a7a4:	4b5a      	ldr	r3, [pc, #360]	; (800a910 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a7ac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a7ae:	4b58      	ldr	r3, [pc, #352]	; (800a910 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d04a      	beq.n	800a850 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a7ba:	4b55      	ldr	r3, [pc, #340]	; (800a910 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	099b      	lsrs	r3, r3, #6
 800a7c0:	f04f 0400 	mov.w	r4, #0
 800a7c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a7c8:	f04f 0200 	mov.w	r2, #0
 800a7cc:	ea03 0501 	and.w	r5, r3, r1
 800a7d0:	ea04 0602 	and.w	r6, r4, r2
 800a7d4:	4629      	mov	r1, r5
 800a7d6:	4632      	mov	r2, r6
 800a7d8:	f04f 0300 	mov.w	r3, #0
 800a7dc:	f04f 0400 	mov.w	r4, #0
 800a7e0:	0154      	lsls	r4, r2, #5
 800a7e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a7e6:	014b      	lsls	r3, r1, #5
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4622      	mov	r2, r4
 800a7ec:	1b49      	subs	r1, r1, r5
 800a7ee:	eb62 0206 	sbc.w	r2, r2, r6
 800a7f2:	f04f 0300 	mov.w	r3, #0
 800a7f6:	f04f 0400 	mov.w	r4, #0
 800a7fa:	0194      	lsls	r4, r2, #6
 800a7fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a800:	018b      	lsls	r3, r1, #6
 800a802:	1a5b      	subs	r3, r3, r1
 800a804:	eb64 0402 	sbc.w	r4, r4, r2
 800a808:	f04f 0100 	mov.w	r1, #0
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	00e2      	lsls	r2, r4, #3
 800a812:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a816:	00d9      	lsls	r1, r3, #3
 800a818:	460b      	mov	r3, r1
 800a81a:	4614      	mov	r4, r2
 800a81c:	195b      	adds	r3, r3, r5
 800a81e:	eb44 0406 	adc.w	r4, r4, r6
 800a822:	f04f 0100 	mov.w	r1, #0
 800a826:	f04f 0200 	mov.w	r2, #0
 800a82a:	02a2      	lsls	r2, r4, #10
 800a82c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a830:	0299      	lsls	r1, r3, #10
 800a832:	460b      	mov	r3, r1
 800a834:	4614      	mov	r4, r2
 800a836:	4618      	mov	r0, r3
 800a838:	4621      	mov	r1, r4
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f04f 0400 	mov.w	r4, #0
 800a840:	461a      	mov	r2, r3
 800a842:	4623      	mov	r3, r4
 800a844:	f7f6 fa38 	bl	8000cb8 <__aeabi_uldivmod>
 800a848:	4603      	mov	r3, r0
 800a84a:	460c      	mov	r4, r1
 800a84c:	60fb      	str	r3, [r7, #12]
 800a84e:	e049      	b.n	800a8e4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a850:	4b2f      	ldr	r3, [pc, #188]	; (800a910 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	099b      	lsrs	r3, r3, #6
 800a856:	f04f 0400 	mov.w	r4, #0
 800a85a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a85e:	f04f 0200 	mov.w	r2, #0
 800a862:	ea03 0501 	and.w	r5, r3, r1
 800a866:	ea04 0602 	and.w	r6, r4, r2
 800a86a:	4629      	mov	r1, r5
 800a86c:	4632      	mov	r2, r6
 800a86e:	f04f 0300 	mov.w	r3, #0
 800a872:	f04f 0400 	mov.w	r4, #0
 800a876:	0154      	lsls	r4, r2, #5
 800a878:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a87c:	014b      	lsls	r3, r1, #5
 800a87e:	4619      	mov	r1, r3
 800a880:	4622      	mov	r2, r4
 800a882:	1b49      	subs	r1, r1, r5
 800a884:	eb62 0206 	sbc.w	r2, r2, r6
 800a888:	f04f 0300 	mov.w	r3, #0
 800a88c:	f04f 0400 	mov.w	r4, #0
 800a890:	0194      	lsls	r4, r2, #6
 800a892:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a896:	018b      	lsls	r3, r1, #6
 800a898:	1a5b      	subs	r3, r3, r1
 800a89a:	eb64 0402 	sbc.w	r4, r4, r2
 800a89e:	f04f 0100 	mov.w	r1, #0
 800a8a2:	f04f 0200 	mov.w	r2, #0
 800a8a6:	00e2      	lsls	r2, r4, #3
 800a8a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a8ac:	00d9      	lsls	r1, r3, #3
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4614      	mov	r4, r2
 800a8b2:	195b      	adds	r3, r3, r5
 800a8b4:	eb44 0406 	adc.w	r4, r4, r6
 800a8b8:	f04f 0100 	mov.w	r1, #0
 800a8bc:	f04f 0200 	mov.w	r2, #0
 800a8c0:	02a2      	lsls	r2, r4, #10
 800a8c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a8c6:	0299      	lsls	r1, r3, #10
 800a8c8:	460b      	mov	r3, r1
 800a8ca:	4614      	mov	r4, r2
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	4621      	mov	r1, r4
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f04f 0400 	mov.w	r4, #0
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	4623      	mov	r3, r4
 800a8da:	f7f6 f9ed 	bl	8000cb8 <__aeabi_uldivmod>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	460c      	mov	r4, r1
 800a8e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a8e4:	4b0a      	ldr	r3, [pc, #40]	; (800a910 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	0c1b      	lsrs	r3, r3, #16
 800a8ea:	f003 0303 	and.w	r3, r3, #3
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	005b      	lsls	r3, r3, #1
 800a8f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a8f4:	68fa      	ldr	r2, [r7, #12]
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8fc:	60bb      	str	r3, [r7, #8]
      break;
 800a8fe:	e002      	b.n	800a906 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a900:	4b04      	ldr	r3, [pc, #16]	; (800a914 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a902:	60bb      	str	r3, [r7, #8]
      break;
 800a904:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a906:	68bb      	ldr	r3, [r7, #8]
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3714      	adds	r7, #20
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a910:	40023800 	.word	0x40023800
 800a914:	00f42400 	.word	0x00f42400

0800a918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a918:	b480      	push	{r7}
 800a91a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a91c:	4b03      	ldr	r3, [pc, #12]	; (800a92c <HAL_RCC_GetHCLKFreq+0x14>)
 800a91e:	681b      	ldr	r3, [r3, #0]
}
 800a920:	4618      	mov	r0, r3
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr
 800a92a:	bf00      	nop
 800a92c:	20000000 	.word	0x20000000

0800a930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a934:	f7ff fff0 	bl	800a918 <HAL_RCC_GetHCLKFreq>
 800a938:	4601      	mov	r1, r0
 800a93a:	4b05      	ldr	r3, [pc, #20]	; (800a950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	0a9b      	lsrs	r3, r3, #10
 800a940:	f003 0307 	and.w	r3, r3, #7
 800a944:	4a03      	ldr	r2, [pc, #12]	; (800a954 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a946:	5cd3      	ldrb	r3, [r2, r3]
 800a948:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	bd80      	pop	{r7, pc}
 800a950:	40023800 	.word	0x40023800
 800a954:	080184a0 	.word	0x080184a0

0800a958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a95c:	f7ff ffdc 	bl	800a918 <HAL_RCC_GetHCLKFreq>
 800a960:	4601      	mov	r1, r0
 800a962:	4b05      	ldr	r3, [pc, #20]	; (800a978 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	0b5b      	lsrs	r3, r3, #13
 800a968:	f003 0307 	and.w	r3, r3, #7
 800a96c:	4a03      	ldr	r2, [pc, #12]	; (800a97c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a96e:	5cd3      	ldrb	r3, [r2, r3]
 800a970:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a974:	4618      	mov	r0, r3
 800a976:	bd80      	pop	{r7, pc}
 800a978:	40023800 	.word	0x40023800
 800a97c:	080184a0 	.word	0x080184a0

0800a980 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b088      	sub	sp, #32
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a988:	2300      	movs	r3, #0
 800a98a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800a98c:	2300      	movs	r3, #0
 800a98e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800a990:	2300      	movs	r3, #0
 800a992:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800a994:	2300      	movs	r3, #0
 800a996:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800a998:	2300      	movs	r3, #0
 800a99a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d00a      	beq.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a9a8:	4b66      	ldr	r3, [pc, #408]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a9aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9ae:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9b6:	4963      	ldr	r1, [pc, #396]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00a      	beq.n	800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800a9ca:	4b5e      	ldr	r3, [pc, #376]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a9cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9d0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9d8:	495a      	ldr	r1, [pc, #360]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f003 0301 	and.w	r3, r3, #1
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10b      	bne.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d105      	bne.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d075      	beq.n	800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800aa04:	4b50      	ldr	r3, [pc, #320]	; (800ab48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800aa06:	2200      	movs	r2, #0
 800aa08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800aa0a:	f7fd fb33 	bl	8008074 <HAL_GetTick>
 800aa0e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800aa10:	e008      	b.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800aa12:	f7fd fb2f 	bl	8008074 <HAL_GetTick>
 800aa16:	4602      	mov	r2, r0
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	1ad3      	subs	r3, r2, r3
 800aa1c:	2b02      	cmp	r3, #2
 800aa1e:	d901      	bls.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aa20:	2303      	movs	r3, #3
 800aa22:	e1dc      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800aa24:	4b47      	ldr	r3, [pc, #284]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d1f0      	bne.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f003 0301 	and.w	r3, r3, #1
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d009      	beq.n	800aa50 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	019a      	lsls	r2, r3, #6
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	071b      	lsls	r3, r3, #28
 800aa48:	493e      	ldr	r1, [pc, #248]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f003 0302 	and.w	r3, r3, #2
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d01f      	beq.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800aa5c:	4b39      	ldr	r3, [pc, #228]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aa5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa62:	0f1b      	lsrs	r3, r3, #28
 800aa64:	f003 0307 	and.w	r3, r3, #7
 800aa68:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	019a      	lsls	r2, r3, #6
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	061b      	lsls	r3, r3, #24
 800aa76:	431a      	orrs	r2, r3
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	071b      	lsls	r3, r3, #28
 800aa7c:	4931      	ldr	r1, [pc, #196]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800aa84:	4b2f      	ldr	r3, [pc, #188]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aa86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa8a:	f023 021f 	bic.w	r2, r3, #31
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6a1b      	ldr	r3, [r3, #32]
 800aa92:	3b01      	subs	r3, #1
 800aa94:	492b      	ldr	r1, [pc, #172]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aa96:	4313      	orrs	r3, r2
 800aa98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d00d      	beq.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	019a      	lsls	r2, r3, #6
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	061b      	lsls	r3, r3, #24
 800aab4:	431a      	orrs	r2, r3
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	071b      	lsls	r3, r3, #28
 800aabc:	4921      	ldr	r1, [pc, #132]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aabe:	4313      	orrs	r3, r2
 800aac0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800aac4:	4b20      	ldr	r3, [pc, #128]	; (800ab48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800aac6:	2201      	movs	r2, #1
 800aac8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800aaca:	f7fd fad3 	bl	8008074 <HAL_GetTick>
 800aace:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800aad0:	e008      	b.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800aad2:	f7fd facf 	bl	8008074 <HAL_GetTick>
 800aad6:	4602      	mov	r2, r0
 800aad8:	69fb      	ldr	r3, [r7, #28]
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d901      	bls.n	800aae4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aae0:	2303      	movs	r3, #3
 800aae2:	e17c      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800aae4:	4b17      	ldr	r3, [pc, #92]	; (800ab44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d0f0      	beq.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f003 0304 	and.w	r3, r3, #4
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d112      	bne.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d10c      	bne.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	f000 80ce 	beq.w	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800ab1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab1e:	f040 80c8 	bne.w	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800ab22:	4b0a      	ldr	r3, [pc, #40]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800ab24:	2200      	movs	r2, #0
 800ab26:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ab28:	f7fd faa4 	bl	8008074 <HAL_GetTick>
 800ab2c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ab2e:	e00f      	b.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800ab30:	f7fd faa0 	bl	8008074 <HAL_GetTick>
 800ab34:	4602      	mov	r2, r0
 800ab36:	69fb      	ldr	r3, [r7, #28]
 800ab38:	1ad3      	subs	r3, r2, r3
 800ab3a:	2b02      	cmp	r3, #2
 800ab3c:	d908      	bls.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ab3e:	2303      	movs	r3, #3
 800ab40:	e14d      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800ab42:	bf00      	nop
 800ab44:	40023800 	.word	0x40023800
 800ab48:	42470068 	.word	0x42470068
 800ab4c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ab50:	4ba5      	ldr	r3, [pc, #660]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab5c:	d0e8      	beq.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f003 0304 	and.w	r3, r3, #4
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d02e      	beq.n	800abc8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800ab6a:	4b9f      	ldr	r3, [pc, #636]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab70:	0c1b      	lsrs	r3, r3, #16
 800ab72:	f003 0303 	and.w	r3, r3, #3
 800ab76:	3301      	adds	r3, #1
 800ab78:	005b      	lsls	r3, r3, #1
 800ab7a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ab7c:	4b9a      	ldr	r3, [pc, #616]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab82:	0f1b      	lsrs	r3, r3, #28
 800ab84:	f003 0307 	and.w	r3, r3, #7
 800ab88:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	691b      	ldr	r3, [r3, #16]
 800ab8e:	019a      	lsls	r2, r3, #6
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	085b      	lsrs	r3, r3, #1
 800ab94:	3b01      	subs	r3, #1
 800ab96:	041b      	lsls	r3, r3, #16
 800ab98:	431a      	orrs	r2, r3
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	699b      	ldr	r3, [r3, #24]
 800ab9e:	061b      	lsls	r3, r3, #24
 800aba0:	431a      	orrs	r2, r3
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	071b      	lsls	r3, r3, #28
 800aba6:	4990      	ldr	r1, [pc, #576]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aba8:	4313      	orrs	r3, r2
 800abaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800abae:	4b8e      	ldr	r3, [pc, #568]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800abb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800abb4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abbc:	3b01      	subs	r3, #1
 800abbe:	021b      	lsls	r3, r3, #8
 800abc0:	4989      	ldr	r1, [pc, #548]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800abc2:	4313      	orrs	r3, r2
 800abc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f003 0308 	and.w	r3, r3, #8
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d02c      	beq.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800abd4:	4b84      	ldr	r3, [pc, #528]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800abd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abda:	0c1b      	lsrs	r3, r3, #16
 800abdc:	f003 0303 	and.w	r3, r3, #3
 800abe0:	3301      	adds	r3, #1
 800abe2:	005b      	lsls	r3, r3, #1
 800abe4:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800abe6:	4b80      	ldr	r3, [pc, #512]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800abe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abec:	0e1b      	lsrs	r3, r3, #24
 800abee:	f003 030f 	and.w	r3, r3, #15
 800abf2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	019a      	lsls	r2, r3, #6
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	085b      	lsrs	r3, r3, #1
 800abfe:	3b01      	subs	r3, #1
 800ac00:	041b      	lsls	r3, r3, #16
 800ac02:	431a      	orrs	r2, r3
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	061b      	lsls	r3, r3, #24
 800ac08:	431a      	orrs	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	69db      	ldr	r3, [r3, #28]
 800ac0e:	071b      	lsls	r3, r3, #28
 800ac10:	4975      	ldr	r1, [pc, #468]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ac12:	4313      	orrs	r3, r2
 800ac14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800ac18:	4b73      	ldr	r3, [pc, #460]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ac1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ac1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac26:	4970      	ldr	r1, [pc, #448]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ac28:	4313      	orrs	r3, r2
 800ac2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d024      	beq.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800ac3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac42:	d11f      	bne.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ac44:	4b68      	ldr	r3, [pc, #416]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ac46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac4a:	0e1b      	lsrs	r3, r3, #24
 800ac4c:	f003 030f 	and.w	r3, r3, #15
 800ac50:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ac52:	4b65      	ldr	r3, [pc, #404]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ac54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac58:	0f1b      	lsrs	r3, r3, #28
 800ac5a:	f003 0307 	and.w	r3, r3, #7
 800ac5e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	691b      	ldr	r3, [r3, #16]
 800ac64:	019a      	lsls	r2, r3, #6
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	695b      	ldr	r3, [r3, #20]
 800ac6a:	085b      	lsrs	r3, r3, #1
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	041b      	lsls	r3, r3, #16
 800ac70:	431a      	orrs	r2, r3
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	061b      	lsls	r3, r3, #24
 800ac76:	431a      	orrs	r2, r3
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	071b      	lsls	r3, r3, #28
 800ac7c:	495a      	ldr	r1, [pc, #360]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800ac84:	4b59      	ldr	r3, [pc, #356]	; (800adec <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800ac86:	2201      	movs	r2, #1
 800ac88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ac8a:	f7fd f9f3 	bl	8008074 <HAL_GetTick>
 800ac8e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800ac90:	e008      	b.n	800aca4 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800ac92:	f7fd f9ef 	bl	8008074 <HAL_GetTick>
 800ac96:	4602      	mov	r2, r0
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	1ad3      	subs	r3, r2, r3
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d901      	bls.n	800aca4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aca0:	2303      	movs	r3, #3
 800aca2:	e09c      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aca4:	4b50      	ldr	r3, [pc, #320]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800acac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800acb0:	d1ef      	bne.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f003 0320 	and.w	r3, r3, #32
 800acba:	2b00      	cmp	r3, #0
 800acbc:	f000 8083 	beq.w	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800acc0:	2300      	movs	r3, #0
 800acc2:	60bb      	str	r3, [r7, #8]
 800acc4:	4b48      	ldr	r3, [pc, #288]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800acc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acc8:	4a47      	ldr	r2, [pc, #284]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800acca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800acce:	6413      	str	r3, [r2, #64]	; 0x40
 800acd0:	4b45      	ldr	r3, [pc, #276]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800acd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acd8:	60bb      	str	r3, [r7, #8]
 800acda:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800acdc:	4b44      	ldr	r3, [pc, #272]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a43      	ldr	r2, [pc, #268]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ace2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ace6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ace8:	f7fd f9c4 	bl	8008074 <HAL_GetTick>
 800acec:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800acee:	e008      	b.n	800ad02 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800acf0:	f7fd f9c0 	bl	8008074 <HAL_GetTick>
 800acf4:	4602      	mov	r2, r0
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	1ad3      	subs	r3, r2, r3
 800acfa:	2b02      	cmp	r3, #2
 800acfc:	d901      	bls.n	800ad02 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800acfe:	2303      	movs	r3, #3
 800ad00:	e06d      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ad02:	4b3b      	ldr	r3, [pc, #236]	; (800adf0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d0f0      	beq.n	800acf0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800ad0e:	4b36      	ldr	r3, [pc, #216]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ad10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad16:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800ad18:	69bb      	ldr	r3, [r7, #24]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d02f      	beq.n	800ad7e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad26:	69ba      	ldr	r2, [r7, #24]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d028      	beq.n	800ad7e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ad2c:	4b2e      	ldr	r3, [pc, #184]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ad2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad34:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800ad36:	4b2f      	ldr	r3, [pc, #188]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ad38:	2201      	movs	r2, #1
 800ad3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800ad3c:	4b2d      	ldr	r3, [pc, #180]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ad3e:	2200      	movs	r2, #0
 800ad40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800ad42:	4a29      	ldr	r2, [pc, #164]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800ad48:	4b27      	ldr	r3, [pc, #156]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ad4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad4c:	f003 0301 	and.w	r3, r3, #1
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d114      	bne.n	800ad7e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800ad54:	f7fd f98e 	bl	8008074 <HAL_GetTick>
 800ad58:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ad5a:	e00a      	b.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ad5c:	f7fd f98a 	bl	8008074 <HAL_GetTick>
 800ad60:	4602      	mov	r2, r0
 800ad62:	69fb      	ldr	r3, [r7, #28]
 800ad64:	1ad3      	subs	r3, r2, r3
 800ad66:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d901      	bls.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800ad6e:	2303      	movs	r3, #3
 800ad70:	e035      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ad72:	4b1d      	ldr	r3, [pc, #116]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ad74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad76:	f003 0302 	and.w	r3, r3, #2
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d0ee      	beq.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad8a:	d10d      	bne.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800ad8c:	4b16      	ldr	r3, [pc, #88]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ad8e:	689b      	ldr	r3, [r3, #8]
 800ad90:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad98:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ad9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ada0:	4911      	ldr	r1, [pc, #68]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ada2:	4313      	orrs	r3, r2
 800ada4:	608b      	str	r3, [r1, #8]
 800ada6:	e005      	b.n	800adb4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800ada8:	4b0f      	ldr	r3, [pc, #60]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800adaa:	689b      	ldr	r3, [r3, #8]
 800adac:	4a0e      	ldr	r2, [pc, #56]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800adae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800adb2:	6093      	str	r3, [r2, #8]
 800adb4:	4b0c      	ldr	r3, [pc, #48]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800adb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800adc0:	4909      	ldr	r1, [pc, #36]	; (800ade8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800adc2:	4313      	orrs	r3, r2
 800adc4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 0310 	and.w	r3, r3, #16
 800adce:	2b00      	cmp	r3, #0
 800add0:	d004      	beq.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800add8:	4b07      	ldr	r3, [pc, #28]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800adda:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800addc:	2300      	movs	r3, #0
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3720      	adds	r7, #32
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop
 800ade8:	40023800 	.word	0x40023800
 800adec:	42470070 	.word	0x42470070
 800adf0:	40007000 	.word	0x40007000
 800adf4:	42470e40 	.word	0x42470e40
 800adf8:	424711e0 	.word	0x424711e0

0800adfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b086      	sub	sp, #24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ae04:	2300      	movs	r3, #0
 800ae06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f003 0301 	and.w	r3, r3, #1
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d075      	beq.n	800af00 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800ae14:	4ba2      	ldr	r3, [pc, #648]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae16:	689b      	ldr	r3, [r3, #8]
 800ae18:	f003 030c 	and.w	r3, r3, #12
 800ae1c:	2b04      	cmp	r3, #4
 800ae1e:	d00c      	beq.n	800ae3a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ae20:	4b9f      	ldr	r3, [pc, #636]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae22:	689b      	ldr	r3, [r3, #8]
 800ae24:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800ae28:	2b08      	cmp	r3, #8
 800ae2a:	d112      	bne.n	800ae52 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ae2c:	4b9c      	ldr	r3, [pc, #624]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae2e:	685b      	ldr	r3, [r3, #4]
 800ae30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ae34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ae38:	d10b      	bne.n	800ae52 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae3a:	4b99      	ldr	r3, [pc, #612]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d05b      	beq.n	800aefe <HAL_RCC_OscConfig+0x102>
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	685b      	ldr	r3, [r3, #4]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d157      	bne.n	800aefe <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800ae4e:	2301      	movs	r3, #1
 800ae50:	e20b      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ae5a:	d106      	bne.n	800ae6a <HAL_RCC_OscConfig+0x6e>
 800ae5c:	4b90      	ldr	r3, [pc, #576]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a8f      	ldr	r2, [pc, #572]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae66:	6013      	str	r3, [r2, #0]
 800ae68:	e01d      	b.n	800aea6 <HAL_RCC_OscConfig+0xaa>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ae72:	d10c      	bne.n	800ae8e <HAL_RCC_OscConfig+0x92>
 800ae74:	4b8a      	ldr	r3, [pc, #552]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a89      	ldr	r2, [pc, #548]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ae7e:	6013      	str	r3, [r2, #0]
 800ae80:	4b87      	ldr	r3, [pc, #540]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a86      	ldr	r2, [pc, #536]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae8a:	6013      	str	r3, [r2, #0]
 800ae8c:	e00b      	b.n	800aea6 <HAL_RCC_OscConfig+0xaa>
 800ae8e:	4b84      	ldr	r3, [pc, #528]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4a83      	ldr	r2, [pc, #524]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae98:	6013      	str	r3, [r2, #0]
 800ae9a:	4b81      	ldr	r3, [pc, #516]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a80      	ldr	r2, [pc, #512]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800aea0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aea4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d013      	beq.n	800aed6 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeae:	f7fd f8e1 	bl	8008074 <HAL_GetTick>
 800aeb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aeb4:	e008      	b.n	800aec8 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800aeb6:	f7fd f8dd 	bl	8008074 <HAL_GetTick>
 800aeba:	4602      	mov	r2, r0
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	1ad3      	subs	r3, r2, r3
 800aec0:	2b64      	cmp	r3, #100	; 0x64
 800aec2:	d901      	bls.n	800aec8 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800aec4:	2303      	movs	r3, #3
 800aec6:	e1d0      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aec8:	4b75      	ldr	r3, [pc, #468]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d0f0      	beq.n	800aeb6 <HAL_RCC_OscConfig+0xba>
 800aed4:	e014      	b.n	800af00 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aed6:	f7fd f8cd 	bl	8008074 <HAL_GetTick>
 800aeda:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800aedc:	e008      	b.n	800aef0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800aede:	f7fd f8c9 	bl	8008074 <HAL_GetTick>
 800aee2:	4602      	mov	r2, r0
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	1ad3      	subs	r3, r2, r3
 800aee8:	2b64      	cmp	r3, #100	; 0x64
 800aeea:	d901      	bls.n	800aef0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800aeec:	2303      	movs	r3, #3
 800aeee:	e1bc      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800aef0:	4b6b      	ldr	r3, [pc, #428]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d1f0      	bne.n	800aede <HAL_RCC_OscConfig+0xe2>
 800aefc:	e000      	b.n	800af00 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aefe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f003 0302 	and.w	r3, r3, #2
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d063      	beq.n	800afd4 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800af0c:	4b64      	ldr	r3, [pc, #400]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	f003 030c 	and.w	r3, r3, #12
 800af14:	2b00      	cmp	r3, #0
 800af16:	d00b      	beq.n	800af30 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800af18:	4b61      	ldr	r3, [pc, #388]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800af20:	2b08      	cmp	r3, #8
 800af22:	d11c      	bne.n	800af5e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800af24:	4b5e      	ldr	r3, [pc, #376]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d116      	bne.n	800af5e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800af30:	4b5b      	ldr	r3, [pc, #364]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f003 0302 	and.w	r3, r3, #2
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d005      	beq.n	800af48 <HAL_RCC_OscConfig+0x14c>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	2b01      	cmp	r3, #1
 800af42:	d001      	beq.n	800af48 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800af44:	2301      	movs	r3, #1
 800af46:	e190      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af48:	4b55      	ldr	r3, [pc, #340]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	691b      	ldr	r3, [r3, #16]
 800af54:	00db      	lsls	r3, r3, #3
 800af56:	4952      	ldr	r1, [pc, #328]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af58:	4313      	orrs	r3, r2
 800af5a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800af5c:	e03a      	b.n	800afd4 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d020      	beq.n	800afa8 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800af66:	4b4f      	ldr	r3, [pc, #316]	; (800b0a4 <HAL_RCC_OscConfig+0x2a8>)
 800af68:	2201      	movs	r2, #1
 800af6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af6c:	f7fd f882 	bl	8008074 <HAL_GetTick>
 800af70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800af72:	e008      	b.n	800af86 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800af74:	f7fd f87e 	bl	8008074 <HAL_GetTick>
 800af78:	4602      	mov	r2, r0
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	1ad3      	subs	r3, r2, r3
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d901      	bls.n	800af86 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800af82:	2303      	movs	r3, #3
 800af84:	e171      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800af86:	4b46      	ldr	r3, [pc, #280]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f003 0302 	and.w	r3, r3, #2
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d0f0      	beq.n	800af74 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af92:	4b43      	ldr	r3, [pc, #268]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	691b      	ldr	r3, [r3, #16]
 800af9e:	00db      	lsls	r3, r3, #3
 800afa0:	493f      	ldr	r1, [pc, #252]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800afa2:	4313      	orrs	r3, r2
 800afa4:	600b      	str	r3, [r1, #0]
 800afa6:	e015      	b.n	800afd4 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800afa8:	4b3e      	ldr	r3, [pc, #248]	; (800b0a4 <HAL_RCC_OscConfig+0x2a8>)
 800afaa:	2200      	movs	r2, #0
 800afac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afae:	f7fd f861 	bl	8008074 <HAL_GetTick>
 800afb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800afb4:	e008      	b.n	800afc8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800afb6:	f7fd f85d 	bl	8008074 <HAL_GetTick>
 800afba:	4602      	mov	r2, r0
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	1ad3      	subs	r3, r2, r3
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d901      	bls.n	800afc8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800afc4:	2303      	movs	r3, #3
 800afc6:	e150      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800afc8:	4b35      	ldr	r3, [pc, #212]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f003 0302 	and.w	r3, r3, #2
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1f0      	bne.n	800afb6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f003 0308 	and.w	r3, r3, #8
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d030      	beq.n	800b042 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	695b      	ldr	r3, [r3, #20]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d016      	beq.n	800b016 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800afe8:	4b2f      	ldr	r3, [pc, #188]	; (800b0a8 <HAL_RCC_OscConfig+0x2ac>)
 800afea:	2201      	movs	r2, #1
 800afec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afee:	f7fd f841 	bl	8008074 <HAL_GetTick>
 800aff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aff4:	e008      	b.n	800b008 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aff6:	f7fd f83d 	bl	8008074 <HAL_GetTick>
 800affa:	4602      	mov	r2, r0
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	1ad3      	subs	r3, r2, r3
 800b000:	2b02      	cmp	r3, #2
 800b002:	d901      	bls.n	800b008 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800b004:	2303      	movs	r3, #3
 800b006:	e130      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b008:	4b25      	ldr	r3, [pc, #148]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800b00a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b00c:	f003 0302 	and.w	r3, r3, #2
 800b010:	2b00      	cmp	r3, #0
 800b012:	d0f0      	beq.n	800aff6 <HAL_RCC_OscConfig+0x1fa>
 800b014:	e015      	b.n	800b042 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b016:	4b24      	ldr	r3, [pc, #144]	; (800b0a8 <HAL_RCC_OscConfig+0x2ac>)
 800b018:	2200      	movs	r2, #0
 800b01a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b01c:	f7fd f82a 	bl	8008074 <HAL_GetTick>
 800b020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b022:	e008      	b.n	800b036 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b024:	f7fd f826 	bl	8008074 <HAL_GetTick>
 800b028:	4602      	mov	r2, r0
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	1ad3      	subs	r3, r2, r3
 800b02e:	2b02      	cmp	r3, #2
 800b030:	d901      	bls.n	800b036 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800b032:	2303      	movs	r3, #3
 800b034:	e119      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b036:	4b1a      	ldr	r3, [pc, #104]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800b038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b03a:	f003 0302 	and.w	r3, r3, #2
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d1f0      	bne.n	800b024 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0304 	and.w	r3, r3, #4
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 809f 	beq.w	800b18e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b050:	2300      	movs	r3, #0
 800b052:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b054:	4b12      	ldr	r3, [pc, #72]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800b056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b058:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d10f      	bne.n	800b080 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b060:	2300      	movs	r3, #0
 800b062:	60fb      	str	r3, [r7, #12]
 800b064:	4b0e      	ldr	r3, [pc, #56]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800b066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b068:	4a0d      	ldr	r2, [pc, #52]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800b06a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b06e:	6413      	str	r3, [r2, #64]	; 0x40
 800b070:	4b0b      	ldr	r3, [pc, #44]	; (800b0a0 <HAL_RCC_OscConfig+0x2a4>)
 800b072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b078:	60fb      	str	r3, [r7, #12]
 800b07a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b07c:	2301      	movs	r3, #1
 800b07e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b080:	4b0a      	ldr	r3, [pc, #40]	; (800b0ac <HAL_RCC_OscConfig+0x2b0>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d120      	bne.n	800b0ce <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b08c:	4b07      	ldr	r3, [pc, #28]	; (800b0ac <HAL_RCC_OscConfig+0x2b0>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a06      	ldr	r2, [pc, #24]	; (800b0ac <HAL_RCC_OscConfig+0x2b0>)
 800b092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b096:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b098:	f7fc ffec 	bl	8008074 <HAL_GetTick>
 800b09c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b09e:	e010      	b.n	800b0c2 <HAL_RCC_OscConfig+0x2c6>
 800b0a0:	40023800 	.word	0x40023800
 800b0a4:	42470000 	.word	0x42470000
 800b0a8:	42470e80 	.word	0x42470e80
 800b0ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b0b0:	f7fc ffe0 	bl	8008074 <HAL_GetTick>
 800b0b4:	4602      	mov	r2, r0
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	1ad3      	subs	r3, r2, r3
 800b0ba:	2b02      	cmp	r3, #2
 800b0bc:	d901      	bls.n	800b0c2 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800b0be:	2303      	movs	r3, #3
 800b0c0:	e0d3      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b0c2:	4b6c      	ldr	r3, [pc, #432]	; (800b274 <HAL_RCC_OscConfig+0x478>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d0f0      	beq.n	800b0b0 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	689b      	ldr	r3, [r3, #8]
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d106      	bne.n	800b0e4 <HAL_RCC_OscConfig+0x2e8>
 800b0d6:	4b68      	ldr	r3, [pc, #416]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b0d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0da:	4a67      	ldr	r2, [pc, #412]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b0dc:	f043 0301 	orr.w	r3, r3, #1
 800b0e0:	6713      	str	r3, [r2, #112]	; 0x70
 800b0e2:	e01c      	b.n	800b11e <HAL_RCC_OscConfig+0x322>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	689b      	ldr	r3, [r3, #8]
 800b0e8:	2b05      	cmp	r3, #5
 800b0ea:	d10c      	bne.n	800b106 <HAL_RCC_OscConfig+0x30a>
 800b0ec:	4b62      	ldr	r3, [pc, #392]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b0ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0f0:	4a61      	ldr	r2, [pc, #388]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b0f2:	f043 0304 	orr.w	r3, r3, #4
 800b0f6:	6713      	str	r3, [r2, #112]	; 0x70
 800b0f8:	4b5f      	ldr	r3, [pc, #380]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b0fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0fc:	4a5e      	ldr	r2, [pc, #376]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b0fe:	f043 0301 	orr.w	r3, r3, #1
 800b102:	6713      	str	r3, [r2, #112]	; 0x70
 800b104:	e00b      	b.n	800b11e <HAL_RCC_OscConfig+0x322>
 800b106:	4b5c      	ldr	r3, [pc, #368]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b10a:	4a5b      	ldr	r2, [pc, #364]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b10c:	f023 0301 	bic.w	r3, r3, #1
 800b110:	6713      	str	r3, [r2, #112]	; 0x70
 800b112:	4b59      	ldr	r3, [pc, #356]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b116:	4a58      	ldr	r2, [pc, #352]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b118:	f023 0304 	bic.w	r3, r3, #4
 800b11c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	689b      	ldr	r3, [r3, #8]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d015      	beq.n	800b152 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b126:	f7fc ffa5 	bl	8008074 <HAL_GetTick>
 800b12a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b12c:	e00a      	b.n	800b144 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b12e:	f7fc ffa1 	bl	8008074 <HAL_GetTick>
 800b132:	4602      	mov	r2, r0
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	1ad3      	subs	r3, r2, r3
 800b138:	f241 3288 	movw	r2, #5000	; 0x1388
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d901      	bls.n	800b144 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800b140:	2303      	movs	r3, #3
 800b142:	e092      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b144:	4b4c      	ldr	r3, [pc, #304]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b148:	f003 0302 	and.w	r3, r3, #2
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d0ee      	beq.n	800b12e <HAL_RCC_OscConfig+0x332>
 800b150:	e014      	b.n	800b17c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b152:	f7fc ff8f 	bl	8008074 <HAL_GetTick>
 800b156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b158:	e00a      	b.n	800b170 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b15a:	f7fc ff8b 	bl	8008074 <HAL_GetTick>
 800b15e:	4602      	mov	r2, r0
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	1ad3      	subs	r3, r2, r3
 800b164:	f241 3288 	movw	r2, #5000	; 0x1388
 800b168:	4293      	cmp	r3, r2
 800b16a:	d901      	bls.n	800b170 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800b16c:	2303      	movs	r3, #3
 800b16e:	e07c      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b170:	4b41      	ldr	r3, [pc, #260]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b174:	f003 0302 	and.w	r3, r3, #2
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d1ee      	bne.n	800b15a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b17c:	7dfb      	ldrb	r3, [r7, #23]
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d105      	bne.n	800b18e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b182:	4b3d      	ldr	r3, [pc, #244]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b186:	4a3c      	ldr	r2, [pc, #240]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b188:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b18c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	699b      	ldr	r3, [r3, #24]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d068      	beq.n	800b268 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b196:	4b38      	ldr	r3, [pc, #224]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	f003 030c 	and.w	r3, r3, #12
 800b19e:	2b08      	cmp	r3, #8
 800b1a0:	d060      	beq.n	800b264 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	699b      	ldr	r3, [r3, #24]
 800b1a6:	2b02      	cmp	r3, #2
 800b1a8:	d145      	bne.n	800b236 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b1aa:	4b34      	ldr	r3, [pc, #208]	; (800b27c <HAL_RCC_OscConfig+0x480>)
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1b0:	f7fc ff60 	bl	8008074 <HAL_GetTick>
 800b1b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b1b6:	e008      	b.n	800b1ca <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b1b8:	f7fc ff5c 	bl	8008074 <HAL_GetTick>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	1ad3      	subs	r3, r2, r3
 800b1c2:	2b02      	cmp	r3, #2
 800b1c4:	d901      	bls.n	800b1ca <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800b1c6:	2303      	movs	r3, #3
 800b1c8:	e04f      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b1ca:	4b2b      	ldr	r3, [pc, #172]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1f0      	bne.n	800b1b8 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	69da      	ldr	r2, [r3, #28]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6a1b      	ldr	r3, [r3, #32]
 800b1de:	431a      	orrs	r2, r3
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e4:	019b      	lsls	r3, r3, #6
 800b1e6:	431a      	orrs	r2, r3
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1ec:	085b      	lsrs	r3, r3, #1
 800b1ee:	3b01      	subs	r3, #1
 800b1f0:	041b      	lsls	r3, r3, #16
 800b1f2:	431a      	orrs	r2, r3
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1f8:	061b      	lsls	r3, r3, #24
 800b1fa:	431a      	orrs	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b200:	071b      	lsls	r3, r3, #28
 800b202:	491d      	ldr	r1, [pc, #116]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b204:	4313      	orrs	r3, r2
 800b206:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b208:	4b1c      	ldr	r3, [pc, #112]	; (800b27c <HAL_RCC_OscConfig+0x480>)
 800b20a:	2201      	movs	r2, #1
 800b20c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b20e:	f7fc ff31 	bl	8008074 <HAL_GetTick>
 800b212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b214:	e008      	b.n	800b228 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b216:	f7fc ff2d 	bl	8008074 <HAL_GetTick>
 800b21a:	4602      	mov	r2, r0
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	1ad3      	subs	r3, r2, r3
 800b220:	2b02      	cmp	r3, #2
 800b222:	d901      	bls.n	800b228 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800b224:	2303      	movs	r3, #3
 800b226:	e020      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b228:	4b13      	ldr	r3, [pc, #76]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b230:	2b00      	cmp	r3, #0
 800b232:	d0f0      	beq.n	800b216 <HAL_RCC_OscConfig+0x41a>
 800b234:	e018      	b.n	800b268 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b236:	4b11      	ldr	r3, [pc, #68]	; (800b27c <HAL_RCC_OscConfig+0x480>)
 800b238:	2200      	movs	r2, #0
 800b23a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b23c:	f7fc ff1a 	bl	8008074 <HAL_GetTick>
 800b240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b242:	e008      	b.n	800b256 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b244:	f7fc ff16 	bl	8008074 <HAL_GetTick>
 800b248:	4602      	mov	r2, r0
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	1ad3      	subs	r3, r2, r3
 800b24e:	2b02      	cmp	r3, #2
 800b250:	d901      	bls.n	800b256 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800b252:	2303      	movs	r3, #3
 800b254:	e009      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b256:	4b08      	ldr	r3, [pc, #32]	; (800b278 <HAL_RCC_OscConfig+0x47c>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d1f0      	bne.n	800b244 <HAL_RCC_OscConfig+0x448>
 800b262:	e001      	b.n	800b268 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800b264:	2301      	movs	r3, #1
 800b266:	e000      	b.n	800b26a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800b268:	2300      	movs	r3, #0
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3718      	adds	r7, #24
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}
 800b272:	bf00      	nop
 800b274:	40007000 	.word	0x40007000
 800b278:	40023800 	.word	0x40023800
 800b27c:	42470060 	.word	0x42470060

0800b280 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d101      	bne.n	800b292 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800b28e:	2301      	movs	r3, #1
 800b290:	e022      	b.n	800b2d8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b298:	b2db      	uxtb	r3, r3
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d105      	bne.n	800b2aa <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f7fa ff57 	bl	8006158 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2203      	movs	r2, #3
 800b2ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 f814 	bl	800b2e0 <HAL_SD_InitCard>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d001      	beq.n	800b2c2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e00a      	b.n	800b2d8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b2d6:	2300      	movs	r3, #0
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3708      	adds	r7, #8
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b2e0:	b5b0      	push	{r4, r5, r7, lr}
 800b2e2:	b08e      	sub	sp, #56	; 0x38
 800b2e4:	af04      	add	r7, sp, #16
 800b2e6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800b2fc:	2376      	movs	r3, #118	; 0x76
 800b2fe:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681d      	ldr	r5, [r3, #0]
 800b304:	466c      	mov	r4, sp
 800b306:	f107 0314 	add.w	r3, r7, #20
 800b30a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b30e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b312:	f107 0308 	add.w	r3, r7, #8
 800b316:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b318:	4628      	mov	r0, r5
 800b31a:	f003 fa87 	bl	800e82c <SDIO_Init>
 800b31e:	4603      	mov	r3, r0
 800b320:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800b324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d001      	beq.n	800b330 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	e031      	b.n	800b394 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800b330:	4b1a      	ldr	r3, [pc, #104]	; (800b39c <HAL_SD_InitCard+0xbc>)
 800b332:	2200      	movs	r2, #0
 800b334:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4618      	mov	r0, r3
 800b33c:	f003 fabf 	bl	800e8be <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800b340:	4b16      	ldr	r3, [pc, #88]	; (800b39c <HAL_SD_InitCard+0xbc>)
 800b342:	2201      	movs	r2, #1
 800b344:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f000 ffc6 	bl	800c2d8 <SD_PowerON>
 800b34c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b34e:	6a3b      	ldr	r3, [r7, #32]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d00b      	beq.n	800b36c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2201      	movs	r2, #1
 800b358:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b360:	6a3b      	ldr	r3, [r7, #32]
 800b362:	431a      	orrs	r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b368:	2301      	movs	r3, #1
 800b36a:	e013      	b.n	800b394 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 fee5 	bl	800c13c <SD_InitCard>
 800b372:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b374:	6a3b      	ldr	r3, [r7, #32]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d00b      	beq.n	800b392 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2201      	movs	r2, #1
 800b37e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b386:	6a3b      	ldr	r3, [r7, #32]
 800b388:	431a      	orrs	r2, r3
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b38e:	2301      	movs	r3, #1
 800b390:	e000      	b.n	800b394 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800b392:	2300      	movs	r3, #0
}
 800b394:	4618      	mov	r0, r3
 800b396:	3728      	adds	r7, #40	; 0x28
 800b398:	46bd      	mov	sp, r7
 800b39a:	bdb0      	pop	{r4, r5, r7, pc}
 800b39c:	422580a0 	.word	0x422580a0

0800b3a0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b08c      	sub	sp, #48	; 0x30
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d107      	bne.n	800b3c8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3bc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	e0c7      	b.n	800b558 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	f040 80c0 	bne.w	800b556 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b3dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	441a      	add	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d907      	bls.n	800b3fa <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e0ae      	b.n	800b558 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2203      	movs	r2, #3
 800b3fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2200      	movs	r2, #0
 800b408:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800b418:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b41e:	4a50      	ldr	r2, [pc, #320]	; (800b560 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800b420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b426:	4a4f      	ldr	r2, [pc, #316]	; (800b564 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800b428:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b42e:	2200      	movs	r2, #0
 800b430:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	3380      	adds	r3, #128	; 0x80
 800b43c:	4619      	mov	r1, r3
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	025b      	lsls	r3, r3, #9
 800b444:	089b      	lsrs	r3, r3, #2
 800b446:	f7fd fc07 	bl	8008c58 <HAL_DMA_Start_IT>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d017      	beq.n	800b480 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800b45e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	4a40      	ldr	r2, [pc, #256]	; (800b568 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b466:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b46c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2201      	movs	r2, #1
 800b478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	e06b      	b.n	800b558 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800b480:	4b3a      	ldr	r3, [pc, #232]	; (800b56c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800b482:	2201      	movs	r2, #1
 800b484:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b48a:	2b01      	cmp	r3, #1
 800b48c:	d002      	beq.n	800b494 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800b48e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b490:	025b      	lsls	r3, r3, #9
 800b492:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b49c:	4618      	mov	r0, r3
 800b49e:	f003 faa1 	bl	800e9e4 <SDMMC_CmdBlockLength>
 800b4a2:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800b4a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d00f      	beq.n	800b4ca <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	4a2e      	ldr	r2, [pc, #184]	; (800b568 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b4b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4b8:	431a      	orrs	r2, r3
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e046      	b.n	800b558 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b4ca:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ce:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	025b      	lsls	r3, r3, #9
 800b4d4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b4d6:	2390      	movs	r3, #144	; 0x90
 800b4d8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b4da:	2302      	movs	r3, #2
 800b4dc:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f107 0210 	add.w	r2, r7, #16
 800b4ee:	4611      	mov	r1, r2
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f003 fa4b 	bl	800e98c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	2b01      	cmp	r3, #1
 800b4fa:	d90a      	bls.n	800b512 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2282      	movs	r2, #130	; 0x82
 800b500:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b508:	4618      	mov	r0, r3
 800b50a:	f003 faaf 	bl	800ea6c <SDMMC_CmdReadMultiBlock>
 800b50e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b510:	e009      	b.n	800b526 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2281      	movs	r2, #129	; 0x81
 800b516:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b51e:	4618      	mov	r0, r3
 800b520:	f003 fa82 	bl	800ea28 <SDMMC_CmdReadSingleBlock>
 800b524:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800b526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d012      	beq.n	800b552 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4a0d      	ldr	r2, [pc, #52]	; (800b568 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b532:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b53a:	431a      	orrs	r2, r3
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2201      	movs	r2, #1
 800b544:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2200      	movs	r2, #0
 800b54c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800b54e:	2301      	movs	r3, #1
 800b550:	e002      	b.n	800b558 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800b552:	2300      	movs	r3, #0
 800b554:	e000      	b.n	800b558 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800b556:	2302      	movs	r3, #2
  }
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3730      	adds	r7, #48	; 0x30
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}
 800b560:	0800bf4b 	.word	0x0800bf4b
 800b564:	0800bfbd 	.word	0x0800bfbd
 800b568:	004005ff 	.word	0x004005ff
 800b56c:	4225858c 	.word	0x4225858c

0800b570 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b08c      	sub	sp, #48	; 0x30
 800b574:	af00      	add	r7, sp, #0
 800b576:	60f8      	str	r0, [r7, #12]
 800b578:	60b9      	str	r1, [r7, #8]
 800b57a:	607a      	str	r2, [r7, #4]
 800b57c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d107      	bne.n	800b598 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b58c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b594:	2301      	movs	r3, #1
 800b596:	e0ca      	b.n	800b72e <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b59e:	b2db      	uxtb	r3, r3
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	f040 80c3 	bne.w	800b72c <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b5ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	441a      	add	r2, r3
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d907      	bls.n	800b5ca <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5be:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e0b1      	b.n	800b72e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	2203      	movs	r2, #3
 800b5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f042 021a 	orr.w	r2, r2, #26
 800b5e8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5ee:	4a52      	ldr	r2, [pc, #328]	; (800b738 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800b5f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5f6:	4a51      	ldr	r2, [pc, #324]	; (800b73c <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800b5f8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5fe:	2200      	movs	r2, #0
 800b600:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b606:	2b01      	cmp	r3, #1
 800b608:	d002      	beq.n	800b610 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800b60a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b60c:	025b      	lsls	r3, r3, #9
 800b60e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b618:	4618      	mov	r0, r3
 800b61a:	f003 f9e3 	bl	800e9e4 <SDMMC_CmdBlockLength>
 800b61e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00f      	beq.n	800b646 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4a45      	ldr	r2, [pc, #276]	; (800b740 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b62c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b634:	431a      	orrs	r2, r3
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	2201      	movs	r2, #1
 800b63e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b642:	2301      	movs	r3, #1
 800b644:	e073      	b.n	800b72e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d90a      	bls.n	800b662 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	22a0      	movs	r2, #160	; 0xa0
 800b650:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b658:	4618      	mov	r0, r3
 800b65a:	f003 fa4b 	bl	800eaf4 <SDMMC_CmdWriteMultiBlock>
 800b65e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b660:	e009      	b.n	800b676 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	2290      	movs	r2, #144	; 0x90
 800b666:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b66e:	4618      	mov	r0, r3
 800b670:	f003 fa1e 	bl	800eab0 <SDMMC_CmdWriteSingleBlock>
 800b674:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d012      	beq.n	800b6a2 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	4a2f      	ldr	r2, [pc, #188]	; (800b740 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b682:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b68a:	431a      	orrs	r2, r3
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	2201      	movs	r2, #1
 800b694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2200      	movs	r2, #0
 800b69c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b69e:	2301      	movs	r3, #1
 800b6a0:	e045      	b.n	800b72e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800b6a2:	4b28      	ldr	r3, [pc, #160]	; (800b744 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800b6a4:	2201      	movs	r2, #1
 800b6a6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800b6ac:	68b9      	ldr	r1, [r7, #8]
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	3380      	adds	r3, #128	; 0x80
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	025b      	lsls	r3, r3, #9
 800b6ba:	089b      	lsrs	r3, r3, #2
 800b6bc:	f7fd facc 	bl	8008c58 <HAL_DMA_Start_IT>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d01a      	beq.n	800b6fc <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f022 021a 	bic.w	r2, r2, #26
 800b6d4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a19      	ldr	r2, [pc, #100]	; (800b740 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b6dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	e018      	b.n	800b72e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b6fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b700:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	025b      	lsls	r3, r3, #9
 800b706:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b708:	2390      	movs	r3, #144	; 0x90
 800b70a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800b70c:	2300      	movs	r3, #0
 800b70e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b710:	2300      	movs	r3, #0
 800b712:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b714:	2301      	movs	r3, #1
 800b716:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f107 0210 	add.w	r2, r7, #16
 800b720:	4611      	mov	r1, r2
 800b722:	4618      	mov	r0, r3
 800b724:	f003 f932 	bl	800e98c <SDIO_ConfigData>

      return HAL_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	e000      	b.n	800b72e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800b72c:	2302      	movs	r3, #2
  }
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3730      	adds	r7, #48	; 0x30
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	0800bf21 	.word	0x0800bf21
 800b73c:	0800bfbd 	.word	0x0800bfbd
 800b740:	004005ff 	.word	0x004005ff
 800b744:	4225858c 	.word	0x4225858c

0800b748 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b084      	sub	sp, #16
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b754:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b75c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b760:	2b00      	cmp	r3, #0
 800b762:	d008      	beq.n	800b776 <HAL_SD_IRQHandler+0x2e>
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f003 0308 	and.w	r3, r3, #8
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d003      	beq.n	800b776 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 ffc8 	bl	800c704 <SD_Read_IT>
 800b774:	e155      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b77c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b780:	2b00      	cmp	r3, #0
 800b782:	f000 808f 	beq.w	800b8a4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b78e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b796:	687a      	ldr	r2, [r7, #4]
 800b798:	6812      	ldr	r2, [r2, #0]
 800b79a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800b79e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800b7a2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f022 0201 	bic.w	r2, r2, #1
 800b7b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f003 0308 	and.w	r3, r3, #8
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d039      	beq.n	800b832 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f003 0302 	and.w	r3, r3, #2
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d104      	bne.n	800b7d2 <HAL_SD_IRQHandler+0x8a>
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	f003 0320 	and.w	r3, r3, #32
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d011      	beq.n	800b7f6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f003 f9ae 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800b7dc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d008      	beq.n	800b7f6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	431a      	orrs	r2, r3
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 f91f 	bl	800ba34 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f240 523a 	movw	r2, #1338	; 0x53a
 800b7fe:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2201      	movs	r2, #1
 800b804:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2200      	movs	r2, #0
 800b80c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	f003 0301 	and.w	r3, r3, #1
 800b814:	2b00      	cmp	r3, #0
 800b816:	d104      	bne.n	800b822 <HAL_SD_IRQHandler+0xda>
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f003 0302 	and.w	r3, r3, #2
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d003      	beq.n	800b82a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f003 fe04 	bl	800f430 <HAL_SD_RxCpltCallback>
 800b828:	e0fb      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f003 fdf6 	bl	800f41c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b830:	e0f7      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b838:	2b00      	cmp	r3, #0
 800b83a:	f000 80f2 	beq.w	800ba22 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	f003 0320 	and.w	r3, r3, #32
 800b844:	2b00      	cmp	r3, #0
 800b846:	d011      	beq.n	800b86c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	4618      	mov	r0, r3
 800b84e:	f003 f973 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800b852:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d008      	beq.n	800b86c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	431a      	orrs	r2, r3
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b866:	6878      	ldr	r0, [r7, #4]
 800b868:	f000 f8e4 	bl	800ba34 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f003 0301 	and.w	r3, r3, #1
 800b872:	2b00      	cmp	r3, #0
 800b874:	f040 80d5 	bne.w	800ba22 <HAL_SD_IRQHandler+0x2da>
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f040 80cf 	bne.w	800ba22 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f022 0208 	bic.w	r2, r2, #8
 800b892:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2201      	movs	r2, #1
 800b898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f003 fdbd 	bl	800f41c <HAL_SD_TxCpltCallback>
}
 800b8a2:	e0be      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d008      	beq.n	800b8c4 <HAL_SD_IRQHandler+0x17c>
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	f003 0308 	and.w	r3, r3, #8
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d003      	beq.n	800b8c4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f000 ff72 	bl	800c7a6 <SD_Write_IT>
 800b8c2:	e0ae      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8ca:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	f000 80a7 	beq.w	800ba22 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8da:	f003 0302 	and.w	r3, r3, #2
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d005      	beq.n	800b8ee <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e6:	f043 0202 	orr.w	r2, r3, #2
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8f4:	f003 0308 	and.w	r3, r3, #8
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d005      	beq.n	800b908 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b900:	f043 0208 	orr.w	r2, r3, #8
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b90e:	f003 0320 	and.w	r3, r3, #32
 800b912:	2b00      	cmp	r3, #0
 800b914:	d005      	beq.n	800b922 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b91a:	f043 0220 	orr.w	r2, r3, #32
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b928:	f003 0310 	and.w	r3, r3, #16
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d005      	beq.n	800b93c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b934:	f043 0210 	orr.w	r2, r3, #16
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f240 523a 	movw	r2, #1338	; 0x53a
 800b944:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b954:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f003 f8ec 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800b960:	4602      	mov	r2, r0
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b966:	431a      	orrs	r2, r3
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	f003 0308 	and.w	r3, r3, #8
 800b972:	2b00      	cmp	r3, #0
 800b974:	d00a      	beq.n	800b98c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2201      	movs	r2, #1
 800b97a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2200      	movs	r2, #0
 800b982:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f000 f855 	bl	800ba34 <HAL_SD_ErrorCallback>
}
 800b98a:	e04a      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b992:	2b00      	cmp	r3, #0
 800b994:	d045      	beq.n	800ba22 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	f003 0310 	and.w	r3, r3, #16
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d104      	bne.n	800b9aa <HAL_SD_IRQHandler+0x262>
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	f003 0320 	and.w	r3, r3, #32
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d011      	beq.n	800b9ce <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9ae:	4a1f      	ldr	r2, [pc, #124]	; (800ba2c <HAL_SD_IRQHandler+0x2e4>)
 800b9b0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f7fd f9a6 	bl	8008d08 <HAL_DMA_Abort_IT>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d02f      	beq.n	800ba22 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f000 fb4a 	bl	800c060 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b9cc:	e029      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	f003 0301 	and.w	r3, r3, #1
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d104      	bne.n	800b9e2 <HAL_SD_IRQHandler+0x29a>
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f003 0302 	and.w	r3, r3, #2
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d011      	beq.n	800ba06 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e6:	4a12      	ldr	r2, [pc, #72]	; (800ba30 <HAL_SD_IRQHandler+0x2e8>)
 800b9e8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7fd f98a 	bl	8008d08 <HAL_DMA_Abort_IT>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d013      	beq.n	800ba22 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f000 fb65 	bl	800c0ce <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800ba04:	e00d      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	2200      	movs	r2, #0
 800ba0a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f003 fcf4 	bl	800f408 <HAL_SD_AbortCallback>
}
 800ba20:	e7ff      	b.n	800ba22 <HAL_SD_IRQHandler+0x2da>
 800ba22:	bf00      	nop
 800ba24:	3710      	adds	r7, #16
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
 800ba2a:	bf00      	nop
 800ba2c:	0800c061 	.word	0x0800c061
 800ba30:	0800c0cf 	.word	0x0800c0cf

0800ba34 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800ba3c:	bf00      	nop
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba56:	0f9b      	lsrs	r3, r3, #30
 800ba58:	b2da      	uxtb	r2, r3
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba62:	0e9b      	lsrs	r3, r3, #26
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	f003 030f 	and.w	r3, r3, #15
 800ba6a:	b2da      	uxtb	r2, r3
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba74:	0e1b      	lsrs	r3, r3, #24
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	f003 0303 	and.w	r3, r3, #3
 800ba7c:	b2da      	uxtb	r2, r3
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba86:	0c1b      	lsrs	r3, r3, #16
 800ba88:	b2da      	uxtb	r2, r3
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba92:	0a1b      	lsrs	r3, r3, #8
 800ba94:	b2da      	uxtb	r2, r3
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba9e:	b2da      	uxtb	r2, r3
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800baa8:	0d1b      	lsrs	r3, r3, #20
 800baaa:	b29a      	uxth	r2, r3
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bab4:	0c1b      	lsrs	r3, r3, #16
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	f003 030f 	and.w	r3, r3, #15
 800babc:	b2da      	uxtb	r2, r3
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bac6:	0bdb      	lsrs	r3, r3, #15
 800bac8:	b2db      	uxtb	r3, r3
 800baca:	f003 0301 	and.w	r3, r3, #1
 800bace:	b2da      	uxtb	r2, r3
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bad8:	0b9b      	lsrs	r3, r3, #14
 800bada:	b2db      	uxtb	r3, r3
 800badc:	f003 0301 	and.w	r3, r3, #1
 800bae0:	b2da      	uxtb	r2, r3
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800baea:	0b5b      	lsrs	r3, r3, #13
 800baec:	b2db      	uxtb	r3, r3
 800baee:	f003 0301 	and.w	r3, r3, #1
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bafc:	0b1b      	lsrs	r3, r3, #12
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	f003 0301 	and.w	r3, r3, #1
 800bb04:	b2da      	uxtb	r2, r3
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d163      	bne.n	800bbe0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb1c:	009a      	lsls	r2, r3, #2
 800bb1e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800bb22:	4013      	ands	r3, r2
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800bb28:	0f92      	lsrs	r2, r2, #30
 800bb2a:	431a      	orrs	r2, r3
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb34:	0edb      	lsrs	r3, r3, #27
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	f003 0307 	and.w	r3, r3, #7
 800bb3c:	b2da      	uxtb	r2, r3
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb46:	0e1b      	lsrs	r3, r3, #24
 800bb48:	b2db      	uxtb	r3, r3
 800bb4a:	f003 0307 	and.w	r3, r3, #7
 800bb4e:	b2da      	uxtb	r2, r3
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb58:	0d5b      	lsrs	r3, r3, #21
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	f003 0307 	and.w	r3, r3, #7
 800bb60:	b2da      	uxtb	r2, r3
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb6a:	0c9b      	lsrs	r3, r3, #18
 800bb6c:	b2db      	uxtb	r3, r3
 800bb6e:	f003 0307 	and.w	r3, r3, #7
 800bb72:	b2da      	uxtb	r2, r3
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb7c:	0bdb      	lsrs	r3, r3, #15
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	f003 0307 	and.w	r3, r3, #7
 800bb84:	b2da      	uxtb	r2, r3
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	1c5a      	adds	r2, r3, #1
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	7e1b      	ldrb	r3, [r3, #24]
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	f003 0307 	and.w	r3, r3, #7
 800bb9e:	3302      	adds	r3, #2
 800bba0:	2201      	movs	r2, #1
 800bba2:	fa02 f303 	lsl.w	r3, r2, r3
 800bba6:	687a      	ldr	r2, [r7, #4]
 800bba8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800bbaa:	fb02 f203 	mul.w	r2, r2, r3
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	7a1b      	ldrb	r3, [r3, #8]
 800bbb6:	b2db      	uxtb	r3, r3
 800bbb8:	f003 030f 	and.w	r3, r3, #15
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	409a      	lsls	r2, r3
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbc8:	687a      	ldr	r2, [r7, #4]
 800bbca:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800bbcc:	0a52      	lsrs	r2, r2, #9
 800bbce:	fb02 f203 	mul.w	r2, r2, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bbdc:	661a      	str	r2, [r3, #96]	; 0x60
 800bbde:	e031      	b.n	800bc44 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d11d      	bne.n	800bc24 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bbec:	041b      	lsls	r3, r3, #16
 800bbee:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bbf6:	0c1b      	lsrs	r3, r3, #16
 800bbf8:	431a      	orrs	r2, r3
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	691b      	ldr	r3, [r3, #16]
 800bc02:	3301      	adds	r3, #1
 800bc04:	029a      	lsls	r2, r3, #10
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bc18:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	661a      	str	r2, [r3, #96]	; 0x60
 800bc22:	e00f      	b.n	800bc44 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	4a58      	ldr	r2, [pc, #352]	; (800bd8c <HAL_SD_GetCardCSD+0x344>)
 800bc2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800bc40:	2301      	movs	r3, #1
 800bc42:	e09d      	b.n	800bd80 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc48:	0b9b      	lsrs	r3, r3, #14
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	f003 0301 	and.w	r3, r3, #1
 800bc50:	b2da      	uxtb	r2, r3
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc5a:	09db      	lsrs	r3, r3, #7
 800bc5c:	b2db      	uxtb	r3, r3
 800bc5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc62:	b2da      	uxtb	r2, r3
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc6c:	b2db      	uxtb	r3, r3
 800bc6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc72:	b2da      	uxtb	r2, r3
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc7c:	0fdb      	lsrs	r3, r3, #31
 800bc7e:	b2da      	uxtb	r2, r3
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc88:	0f5b      	lsrs	r3, r3, #29
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	f003 0303 	and.w	r3, r3, #3
 800bc90:	b2da      	uxtb	r2, r3
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc9a:	0e9b      	lsrs	r3, r3, #26
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	f003 0307 	and.w	r3, r3, #7
 800bca2:	b2da      	uxtb	r2, r3
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcac:	0d9b      	lsrs	r3, r3, #22
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	f003 030f 	and.w	r3, r3, #15
 800bcb4:	b2da      	uxtb	r2, r3
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcbe:	0d5b      	lsrs	r3, r3, #21
 800bcc0:	b2db      	uxtb	r3, r3
 800bcc2:	f003 0301 	and.w	r3, r3, #1
 800bcc6:	b2da      	uxtb	r2, r3
 800bcc8:	683b      	ldr	r3, [r7, #0]
 800bcca:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcda:	0c1b      	lsrs	r3, r3, #16
 800bcdc:	b2db      	uxtb	r3, r3
 800bcde:	f003 0301 	and.w	r3, r3, #1
 800bce2:	b2da      	uxtb	r2, r3
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcee:	0bdb      	lsrs	r3, r3, #15
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	f003 0301 	and.w	r3, r3, #1
 800bcf6:	b2da      	uxtb	r2, r3
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd02:	0b9b      	lsrs	r3, r3, #14
 800bd04:	b2db      	uxtb	r3, r3
 800bd06:	f003 0301 	and.w	r3, r3, #1
 800bd0a:	b2da      	uxtb	r2, r3
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd16:	0b5b      	lsrs	r3, r3, #13
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	f003 0301 	and.w	r3, r3, #1
 800bd1e:	b2da      	uxtb	r2, r3
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd2a:	0b1b      	lsrs	r3, r3, #12
 800bd2c:	b2db      	uxtb	r3, r3
 800bd2e:	f003 0301 	and.w	r3, r3, #1
 800bd32:	b2da      	uxtb	r2, r3
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd3e:	0a9b      	lsrs	r3, r3, #10
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	f003 0303 	and.w	r3, r3, #3
 800bd46:	b2da      	uxtb	r2, r3
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd52:	0a1b      	lsrs	r3, r3, #8
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	f003 0303 	and.w	r3, r3, #3
 800bd5a:	b2da      	uxtb	r2, r3
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd66:	085b      	lsrs	r3, r3, #1
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd6e:	b2da      	uxtb	r2, r3
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	2201      	movs	r2, #1
 800bd7a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800bd7e:	2300      	movs	r3, #0
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	370c      	adds	r7, #12
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr
 800bd8c:	004005ff 	.word	0x004005ff

0800bd90 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b083      	sub	sp, #12
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800bdda:	2300      	movs	r3, #0
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	370c      	adds	r7, #12
 800bde0:	46bd      	mov	sp, r7
 800bde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde6:	4770      	bx	lr

0800bde8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800bde8:	b5b0      	push	{r4, r5, r7, lr}
 800bdea:	b08e      	sub	sp, #56	; 0x38
 800bdec:	af04      	add	r7, sp, #16
 800bdee:	6078      	str	r0, [r7, #4]
 800bdf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2203      	movs	r2, #3
 800bdf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdfe:	2b03      	cmp	r3, #3
 800be00:	d02e      	beq.n	800be60 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be08:	d106      	bne.n	800be18 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be0e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	639a      	str	r2, [r3, #56]	; 0x38
 800be16:	e029      	b.n	800be6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be1e:	d10a      	bne.n	800be36 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800be20:	6878      	ldr	r0, [r7, #4]
 800be22:	f000 fb0f 	bl	800c444 <SD_WideBus_Enable>
 800be26:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be2e:	431a      	orrs	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	639a      	str	r2, [r3, #56]	; 0x38
 800be34:	e01a      	b.n	800be6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d10a      	bne.n	800be52 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f000 fb4c 	bl	800c4da <SD_WideBus_Disable>
 800be42:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be4a:	431a      	orrs	r2, r3
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	639a      	str	r2, [r3, #56]	; 0x38
 800be50:	e00c      	b.n	800be6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be56:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	639a      	str	r2, [r3, #56]	; 0x38
 800be5e:	e005      	b.n	800be6c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be64:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be70:	2b00      	cmp	r3, #0
 800be72:	d009      	beq.n	800be88 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4a18      	ldr	r2, [pc, #96]	; (800bedc <HAL_SD_ConfigWideBusOperation+0xf4>)
 800be7a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2201      	movs	r2, #1
 800be80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800be84:	2301      	movs	r3, #1
 800be86:	e024      	b.n	800bed2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	695b      	ldr	r3, [r3, #20]
 800bea2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	699b      	ldr	r3, [r3, #24]
 800bea8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681d      	ldr	r5, [r3, #0]
 800beae:	466c      	mov	r4, sp
 800beb0:	f107 0318 	add.w	r3, r7, #24
 800beb4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800beb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bebc:	f107 030c 	add.w	r3, r7, #12
 800bec0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bec2:	4628      	mov	r0, r5
 800bec4:	f002 fcb2 	bl	800e82c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800bed0:	2300      	movs	r3, #0
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3728      	adds	r7, #40	; 0x28
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bdb0      	pop	{r4, r5, r7, pc}
 800beda:	bf00      	nop
 800bedc:	004005ff 	.word	0x004005ff

0800bee0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b086      	sub	sp, #24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800bee8:	2300      	movs	r3, #0
 800beea:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800beec:	f107 030c 	add.w	r3, r7, #12
 800bef0:	4619      	mov	r1, r3
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 fa7e 	bl	800c3f4 <SD_SendStatus>
 800bef8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d005      	beq.n	800bf0c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf04:	697b      	ldr	r3, [r7, #20]
 800bf06:	431a      	orrs	r2, r3
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	0a5b      	lsrs	r3, r3, #9
 800bf10:	f003 030f 	and.w	r3, r3, #15
 800bf14:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800bf16:	693b      	ldr	r3, [r7, #16]
}
 800bf18:	4618      	mov	r0, r3
 800bf1a:	3718      	adds	r7, #24
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bf20:	b480      	push	{r7}
 800bf22:	b085      	sub	sp, #20
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf2c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bf3c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800bf3e:	bf00      	nop
 800bf40:	3714      	adds	r7, #20
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr

0800bf4a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b084      	sub	sp, #16
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf56:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf5c:	2b82      	cmp	r3, #130	; 0x82
 800bf5e:	d111      	bne.n	800bf84 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4618      	mov	r0, r3
 800bf66:	f002 fde7 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800bf6a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d008      	beq.n	800bf84 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	431a      	orrs	r2, r3
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800bf7e:	68f8      	ldr	r0, [r7, #12]
 800bf80:	f7ff fd58 	bl	800ba34 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f022 0208 	bic.w	r2, r2, #8
 800bf92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f240 523a 	movw	r2, #1338	; 0x53a
 800bf9c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2201      	movs	r2, #1
 800bfa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800bfac:	68f8      	ldr	r0, [r7, #12]
 800bfae:	f003 fa3f 	bl	800f430 <HAL_SD_RxCpltCallback>
#endif
}
 800bfb2:	bf00      	nop
 800bfb4:	3710      	adds	r7, #16
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
	...

0800bfbc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b086      	sub	sp, #24
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfc8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f7fd f848 	bl	8009060 <HAL_DMA_GetError>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	2b02      	cmp	r3, #2
 800bfd4:	d03e      	beq.n	800c054 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfdc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfe4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d002      	beq.n	800bff2 <SD_DMAError+0x36>
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d12d      	bne.n	800c04e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a19      	ldr	r2, [pc, #100]	; (800c05c <SD_DMAError+0xa0>)
 800bff8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800c008:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c00e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800c016:	6978      	ldr	r0, [r7, #20]
 800c018:	f7ff ff62 	bl	800bee0 <HAL_SD_GetCardState>
 800c01c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	2b06      	cmp	r3, #6
 800c022:	d002      	beq.n	800c02a <SD_DMAError+0x6e>
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	2b05      	cmp	r3, #5
 800c028:	d10a      	bne.n	800c040 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	4618      	mov	r0, r3
 800c030:	f002 fd82 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800c034:	4602      	mov	r2, r0
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c03a:	431a      	orrs	r2, r3
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	2201      	movs	r2, #1
 800c044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	2200      	movs	r2, #0
 800c04c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800c04e:	6978      	ldr	r0, [r7, #20]
 800c050:	f7ff fcf0 	bl	800ba34 <HAL_SD_ErrorCallback>
#endif
  }
}
 800c054:	bf00      	nop
 800c056:	3718      	adds	r7, #24
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}
 800c05c:	004005ff 	.word	0x004005ff

0800c060 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c06c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f240 523a 	movw	r2, #1338	; 0x53a
 800c076:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800c078:	68f8      	ldr	r0, [r7, #12]
 800c07a:	f7ff ff31 	bl	800bee0 <HAL_SD_GetCardState>
 800c07e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2201      	movs	r2, #1
 800c084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	2200      	movs	r2, #0
 800c08c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	2b06      	cmp	r3, #6
 800c092:	d002      	beq.n	800c09a <SD_DMATxAbort+0x3a>
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	2b05      	cmp	r3, #5
 800c098:	d10a      	bne.n	800c0b0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f002 fd4a 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0aa:	431a      	orrs	r2, r3
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d103      	bne.n	800c0c0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800c0b8:	68f8      	ldr	r0, [r7, #12]
 800c0ba:	f003 f9a5 	bl	800f408 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800c0be:	e002      	b.n	800c0c6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800c0c0:	68f8      	ldr	r0, [r7, #12]
 800c0c2:	f7ff fcb7 	bl	800ba34 <HAL_SD_ErrorCallback>
}
 800c0c6:	bf00      	nop
 800c0c8:	3710      	adds	r7, #16
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}

0800c0ce <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800c0ce:	b580      	push	{r7, lr}
 800c0d0:	b084      	sub	sp, #16
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0da:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f240 523a 	movw	r2, #1338	; 0x53a
 800c0e4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800c0e6:	68f8      	ldr	r0, [r7, #12]
 800c0e8:	f7ff fefa 	bl	800bee0 <HAL_SD_GetCardState>
 800c0ec:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2201      	movs	r2, #1
 800c0f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	2b06      	cmp	r3, #6
 800c100:	d002      	beq.n	800c108 <SD_DMARxAbort+0x3a>
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	2b05      	cmp	r3, #5
 800c106:	d10a      	bne.n	800c11e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4618      	mov	r0, r3
 800c10e:	f002 fd13 	bl	800eb38 <SDMMC_CmdStopTransfer>
 800c112:	4602      	mov	r2, r0
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c118:	431a      	orrs	r2, r3
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c122:	2b00      	cmp	r3, #0
 800c124:	d103      	bne.n	800c12e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800c126:	68f8      	ldr	r0, [r7, #12]
 800c128:	f003 f96e 	bl	800f408 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800c12c:	e002      	b.n	800c134 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800c12e:	68f8      	ldr	r0, [r7, #12]
 800c130:	f7ff fc80 	bl	800ba34 <HAL_SD_ErrorCallback>
}
 800c134:	bf00      	nop
 800c136:	3710      	adds	r7, #16
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800c13c:	b5b0      	push	{r4, r5, r7, lr}
 800c13e:	b094      	sub	sp, #80	; 0x50
 800c140:	af04      	add	r7, sp, #16
 800c142:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800c144:	2301      	movs	r3, #1
 800c146:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4618      	mov	r0, r3
 800c14e:	f002 fbc5 	bl	800e8dc <SDIO_GetPowerState>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d102      	bne.n	800c15e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c158:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800c15c:	e0b7      	b.n	800c2ce <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c162:	2b03      	cmp	r3, #3
 800c164:	d02f      	beq.n	800c1c6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4618      	mov	r0, r3
 800c16c:	f002 fdee 	bl	800ed4c <SDMMC_CmdSendCID>
 800c170:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800c172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c174:	2b00      	cmp	r3, #0
 800c176:	d001      	beq.n	800c17c <SD_InitCard+0x40>
    {
      return errorstate;
 800c178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c17a:	e0a8      	b.n	800c2ce <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	2100      	movs	r1, #0
 800c182:	4618      	mov	r0, r3
 800c184:	f002 fbef 	bl	800e966 <SDIO_GetResponse>
 800c188:	4602      	mov	r2, r0
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	2104      	movs	r1, #4
 800c194:	4618      	mov	r0, r3
 800c196:	f002 fbe6 	bl	800e966 <SDIO_GetResponse>
 800c19a:	4602      	mov	r2, r0
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	2108      	movs	r1, #8
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f002 fbdd 	bl	800e966 <SDIO_GetResponse>
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	210c      	movs	r1, #12
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f002 fbd4 	bl	800e966 <SDIO_GetResponse>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	d00d      	beq.n	800c1ea <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f107 020e 	add.w	r2, r7, #14
 800c1d6:	4611      	mov	r1, r2
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f002 fdf4 	bl	800edc6 <SDMMC_CmdSetRelAdd>
 800c1de:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800c1e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d001      	beq.n	800c1ea <SD_InitCard+0xae>
    {
      return errorstate;
 800c1e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c1e8:	e071      	b.n	800c2ce <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1ee:	2b03      	cmp	r3, #3
 800c1f0:	d036      	beq.n	800c260 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800c1f2:	89fb      	ldrh	r3, [r7, #14]
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681a      	ldr	r2, [r3, #0]
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c202:	041b      	lsls	r3, r3, #16
 800c204:	4619      	mov	r1, r3
 800c206:	4610      	mov	r0, r2
 800c208:	f002 fdbe 	bl	800ed88 <SDMMC_CmdSendCSD>
 800c20c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800c20e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c210:	2b00      	cmp	r3, #0
 800c212:	d001      	beq.n	800c218 <SD_InitCard+0xdc>
    {
      return errorstate;
 800c214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c216:	e05a      	b.n	800c2ce <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	2100      	movs	r1, #0
 800c21e:	4618      	mov	r0, r3
 800c220:	f002 fba1 	bl	800e966 <SDIO_GetResponse>
 800c224:	4602      	mov	r2, r0
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	2104      	movs	r1, #4
 800c230:	4618      	mov	r0, r3
 800c232:	f002 fb98 	bl	800e966 <SDIO_GetResponse>
 800c236:	4602      	mov	r2, r0
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	2108      	movs	r1, #8
 800c242:	4618      	mov	r0, r3
 800c244:	f002 fb8f 	bl	800e966 <SDIO_GetResponse>
 800c248:	4602      	mov	r2, r0
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	210c      	movs	r1, #12
 800c254:	4618      	mov	r0, r3
 800c256:	f002 fb86 	bl	800e966 <SDIO_GetResponse>
 800c25a:	4602      	mov	r2, r0
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2104      	movs	r1, #4
 800c266:	4618      	mov	r0, r3
 800c268:	f002 fb7d 	bl	800e966 <SDIO_GetResponse>
 800c26c:	4603      	mov	r3, r0
 800c26e:	0d1a      	lsrs	r2, r3, #20
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800c274:	f107 0310 	add.w	r3, r7, #16
 800c278:	4619      	mov	r1, r3
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f7ff fbe4 	bl	800ba48 <HAL_SD_GetCardCSD>
 800c280:	4603      	mov	r3, r0
 800c282:	2b00      	cmp	r3, #0
 800c284:	d002      	beq.n	800c28c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c286:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c28a:	e020      	b.n	800c2ce <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6819      	ldr	r1, [r3, #0]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c294:	041b      	lsls	r3, r3, #16
 800c296:	f04f 0400 	mov.w	r4, #0
 800c29a:	461a      	mov	r2, r3
 800c29c:	4623      	mov	r3, r4
 800c29e:	4608      	mov	r0, r1
 800c2a0:	f002 fc6c 	bl	800eb7c <SDMMC_CmdSelDesel>
 800c2a4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800c2a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d001      	beq.n	800c2b0 <SD_InitCard+0x174>
  {
    return errorstate;
 800c2ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2ae:	e00e      	b.n	800c2ce <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681d      	ldr	r5, [r3, #0]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	466c      	mov	r4, sp
 800c2b8:	f103 0210 	add.w	r2, r3, #16
 800c2bc:	ca07      	ldmia	r2, {r0, r1, r2}
 800c2be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c2c2:	3304      	adds	r3, #4
 800c2c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	f002 fab0 	bl	800e82c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800c2cc:	2300      	movs	r3, #0
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3740      	adds	r7, #64	; 0x40
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c2d8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b086      	sub	sp, #24
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	617b      	str	r3, [r7, #20]
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f002 fc66 	bl	800ebc2 <SDMMC_CmdGoIdleState>
 800c2f6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d001      	beq.n	800c302 <SD_PowerON+0x2a>
  {
    return errorstate;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	e072      	b.n	800c3e8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4618      	mov	r0, r3
 800c308:	f002 fc79 	bl	800ebfe <SDMMC_CmdOperCond>
 800c30c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d00d      	beq.n	800c330 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2200      	movs	r2, #0
 800c318:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4618      	mov	r0, r3
 800c320:	f002 fc4f 	bl	800ebc2 <SDMMC_CmdGoIdleState>
 800c324:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d004      	beq.n	800c336 <SD_PowerON+0x5e>
    {
      return errorstate;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	e05b      	b.n	800c3e8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2201      	movs	r2, #1
 800c334:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d137      	bne.n	800c3ae <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	2100      	movs	r1, #0
 800c344:	4618      	mov	r0, r3
 800c346:	f002 fc79 	bl	800ec3c <SDMMC_CmdAppCommand>
 800c34a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d02d      	beq.n	800c3ae <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c352:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c356:	e047      	b.n	800c3e8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	2100      	movs	r1, #0
 800c35e:	4618      	mov	r0, r3
 800c360:	f002 fc6c 	bl	800ec3c <SDMMC_CmdAppCommand>
 800c364:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d001      	beq.n	800c370 <SD_PowerON+0x98>
    {
      return errorstate;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	e03b      	b.n	800c3e8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	491e      	ldr	r1, [pc, #120]	; (800c3f0 <SD_PowerON+0x118>)
 800c376:	4618      	mov	r0, r3
 800c378:	f002 fc82 	bl	800ec80 <SDMMC_CmdAppOperCommand>
 800c37c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d002      	beq.n	800c38a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c384:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c388:	e02e      	b.n	800c3e8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	2100      	movs	r1, #0
 800c390:	4618      	mov	r0, r3
 800c392:	f002 fae8 	bl	800e966 <SDIO_GetResponse>
 800c396:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	0fdb      	lsrs	r3, r3, #31
 800c39c:	2b01      	cmp	r3, #1
 800c39e:	d101      	bne.n	800c3a4 <SD_PowerON+0xcc>
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	e000      	b.n	800c3a6 <SD_PowerON+0xce>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	613b      	str	r3, [r7, #16]

    count++;
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d802      	bhi.n	800c3be <SD_PowerON+0xe6>
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d0cc      	beq.n	800c358 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d902      	bls.n	800c3ce <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c3c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c3cc:	e00c      	b.n	800c3e8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d003      	beq.n	800c3e0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2201      	movs	r2, #1
 800c3dc:	645a      	str	r2, [r3, #68]	; 0x44
 800c3de:	e002      	b.n	800c3e6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800c3e6:	2300      	movs	r3, #0
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3718      	adds	r7, #24
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}
 800c3f0:	c1100000 	.word	0xc1100000

0800c3f4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b084      	sub	sp, #16
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d102      	bne.n	800c40a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800c404:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c408:	e018      	b.n	800c43c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681a      	ldr	r2, [r3, #0]
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c412:	041b      	lsls	r3, r3, #16
 800c414:	4619      	mov	r1, r3
 800c416:	4610      	mov	r0, r2
 800c418:	f002 fcf6 	bl	800ee08 <SDMMC_CmdSendStatus>
 800c41c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d001      	beq.n	800c428 <SD_SendStatus+0x34>
  {
    return errorstate;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	e009      	b.n	800c43c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	2100      	movs	r1, #0
 800c42e:	4618      	mov	r0, r3
 800c430:	f002 fa99 	bl	800e966 <SDIO_GetResponse>
 800c434:	4602      	mov	r2, r0
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800c43a:	2300      	movs	r3, #0
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3710      	adds	r7, #16
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b086      	sub	sp, #24
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800c44c:	2300      	movs	r3, #0
 800c44e:	60fb      	str	r3, [r7, #12]
 800c450:	2300      	movs	r3, #0
 800c452:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	2100      	movs	r1, #0
 800c45a:	4618      	mov	r0, r3
 800c45c:	f002 fa83 	bl	800e966 <SDIO_GetResponse>
 800c460:	4603      	mov	r3, r0
 800c462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c466:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c46a:	d102      	bne.n	800c472 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c46c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c470:	e02f      	b.n	800c4d2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c472:	f107 030c 	add.w	r3, r7, #12
 800c476:	4619      	mov	r1, r3
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 f879 	bl	800c570 <SD_FindSCR>
 800c47e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c480:	697b      	ldr	r3, [r7, #20]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d001      	beq.n	800c48a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	e023      	b.n	800c4d2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c48a:	693b      	ldr	r3, [r7, #16]
 800c48c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c490:	2b00      	cmp	r3, #0
 800c492:	d01c      	beq.n	800c4ce <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681a      	ldr	r2, [r3, #0]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c49c:	041b      	lsls	r3, r3, #16
 800c49e:	4619      	mov	r1, r3
 800c4a0:	4610      	mov	r0, r2
 800c4a2:	f002 fbcb 	bl	800ec3c <SDMMC_CmdAppCommand>
 800c4a6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c4a8:	697b      	ldr	r3, [r7, #20]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d001      	beq.n	800c4b2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	e00f      	b.n	800c4d2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	2102      	movs	r1, #2
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f002 fc04 	bl	800ecc6 <SDMMC_CmdBusWidth>
 800c4be:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c4c0:	697b      	ldr	r3, [r7, #20]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d001      	beq.n	800c4ca <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	e003      	b.n	800c4d2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	e001      	b.n	800c4d2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c4ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3718      	adds	r7, #24
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}

0800c4da <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800c4da:	b580      	push	{r7, lr}
 800c4dc:	b086      	sub	sp, #24
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	60fb      	str	r3, [r7, #12]
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2100      	movs	r1, #0
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	f002 fa38 	bl	800e966 <SDIO_GetResponse>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c4fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c500:	d102      	bne.n	800c508 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c502:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c506:	e02f      	b.n	800c568 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c508:	f107 030c 	add.w	r3, r7, #12
 800c50c:	4619      	mov	r1, r3
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 f82e 	bl	800c570 <SD_FindSCR>
 800c514:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d001      	beq.n	800c520 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	e023      	b.n	800c568 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c526:	2b00      	cmp	r3, #0
 800c528:	d01c      	beq.n	800c564 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681a      	ldr	r2, [r3, #0]
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c532:	041b      	lsls	r3, r3, #16
 800c534:	4619      	mov	r1, r3
 800c536:	4610      	mov	r0, r2
 800c538:	f002 fb80 	bl	800ec3c <SDMMC_CmdAppCommand>
 800c53c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c53e:	697b      	ldr	r3, [r7, #20]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d001      	beq.n	800c548 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	e00f      	b.n	800c568 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	2100      	movs	r1, #0
 800c54e:	4618      	mov	r0, r3
 800c550:	f002 fbb9 	bl	800ecc6 <SDMMC_CmdBusWidth>
 800c554:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c556:	697b      	ldr	r3, [r7, #20]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d001      	beq.n	800c560 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	e003      	b.n	800c568 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c560:	2300      	movs	r3, #0
 800c562:	e001      	b.n	800c568 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c564:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3718      	adds	r7, #24
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800c570:	b590      	push	{r4, r7, lr}
 800c572:	b08f      	sub	sp, #60	; 0x3c
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c57a:	f7fb fd7b 	bl	8008074 <HAL_GetTick>
 800c57e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800c580:	2300      	movs	r3, #0
 800c582:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800c584:	2300      	movs	r3, #0
 800c586:	60bb      	str	r3, [r7, #8]
 800c588:	2300      	movs	r3, #0
 800c58a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	2108      	movs	r1, #8
 800c596:	4618      	mov	r0, r3
 800c598:	f002 fa24 	bl	800e9e4 <SDMMC_CmdBlockLength>
 800c59c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d001      	beq.n	800c5a8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800c5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a6:	e0a9      	b.n	800c6fc <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681a      	ldr	r2, [r3, #0]
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c5b0:	041b      	lsls	r3, r3, #16
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	4610      	mov	r0, r2
 800c5b6:	f002 fb41 	bl	800ec3c <SDMMC_CmdAppCommand>
 800c5ba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c5bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d001      	beq.n	800c5c6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800c5c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5c4:	e09a      	b.n	800c6fc <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c5c6:	f04f 33ff 	mov.w	r3, #4294967295
 800c5ca:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800c5cc:	2308      	movs	r3, #8
 800c5ce:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800c5d0:	2330      	movs	r3, #48	; 0x30
 800c5d2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800c5d4:	2302      	movs	r3, #2
 800c5d6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800c5dc:	2301      	movs	r3, #1
 800c5de:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f107 0210 	add.w	r2, r7, #16
 800c5e8:	4611      	mov	r1, r2
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f002 f9ce 	bl	800e98c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f002 fb88 	bl	800ed0a <SDMMC_CmdSendSCR>
 800c5fa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c5fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d022      	beq.n	800c648 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800c602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c604:	e07a      	b.n	800c6fc <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c60c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00e      	beq.n	800c632 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6819      	ldr	r1, [r3, #0]
 800c618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c61a:	009b      	lsls	r3, r3, #2
 800c61c:	f107 0208 	add.w	r2, r7, #8
 800c620:	18d4      	adds	r4, r2, r3
 800c622:	4608      	mov	r0, r1
 800c624:	f002 f92d 	bl	800e882 <SDIO_ReadFIFO>
 800c628:	4603      	mov	r3, r0
 800c62a:	6023      	str	r3, [r4, #0]
      index++;
 800c62c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c62e:	3301      	adds	r3, #1
 800c630:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c632:	f7fb fd1f 	bl	8008074 <HAL_GetTick>
 800c636:	4602      	mov	r2, r0
 800c638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c640:	d102      	bne.n	800c648 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c642:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c646:	e059      	b.n	800c6fc <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c64e:	f240 432a 	movw	r3, #1066	; 0x42a
 800c652:	4013      	ands	r3, r2
 800c654:	2b00      	cmp	r3, #0
 800c656:	d0d6      	beq.n	800c606 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c65e:	f003 0308 	and.w	r3, r3, #8
 800c662:	2b00      	cmp	r3, #0
 800c664:	d005      	beq.n	800c672 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	2208      	movs	r2, #8
 800c66c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c66e:	2308      	movs	r3, #8
 800c670:	e044      	b.n	800c6fc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c678:	f003 0302 	and.w	r3, r3, #2
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d005      	beq.n	800c68c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2202      	movs	r2, #2
 800c686:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c688:	2302      	movs	r3, #2
 800c68a:	e037      	b.n	800c6fc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c692:	f003 0320 	and.w	r3, r3, #32
 800c696:	2b00      	cmp	r3, #0
 800c698:	d005      	beq.n	800c6a6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2220      	movs	r2, #32
 800c6a0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800c6a2:	2320      	movs	r3, #32
 800c6a4:	e02a      	b.n	800c6fc <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f240 523a 	movw	r2, #1338	; 0x53a
 800c6ae:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	061a      	lsls	r2, r3, #24
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	021b      	lsls	r3, r3, #8
 800c6b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c6bc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	0a1b      	lsrs	r3, r3, #8
 800c6c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c6c6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	0e1b      	lsrs	r3, r3, #24
 800c6cc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c6ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6d0:	601a      	str	r2, [r3, #0]
    scr++;
 800c6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6d4:	3304      	adds	r3, #4
 800c6d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	061a      	lsls	r2, r3, #24
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	021b      	lsls	r3, r3, #8
 800c6e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c6e4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	0a1b      	lsrs	r3, r3, #8
 800c6ea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c6ee:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	0e1b      	lsrs	r3, r3, #24
 800c6f4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c6f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6f8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800c6fa:	2300      	movs	r3, #0
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	373c      	adds	r7, #60	; 0x3c
 800c700:	46bd      	mov	sp, r7
 800c702:	bd90      	pop	{r4, r7, pc}

0800c704 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b086      	sub	sp, #24
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c710:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c716:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d03f      	beq.n	800c79e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800c71e:	2300      	movs	r3, #0
 800c720:	617b      	str	r3, [r7, #20]
 800c722:	e033      	b.n	800c78c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4618      	mov	r0, r3
 800c72a:	f002 f8aa 	bl	800e882 <SDIO_ReadFIFO>
 800c72e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	b2da      	uxtb	r2, r3
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	3301      	adds	r3, #1
 800c73c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c73e:	693b      	ldr	r3, [r7, #16]
 800c740:	3b01      	subs	r3, #1
 800c742:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	0a1b      	lsrs	r3, r3, #8
 800c748:	b2da      	uxtb	r2, r3
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	3301      	adds	r3, #1
 800c752:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	3b01      	subs	r3, #1
 800c758:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	0c1b      	lsrs	r3, r3, #16
 800c75e:	b2da      	uxtb	r2, r3
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	3301      	adds	r3, #1
 800c768:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	3b01      	subs	r3, #1
 800c76e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	0e1b      	lsrs	r3, r3, #24
 800c774:	b2da      	uxtb	r2, r3
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	3301      	adds	r3, #1
 800c77e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	3b01      	subs	r3, #1
 800c784:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	3301      	adds	r3, #1
 800c78a:	617b      	str	r3, [r7, #20]
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	2b07      	cmp	r3, #7
 800c790:	d9c8      	bls.n	800c724 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	68fa      	ldr	r2, [r7, #12]
 800c796:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	693a      	ldr	r2, [r7, #16]
 800c79c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c79e:	bf00      	nop
 800c7a0:	3718      	adds	r7, #24
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}

0800c7a6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c7a6:	b580      	push	{r7, lr}
 800c7a8:	b086      	sub	sp, #24
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6a1b      	ldr	r3, [r3, #32]
 800c7b2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7b8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c7ba:	693b      	ldr	r3, [r7, #16]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d043      	beq.n	800c848 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	617b      	str	r3, [r7, #20]
 800c7c4:	e037      	b.n	800c836 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	3301      	adds	r3, #1
 800c7d0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	3b01      	subs	r3, #1
 800c7d6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	021a      	lsls	r2, r3, #8
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	4313      	orrs	r3, r2
 800c7e2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c7ea:	693b      	ldr	r3, [r7, #16]
 800c7ec:	3b01      	subs	r3, #1
 800c7ee:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	781b      	ldrb	r3, [r3, #0]
 800c7f4:	041a      	lsls	r2, r3, #16
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	3301      	adds	r3, #1
 800c800:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c802:	693b      	ldr	r3, [r7, #16]
 800c804:	3b01      	subs	r3, #1
 800c806:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	781b      	ldrb	r3, [r3, #0]
 800c80c:	061a      	lsls	r2, r3, #24
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	4313      	orrs	r3, r2
 800c812:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	3301      	adds	r3, #1
 800c818:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	3b01      	subs	r3, #1
 800c81e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f107 0208 	add.w	r2, r7, #8
 800c828:	4611      	mov	r1, r2
 800c82a:	4618      	mov	r0, r3
 800c82c:	f002 f836 	bl	800e89c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	3301      	adds	r3, #1
 800c834:	617b      	str	r3, [r7, #20]
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	2b07      	cmp	r3, #7
 800c83a:	d9c4      	bls.n	800c7c6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	68fa      	ldr	r2, [r7, #12]
 800c840:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	693a      	ldr	r2, [r7, #16]
 800c846:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c848:	bf00      	nop
 800c84a:	3718      	adds	r7, #24
 800c84c:	46bd      	mov	sp, r7
 800c84e:	bd80      	pop	{r7, pc}

0800c850 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b082      	sub	sp, #8
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d101      	bne.n	800c862 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	e056      	b.n	800c910 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2200      	movs	r2, #0
 800c866:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c86e:	b2db      	uxtb	r3, r3
 800c870:	2b00      	cmp	r3, #0
 800c872:	d106      	bne.n	800c882 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2200      	movs	r2, #0
 800c878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	f7f9 fd5d 	bl	800633c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2202      	movs	r2, #2
 800c886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	681a      	ldr	r2, [r3, #0]
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c898:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	685a      	ldr	r2, [r3, #4]
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	431a      	orrs	r2, r3
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	68db      	ldr	r3, [r3, #12]
 800c8a8:	431a      	orrs	r2, r3
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	691b      	ldr	r3, [r3, #16]
 800c8ae:	431a      	orrs	r2, r3
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	695b      	ldr	r3, [r3, #20]
 800c8b4:	431a      	orrs	r2, r3
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	699b      	ldr	r3, [r3, #24]
 800c8ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c8be:	431a      	orrs	r2, r3
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	69db      	ldr	r3, [r3, #28]
 800c8c4:	431a      	orrs	r2, r3
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6a1b      	ldr	r3, [r3, #32]
 800c8ca:	ea42 0103 	orr.w	r1, r2, r3
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	430a      	orrs	r2, r1
 800c8d8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	699b      	ldr	r3, [r3, #24]
 800c8de:	0c1b      	lsrs	r3, r3, #16
 800c8e0:	f003 0104 	and.w	r1, r3, #4
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	430a      	orrs	r2, r1
 800c8ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	69da      	ldr	r2, [r3, #28]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c8fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2200      	movs	r2, #0
 800c904:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2201      	movs	r2, #1
 800c90a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c90e:	2300      	movs	r3, #0
}
 800c910:	4618      	mov	r0, r3
 800c912:	3708      	adds	r7, #8
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}

0800c918 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b088      	sub	sp, #32
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	60f8      	str	r0, [r7, #12]
 800c920:	60b9      	str	r1, [r7, #8]
 800c922:	603b      	str	r3, [r7, #0]
 800c924:	4613      	mov	r3, r2
 800c926:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c928:	2300      	movs	r3, #0
 800c92a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c932:	2b01      	cmp	r3, #1
 800c934:	d101      	bne.n	800c93a <HAL_SPI_Transmit+0x22>
 800c936:	2302      	movs	r3, #2
 800c938:	e11e      	b.n	800cb78 <HAL_SPI_Transmit+0x260>
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2201      	movs	r2, #1
 800c93e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c942:	f7fb fb97 	bl	8008074 <HAL_GetTick>
 800c946:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c948:	88fb      	ldrh	r3, [r7, #6]
 800c94a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c952:	b2db      	uxtb	r3, r3
 800c954:	2b01      	cmp	r3, #1
 800c956:	d002      	beq.n	800c95e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c958:	2302      	movs	r3, #2
 800c95a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c95c:	e103      	b.n	800cb66 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d002      	beq.n	800c96a <HAL_SPI_Transmit+0x52>
 800c964:	88fb      	ldrh	r3, [r7, #6]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d102      	bne.n	800c970 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c96a:	2301      	movs	r3, #1
 800c96c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c96e:	e0fa      	b.n	800cb66 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2203      	movs	r2, #3
 800c974:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	2200      	movs	r2, #0
 800c97c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	68ba      	ldr	r2, [r7, #8]
 800c982:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	88fa      	ldrh	r2, [r7, #6]
 800c988:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	88fa      	ldrh	r2, [r7, #6]
 800c98e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	2200      	movs	r2, #0
 800c994:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	2200      	movs	r2, #0
 800c99a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	689b      	ldr	r3, [r3, #8]
 800c9b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9b6:	d107      	bne.n	800c9c8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	681a      	ldr	r2, [r3, #0]
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c9c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9d2:	2b40      	cmp	r3, #64	; 0x40
 800c9d4:	d007      	beq.n	800c9e6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	681a      	ldr	r2, [r3, #0]
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c9e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	68db      	ldr	r3, [r3, #12]
 800c9ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c9ee:	d14b      	bne.n	800ca88 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	685b      	ldr	r3, [r3, #4]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d002      	beq.n	800c9fe <HAL_SPI_Transmit+0xe6>
 800c9f8:	8afb      	ldrh	r3, [r7, #22]
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d13e      	bne.n	800ca7c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca02:	881a      	ldrh	r2, [r3, #0]
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca0e:	1c9a      	adds	r2, r3, #2
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca18:	b29b      	uxth	r3, r3
 800ca1a:	3b01      	subs	r3, #1
 800ca1c:	b29a      	uxth	r2, r3
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ca22:	e02b      	b.n	800ca7c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	689b      	ldr	r3, [r3, #8]
 800ca2a:	f003 0302 	and.w	r3, r3, #2
 800ca2e:	2b02      	cmp	r3, #2
 800ca30:	d112      	bne.n	800ca58 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca36:	881a      	ldrh	r2, [r3, #0]
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca42:	1c9a      	adds	r2, r3, #2
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	3b01      	subs	r3, #1
 800ca50:	b29a      	uxth	r2, r3
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	86da      	strh	r2, [r3, #54]	; 0x36
 800ca56:	e011      	b.n	800ca7c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ca58:	f7fb fb0c 	bl	8008074 <HAL_GetTick>
 800ca5c:	4602      	mov	r2, r0
 800ca5e:	69bb      	ldr	r3, [r7, #24]
 800ca60:	1ad3      	subs	r3, r2, r3
 800ca62:	683a      	ldr	r2, [r7, #0]
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d803      	bhi.n	800ca70 <HAL_SPI_Transmit+0x158>
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca6e:	d102      	bne.n	800ca76 <HAL_SPI_Transmit+0x15e>
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d102      	bne.n	800ca7c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800ca76:	2303      	movs	r3, #3
 800ca78:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ca7a:	e074      	b.n	800cb66 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca80:	b29b      	uxth	r3, r3
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d1ce      	bne.n	800ca24 <HAL_SPI_Transmit+0x10c>
 800ca86:	e04c      	b.n	800cb22 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d002      	beq.n	800ca96 <HAL_SPI_Transmit+0x17e>
 800ca90:	8afb      	ldrh	r3, [r7, #22]
 800ca92:	2b01      	cmp	r3, #1
 800ca94:	d140      	bne.n	800cb18 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	330c      	adds	r3, #12
 800caa0:	7812      	ldrb	r2, [r2, #0]
 800caa2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa8:	1c5a      	adds	r2, r3, #1
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cab2:	b29b      	uxth	r3, r3
 800cab4:	3b01      	subs	r3, #1
 800cab6:	b29a      	uxth	r2, r3
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800cabc:	e02c      	b.n	800cb18 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	689b      	ldr	r3, [r3, #8]
 800cac4:	f003 0302 	and.w	r3, r3, #2
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d113      	bne.n	800caf4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	330c      	adds	r3, #12
 800cad6:	7812      	ldrb	r2, [r2, #0]
 800cad8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cade:	1c5a      	adds	r2, r3, #1
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cae8:	b29b      	uxth	r3, r3
 800caea:	3b01      	subs	r3, #1
 800caec:	b29a      	uxth	r2, r3
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	86da      	strh	r2, [r3, #54]	; 0x36
 800caf2:	e011      	b.n	800cb18 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800caf4:	f7fb fabe 	bl	8008074 <HAL_GetTick>
 800caf8:	4602      	mov	r2, r0
 800cafa:	69bb      	ldr	r3, [r7, #24]
 800cafc:	1ad3      	subs	r3, r2, r3
 800cafe:	683a      	ldr	r2, [r7, #0]
 800cb00:	429a      	cmp	r2, r3
 800cb02:	d803      	bhi.n	800cb0c <HAL_SPI_Transmit+0x1f4>
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb0a:	d102      	bne.n	800cb12 <HAL_SPI_Transmit+0x1fa>
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d102      	bne.n	800cb18 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800cb12:	2303      	movs	r3, #3
 800cb14:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cb16:	e026      	b.n	800cb66 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb1c:	b29b      	uxth	r3, r3
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d1cd      	bne.n	800cabe <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cb22:	69ba      	ldr	r2, [r7, #24]
 800cb24:	6839      	ldr	r1, [r7, #0]
 800cb26:	68f8      	ldr	r0, [r7, #12]
 800cb28:	f000 fba4 	bl	800d274 <SPI_EndRxTxTransaction>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d002      	beq.n	800cb38 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2220      	movs	r2, #32
 800cb36:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	689b      	ldr	r3, [r3, #8]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d10a      	bne.n	800cb56 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cb40:	2300      	movs	r3, #0
 800cb42:	613b      	str	r3, [r7, #16]
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	68db      	ldr	r3, [r3, #12]
 800cb4a:	613b      	str	r3, [r7, #16]
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	689b      	ldr	r3, [r3, #8]
 800cb52:	613b      	str	r3, [r7, #16]
 800cb54:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d002      	beq.n	800cb64 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800cb5e:	2301      	movs	r3, #1
 800cb60:	77fb      	strb	r3, [r7, #31]
 800cb62:	e000      	b.n	800cb66 <HAL_SPI_Transmit+0x24e>
  }

error:
 800cb64:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2201      	movs	r2, #1
 800cb6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2200      	movs	r2, #0
 800cb72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cb76:	7ffb      	ldrb	r3, [r7, #31]
}
 800cb78:	4618      	mov	r0, r3
 800cb7a:	3720      	adds	r7, #32
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}

0800cb80 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b088      	sub	sp, #32
 800cb84:	af02      	add	r7, sp, #8
 800cb86:	60f8      	str	r0, [r7, #12]
 800cb88:	60b9      	str	r1, [r7, #8]
 800cb8a:	603b      	str	r3, [r7, #0]
 800cb8c:	4613      	mov	r3, r2
 800cb8e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cb90:	2300      	movs	r3, #0
 800cb92:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	685b      	ldr	r3, [r3, #4]
 800cb98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb9c:	d112      	bne.n	800cbc4 <HAL_SPI_Receive+0x44>
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d10e      	bne.n	800cbc4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	2204      	movs	r2, #4
 800cbaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800cbae:	88fa      	ldrh	r2, [r7, #6]
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	9300      	str	r3, [sp, #0]
 800cbb4:	4613      	mov	r3, r2
 800cbb6:	68ba      	ldr	r2, [r7, #8]
 800cbb8:	68b9      	ldr	r1, [r7, #8]
 800cbba:	68f8      	ldr	r0, [r7, #12]
 800cbbc:	f000 f8e9 	bl	800cd92 <HAL_SPI_TransmitReceive>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	e0e2      	b.n	800cd8a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d101      	bne.n	800cbd2 <HAL_SPI_Receive+0x52>
 800cbce:	2302      	movs	r3, #2
 800cbd0:	e0db      	b.n	800cd8a <HAL_SPI_Receive+0x20a>
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2201      	movs	r2, #1
 800cbd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cbda:	f7fb fa4b 	bl	8008074 <HAL_GetTick>
 800cbde:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cbe6:	b2db      	uxtb	r3, r3
 800cbe8:	2b01      	cmp	r3, #1
 800cbea:	d002      	beq.n	800cbf2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800cbec:	2302      	movs	r3, #2
 800cbee:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cbf0:	e0c2      	b.n	800cd78 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d002      	beq.n	800cbfe <HAL_SPI_Receive+0x7e>
 800cbf8:	88fb      	ldrh	r3, [r7, #6]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d102      	bne.n	800cc04 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800cbfe:	2301      	movs	r3, #1
 800cc00:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cc02:	e0b9      	b.n	800cd78 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2204      	movs	r2, #4
 800cc08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	68ba      	ldr	r2, [r7, #8]
 800cc16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	88fa      	ldrh	r2, [r7, #6]
 800cc1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	88fa      	ldrh	r2, [r7, #6]
 800cc22:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2200      	movs	r2, #0
 800cc28:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	2200      	movs	r2, #0
 800cc34:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	2200      	movs	r2, #0
 800cc3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	2200      	movs	r2, #0
 800cc40:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	689b      	ldr	r3, [r3, #8]
 800cc46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc4a:	d107      	bne.n	800cc5c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	681a      	ldr	r2, [r3, #0]
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cc5a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc66:	2b40      	cmp	r3, #64	; 0x40
 800cc68:	d007      	beq.n	800cc7a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	681a      	ldr	r2, [r3, #0]
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cc78:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	68db      	ldr	r3, [r3, #12]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d162      	bne.n	800cd48 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800cc82:	e02e      	b.n	800cce2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	689b      	ldr	r3, [r3, #8]
 800cc8a:	f003 0301 	and.w	r3, r3, #1
 800cc8e:	2b01      	cmp	r3, #1
 800cc90:	d115      	bne.n	800ccbe <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f103 020c 	add.w	r2, r3, #12
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc9e:	7812      	ldrb	r2, [r2, #0]
 800cca0:	b2d2      	uxtb	r2, r2
 800cca2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cca8:	1c5a      	adds	r2, r3, #1
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccb2:	b29b      	uxth	r3, r3
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	b29a      	uxth	r2, r3
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ccbc:	e011      	b.n	800cce2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ccbe:	f7fb f9d9 	bl	8008074 <HAL_GetTick>
 800ccc2:	4602      	mov	r2, r0
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	1ad3      	subs	r3, r2, r3
 800ccc8:	683a      	ldr	r2, [r7, #0]
 800ccca:	429a      	cmp	r2, r3
 800cccc:	d803      	bhi.n	800ccd6 <HAL_SPI_Receive+0x156>
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccd4:	d102      	bne.n	800ccdc <HAL_SPI_Receive+0x15c>
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d102      	bne.n	800cce2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ccdc:	2303      	movs	r3, #3
 800ccde:	75fb      	strb	r3, [r7, #23]
          goto error;
 800cce0:	e04a      	b.n	800cd78 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cce6:	b29b      	uxth	r3, r3
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d1cb      	bne.n	800cc84 <HAL_SPI_Receive+0x104>
 800ccec:	e031      	b.n	800cd52 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	689b      	ldr	r3, [r3, #8]
 800ccf4:	f003 0301 	and.w	r3, r3, #1
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d113      	bne.n	800cd24 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	68da      	ldr	r2, [r3, #12]
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd06:	b292      	uxth	r2, r2
 800cd08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd0e:	1c9a      	adds	r2, r3, #2
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd18:	b29b      	uxth	r3, r3
 800cd1a:	3b01      	subs	r3, #1
 800cd1c:	b29a      	uxth	r2, r3
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cd22:	e011      	b.n	800cd48 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cd24:	f7fb f9a6 	bl	8008074 <HAL_GetTick>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	1ad3      	subs	r3, r2, r3
 800cd2e:	683a      	ldr	r2, [r7, #0]
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d803      	bhi.n	800cd3c <HAL_SPI_Receive+0x1bc>
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd3a:	d102      	bne.n	800cd42 <HAL_SPI_Receive+0x1c2>
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d102      	bne.n	800cd48 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800cd42:	2303      	movs	r3, #3
 800cd44:	75fb      	strb	r3, [r7, #23]
          goto error;
 800cd46:	e017      	b.n	800cd78 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd4c:	b29b      	uxth	r3, r3
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d1cd      	bne.n	800ccee <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cd52:	693a      	ldr	r2, [r7, #16]
 800cd54:	6839      	ldr	r1, [r7, #0]
 800cd56:	68f8      	ldr	r0, [r7, #12]
 800cd58:	f000 fa27 	bl	800d1aa <SPI_EndRxTransaction>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d002      	beq.n	800cd68 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	2220      	movs	r2, #32
 800cd66:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d002      	beq.n	800cd76 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800cd70:	2301      	movs	r3, #1
 800cd72:	75fb      	strb	r3, [r7, #23]
 800cd74:	e000      	b.n	800cd78 <HAL_SPI_Receive+0x1f8>
  }

error :
 800cd76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	2200      	movs	r2, #0
 800cd84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cd88:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3718      	adds	r7, #24
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}

0800cd92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cd92:	b580      	push	{r7, lr}
 800cd94:	b08c      	sub	sp, #48	; 0x30
 800cd96:	af00      	add	r7, sp, #0
 800cd98:	60f8      	str	r0, [r7, #12]
 800cd9a:	60b9      	str	r1, [r7, #8]
 800cd9c:	607a      	str	r2, [r7, #4]
 800cd9e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cda0:	2301      	movs	r3, #1
 800cda2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cda4:	2300      	movs	r3, #0
 800cda6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d101      	bne.n	800cdb8 <HAL_SPI_TransmitReceive+0x26>
 800cdb4:	2302      	movs	r3, #2
 800cdb6:	e18a      	b.n	800d0ce <HAL_SPI_TransmitReceive+0x33c>
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	2201      	movs	r2, #1
 800cdbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cdc0:	f7fb f958 	bl	8008074 <HAL_GetTick>
 800cdc4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cdcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	685b      	ldr	r3, [r3, #4]
 800cdd4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800cdd6:	887b      	ldrh	r3, [r7, #2]
 800cdd8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cdda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cdde:	2b01      	cmp	r3, #1
 800cde0:	d00f      	beq.n	800ce02 <HAL_SPI_TransmitReceive+0x70>
 800cde2:	69fb      	ldr	r3, [r7, #28]
 800cde4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cde8:	d107      	bne.n	800cdfa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	689b      	ldr	r3, [r3, #8]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d103      	bne.n	800cdfa <HAL_SPI_TransmitReceive+0x68>
 800cdf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cdf6:	2b04      	cmp	r3, #4
 800cdf8:	d003      	beq.n	800ce02 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800cdfa:	2302      	movs	r3, #2
 800cdfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ce00:	e15b      	b.n	800d0ba <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d005      	beq.n	800ce14 <HAL_SPI_TransmitReceive+0x82>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d002      	beq.n	800ce14 <HAL_SPI_TransmitReceive+0x82>
 800ce0e:	887b      	ldrh	r3, [r7, #2]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d103      	bne.n	800ce1c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800ce14:	2301      	movs	r3, #1
 800ce16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ce1a:	e14e      	b.n	800d0ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ce22:	b2db      	uxtb	r3, r3
 800ce24:	2b04      	cmp	r3, #4
 800ce26:	d003      	beq.n	800ce30 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	2205      	movs	r2, #5
 800ce2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	2200      	movs	r2, #0
 800ce34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	687a      	ldr	r2, [r7, #4]
 800ce3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	887a      	ldrh	r2, [r7, #2]
 800ce40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	887a      	ldrh	r2, [r7, #2]
 800ce46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	68ba      	ldr	r2, [r7, #8]
 800ce4c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	887a      	ldrh	r2, [r7, #2]
 800ce52:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	887a      	ldrh	r2, [r7, #2]
 800ce58:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	2200      	movs	r2, #0
 800ce64:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce70:	2b40      	cmp	r3, #64	; 0x40
 800ce72:	d007      	beq.n	800ce84 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	681a      	ldr	r2, [r3, #0]
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ce82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	68db      	ldr	r3, [r3, #12]
 800ce88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ce8c:	d178      	bne.n	800cf80 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	685b      	ldr	r3, [r3, #4]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d002      	beq.n	800ce9c <HAL_SPI_TransmitReceive+0x10a>
 800ce96:	8b7b      	ldrh	r3, [r7, #26]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d166      	bne.n	800cf6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cea0:	881a      	ldrh	r2, [r3, #0]
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ceac:	1c9a      	adds	r2, r3, #2
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ceb6:	b29b      	uxth	r3, r3
 800ceb8:	3b01      	subs	r3, #1
 800ceba:	b29a      	uxth	r2, r3
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cec0:	e053      	b.n	800cf6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	f003 0302 	and.w	r3, r3, #2
 800cecc:	2b02      	cmp	r3, #2
 800cece:	d11b      	bne.n	800cf08 <HAL_SPI_TransmitReceive+0x176>
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ced4:	b29b      	uxth	r3, r3
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d016      	beq.n	800cf08 <HAL_SPI_TransmitReceive+0x176>
 800ceda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d113      	bne.n	800cf08 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cee4:	881a      	ldrh	r2, [r3, #0]
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cef0:	1c9a      	adds	r2, r3, #2
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cefa:	b29b      	uxth	r3, r3
 800cefc:	3b01      	subs	r3, #1
 800cefe:	b29a      	uxth	r2, r3
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cf04:	2300      	movs	r3, #0
 800cf06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	689b      	ldr	r3, [r3, #8]
 800cf0e:	f003 0301 	and.w	r3, r3, #1
 800cf12:	2b01      	cmp	r3, #1
 800cf14:	d119      	bne.n	800cf4a <HAL_SPI_TransmitReceive+0x1b8>
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf1a:	b29b      	uxth	r3, r3
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d014      	beq.n	800cf4a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	68da      	ldr	r2, [r3, #12]
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf2a:	b292      	uxth	r2, r2
 800cf2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf32:	1c9a      	adds	r2, r3, #2
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf3c:	b29b      	uxth	r3, r3
 800cf3e:	3b01      	subs	r3, #1
 800cf40:	b29a      	uxth	r2, r3
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cf46:	2301      	movs	r3, #1
 800cf48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cf4a:	f7fb f893 	bl	8008074 <HAL_GetTick>
 800cf4e:	4602      	mov	r2, r0
 800cf50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf52:	1ad3      	subs	r3, r2, r3
 800cf54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d807      	bhi.n	800cf6a <HAL_SPI_TransmitReceive+0x1d8>
 800cf5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf60:	d003      	beq.n	800cf6a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800cf62:	2303      	movs	r3, #3
 800cf64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cf68:	e0a7      	b.n	800d0ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cf6e:	b29b      	uxth	r3, r3
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d1a6      	bne.n	800cec2 <HAL_SPI_TransmitReceive+0x130>
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf78:	b29b      	uxth	r3, r3
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d1a1      	bne.n	800cec2 <HAL_SPI_TransmitReceive+0x130>
 800cf7e:	e07c      	b.n	800d07a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	685b      	ldr	r3, [r3, #4]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d002      	beq.n	800cf8e <HAL_SPI_TransmitReceive+0x1fc>
 800cf88:	8b7b      	ldrh	r3, [r7, #26]
 800cf8a:	2b01      	cmp	r3, #1
 800cf8c:	d16b      	bne.n	800d066 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	330c      	adds	r3, #12
 800cf98:	7812      	ldrb	r2, [r2, #0]
 800cf9a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfa0:	1c5a      	adds	r2, r3, #1
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cfaa:	b29b      	uxth	r3, r3
 800cfac:	3b01      	subs	r3, #1
 800cfae:	b29a      	uxth	r2, r3
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cfb4:	e057      	b.n	800d066 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	689b      	ldr	r3, [r3, #8]
 800cfbc:	f003 0302 	and.w	r3, r3, #2
 800cfc0:	2b02      	cmp	r3, #2
 800cfc2:	d11c      	bne.n	800cffe <HAL_SPI_TransmitReceive+0x26c>
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d017      	beq.n	800cffe <HAL_SPI_TransmitReceive+0x26c>
 800cfce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d114      	bne.n	800cffe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	330c      	adds	r3, #12
 800cfde:	7812      	ldrb	r2, [r2, #0]
 800cfe0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe6:	1c5a      	adds	r2, r3, #1
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cff0:	b29b      	uxth	r3, r3
 800cff2:	3b01      	subs	r3, #1
 800cff4:	b29a      	uxth	r2, r3
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cffa:	2300      	movs	r3, #0
 800cffc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	689b      	ldr	r3, [r3, #8]
 800d004:	f003 0301 	and.w	r3, r3, #1
 800d008:	2b01      	cmp	r3, #1
 800d00a:	d119      	bne.n	800d040 <HAL_SPI_TransmitReceive+0x2ae>
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d010:	b29b      	uxth	r3, r3
 800d012:	2b00      	cmp	r3, #0
 800d014:	d014      	beq.n	800d040 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	68da      	ldr	r2, [r3, #12]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d020:	b2d2      	uxtb	r2, r2
 800d022:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d028:	1c5a      	adds	r2, r3, #1
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d032:	b29b      	uxth	r3, r3
 800d034:	3b01      	subs	r3, #1
 800d036:	b29a      	uxth	r2, r3
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d03c:	2301      	movs	r3, #1
 800d03e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d040:	f7fb f818 	bl	8008074 <HAL_GetTick>
 800d044:	4602      	mov	r2, r0
 800d046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d048:	1ad3      	subs	r3, r2, r3
 800d04a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d803      	bhi.n	800d058 <HAL_SPI_TransmitReceive+0x2c6>
 800d050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d056:	d102      	bne.n	800d05e <HAL_SPI_TransmitReceive+0x2cc>
 800d058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d103      	bne.n	800d066 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800d05e:	2303      	movs	r3, #3
 800d060:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d064:	e029      	b.n	800d0ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d1a2      	bne.n	800cfb6 <HAL_SPI_TransmitReceive+0x224>
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d074:	b29b      	uxth	r3, r3
 800d076:	2b00      	cmp	r3, #0
 800d078:	d19d      	bne.n	800cfb6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d07a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d07c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d07e:	68f8      	ldr	r0, [r7, #12]
 800d080:	f000 f8f8 	bl	800d274 <SPI_EndRxTxTransaction>
 800d084:	4603      	mov	r3, r0
 800d086:	2b00      	cmp	r3, #0
 800d088:	d006      	beq.n	800d098 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800d08a:	2301      	movs	r3, #1
 800d08c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	2220      	movs	r2, #32
 800d094:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800d096:	e010      	b.n	800d0ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d10b      	bne.n	800d0b8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	617b      	str	r3, [r7, #20]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	68db      	ldr	r3, [r3, #12]
 800d0aa:	617b      	str	r3, [r7, #20]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	689b      	ldr	r3, [r3, #8]
 800d0b2:	617b      	str	r3, [r7, #20]
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	e000      	b.n	800d0ba <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800d0b8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d0ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	3730      	adds	r7, #48	; 0x30
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}

0800d0d6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d0d6:	b580      	push	{r7, lr}
 800d0d8:	b084      	sub	sp, #16
 800d0da:	af00      	add	r7, sp, #0
 800d0dc:	60f8      	str	r0, [r7, #12]
 800d0de:	60b9      	str	r1, [r7, #8]
 800d0e0:	603b      	str	r3, [r7, #0]
 800d0e2:	4613      	mov	r3, r2
 800d0e4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d0e6:	e04c      	b.n	800d182 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0ee:	d048      	beq.n	800d182 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800d0f0:	f7fa ffc0 	bl	8008074 <HAL_GetTick>
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	69bb      	ldr	r3, [r7, #24]
 800d0f8:	1ad3      	subs	r3, r2, r3
 800d0fa:	683a      	ldr	r2, [r7, #0]
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	d902      	bls.n	800d106 <SPI_WaitFlagStateUntilTimeout+0x30>
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d13d      	bne.n	800d182 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	685a      	ldr	r2, [r3, #4]
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d114:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	685b      	ldr	r3, [r3, #4]
 800d11a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d11e:	d111      	bne.n	800d144 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	689b      	ldr	r3, [r3, #8]
 800d124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d128:	d004      	beq.n	800d134 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	689b      	ldr	r3, [r3, #8]
 800d12e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d132:	d107      	bne.n	800d144 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d142:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d14c:	d10f      	bne.n	800d16e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d15c:	601a      	str	r2, [r3, #0]
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	681a      	ldr	r2, [r3, #0]
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d16c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2201      	movs	r2, #1
 800d172:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2200      	movs	r2, #0
 800d17a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800d17e:	2303      	movs	r3, #3
 800d180:	e00f      	b.n	800d1a2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	689a      	ldr	r2, [r3, #8]
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	4013      	ands	r3, r2
 800d18c:	68ba      	ldr	r2, [r7, #8]
 800d18e:	429a      	cmp	r2, r3
 800d190:	bf0c      	ite	eq
 800d192:	2301      	moveq	r3, #1
 800d194:	2300      	movne	r3, #0
 800d196:	b2db      	uxtb	r3, r3
 800d198:	461a      	mov	r2, r3
 800d19a:	79fb      	ldrb	r3, [r7, #7]
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d1a3      	bne.n	800d0e8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800d1a0:	2300      	movs	r3, #0
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	3710      	adds	r7, #16
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	bd80      	pop	{r7, pc}

0800d1aa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d1aa:	b580      	push	{r7, lr}
 800d1ac:	b086      	sub	sp, #24
 800d1ae:	af02      	add	r7, sp, #8
 800d1b0:	60f8      	str	r0, [r7, #12]
 800d1b2:	60b9      	str	r1, [r7, #8]
 800d1b4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	685b      	ldr	r3, [r3, #4]
 800d1ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d1be:	d111      	bne.n	800d1e4 <SPI_EndRxTransaction+0x3a>
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	689b      	ldr	r3, [r3, #8]
 800d1c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1c8:	d004      	beq.n	800d1d4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	689b      	ldr	r3, [r3, #8]
 800d1ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d1d2:	d107      	bne.n	800d1e4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	681a      	ldr	r2, [r3, #0]
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d1e2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	685b      	ldr	r3, [r3, #4]
 800d1e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d1ec:	d12a      	bne.n	800d244 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	689b      	ldr	r3, [r3, #8]
 800d1f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d1f6:	d012      	beq.n	800d21e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	9300      	str	r3, [sp, #0]
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	2200      	movs	r2, #0
 800d200:	2180      	movs	r1, #128	; 0x80
 800d202:	68f8      	ldr	r0, [r7, #12]
 800d204:	f7ff ff67 	bl	800d0d6 <SPI_WaitFlagStateUntilTimeout>
 800d208:	4603      	mov	r3, r0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d02d      	beq.n	800d26a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d212:	f043 0220 	orr.w	r2, r3, #32
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800d21a:	2303      	movs	r3, #3
 800d21c:	e026      	b.n	800d26c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	9300      	str	r3, [sp, #0]
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	2200      	movs	r2, #0
 800d226:	2101      	movs	r1, #1
 800d228:	68f8      	ldr	r0, [r7, #12]
 800d22a:	f7ff ff54 	bl	800d0d6 <SPI_WaitFlagStateUntilTimeout>
 800d22e:	4603      	mov	r3, r0
 800d230:	2b00      	cmp	r3, #0
 800d232:	d01a      	beq.n	800d26a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d238:	f043 0220 	orr.w	r2, r3, #32
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800d240:	2303      	movs	r3, #3
 800d242:	e013      	b.n	800d26c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	9300      	str	r3, [sp, #0]
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	2200      	movs	r2, #0
 800d24c:	2101      	movs	r1, #1
 800d24e:	68f8      	ldr	r0, [r7, #12]
 800d250:	f7ff ff41 	bl	800d0d6 <SPI_WaitFlagStateUntilTimeout>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d007      	beq.n	800d26a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d25e:	f043 0220 	orr.w	r2, r3, #32
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d266:	2303      	movs	r3, #3
 800d268:	e000      	b.n	800d26c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800d26a:	2300      	movs	r3, #0
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3710      	adds	r7, #16
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}

0800d274 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b088      	sub	sp, #32
 800d278:	af02      	add	r7, sp, #8
 800d27a:	60f8      	str	r0, [r7, #12]
 800d27c:	60b9      	str	r1, [r7, #8]
 800d27e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800d280:	4b1b      	ldr	r3, [pc, #108]	; (800d2f0 <SPI_EndRxTxTransaction+0x7c>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	4a1b      	ldr	r2, [pc, #108]	; (800d2f4 <SPI_EndRxTxTransaction+0x80>)
 800d286:	fba2 2303 	umull	r2, r3, r2, r3
 800d28a:	0d5b      	lsrs	r3, r3, #21
 800d28c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d290:	fb02 f303 	mul.w	r3, r2, r3
 800d294:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	685b      	ldr	r3, [r3, #4]
 800d29a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d29e:	d112      	bne.n	800d2c6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	9300      	str	r3, [sp, #0]
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	2180      	movs	r1, #128	; 0x80
 800d2aa:	68f8      	ldr	r0, [r7, #12]
 800d2ac:	f7ff ff13 	bl	800d0d6 <SPI_WaitFlagStateUntilTimeout>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d016      	beq.n	800d2e4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d2ba:	f043 0220 	orr.w	r2, r3, #32
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d2c2:	2303      	movs	r3, #3
 800d2c4:	e00f      	b.n	800d2e6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800d2c6:	697b      	ldr	r3, [r7, #20]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d00a      	beq.n	800d2e2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	3b01      	subs	r3, #1
 800d2d0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	689b      	ldr	r3, [r3, #8]
 800d2d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2dc:	2b80      	cmp	r3, #128	; 0x80
 800d2de:	d0f2      	beq.n	800d2c6 <SPI_EndRxTxTransaction+0x52>
 800d2e0:	e000      	b.n	800d2e4 <SPI_EndRxTxTransaction+0x70>
        break;
 800d2e2:	bf00      	nop
  }

  return HAL_OK;
 800d2e4:	2300      	movs	r3, #0
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3718      	adds	r7, #24
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
 800d2ee:	bf00      	nop
 800d2f0:	20000000 	.word	0x20000000
 800d2f4:	165e9f81 	.word	0x165e9f81

0800d2f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b082      	sub	sp, #8
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d101      	bne.n	800d30a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d306:	2301      	movs	r3, #1
 800d308:	e01d      	b.n	800d346 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d310:	b2db      	uxtb	r3, r3
 800d312:	2b00      	cmp	r3, #0
 800d314:	d106      	bne.n	800d324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f7f9 f8c8 	bl	80064b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2202      	movs	r2, #2
 800d328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681a      	ldr	r2, [r3, #0]
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	3304      	adds	r3, #4
 800d334:	4619      	mov	r1, r3
 800d336:	4610      	mov	r0, r2
 800d338:	f000 fb56 	bl	800d9e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2201      	movs	r2, #1
 800d340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d344:	2300      	movs	r3, #0
}
 800d346:	4618      	mov	r0, r3
 800d348:	3708      	adds	r7, #8
 800d34a:	46bd      	mov	sp, r7
 800d34c:	bd80      	pop	{r7, pc}

0800d34e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d34e:	b480      	push	{r7}
 800d350:	b085      	sub	sp, #20
 800d352:	af00      	add	r7, sp, #0
 800d354:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	68da      	ldr	r2, [r3, #12]
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f042 0201 	orr.w	r2, r2, #1
 800d364:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	689b      	ldr	r3, [r3, #8]
 800d36c:	f003 0307 	and.w	r3, r3, #7
 800d370:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	2b06      	cmp	r3, #6
 800d376:	d007      	beq.n	800d388 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	681a      	ldr	r2, [r3, #0]
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	f042 0201 	orr.w	r2, r2, #1
 800d386:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d388:	2300      	movs	r3, #0
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3714      	adds	r7, #20
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr

0800d396 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b082      	sub	sp, #8
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d101      	bne.n	800d3a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	e01d      	b.n	800d3e4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3ae:	b2db      	uxtb	r3, r3
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d106      	bne.n	800d3c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f7f9 f805 	bl	80063cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2202      	movs	r2, #2
 800d3c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	3304      	adds	r3, #4
 800d3d2:	4619      	mov	r1, r3
 800d3d4:	4610      	mov	r0, r2
 800d3d6:	f000 fb07 	bl	800d9e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2201      	movs	r2, #1
 800d3de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d3e2:	2300      	movs	r3, #0
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3708      	adds	r7, #8
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}

0800d3ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b084      	sub	sp, #16
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
 800d3f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	6839      	ldr	r1, [r7, #0]
 800d3fe:	4618      	mov	r0, r3
 800d400:	f000 fd42 	bl	800de88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	4a15      	ldr	r2, [pc, #84]	; (800d460 <HAL_TIM_PWM_Start+0x74>)
 800d40a:	4293      	cmp	r3, r2
 800d40c:	d004      	beq.n	800d418 <HAL_TIM_PWM_Start+0x2c>
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	4a14      	ldr	r2, [pc, #80]	; (800d464 <HAL_TIM_PWM_Start+0x78>)
 800d414:	4293      	cmp	r3, r2
 800d416:	d101      	bne.n	800d41c <HAL_TIM_PWM_Start+0x30>
 800d418:	2301      	movs	r3, #1
 800d41a:	e000      	b.n	800d41e <HAL_TIM_PWM_Start+0x32>
 800d41c:	2300      	movs	r3, #0
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d007      	beq.n	800d432 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d430:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	689b      	ldr	r3, [r3, #8]
 800d438:	f003 0307 	and.w	r3, r3, #7
 800d43c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	2b06      	cmp	r3, #6
 800d442:	d007      	beq.n	800d454 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	681a      	ldr	r2, [r3, #0]
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f042 0201 	orr.w	r2, r2, #1
 800d452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d454:	2300      	movs	r3, #0
}
 800d456:	4618      	mov	r0, r3
 800d458:	3710      	adds	r7, #16
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}
 800d45e:	bf00      	nop
 800d460:	40010000 	.word	0x40010000
 800d464:	40010400 	.word	0x40010400

0800d468 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b086      	sub	sp, #24
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
 800d470:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d101      	bne.n	800d47c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d478:	2301      	movs	r3, #1
 800d47a:	e083      	b.n	800d584 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d482:	b2db      	uxtb	r3, r3
 800d484:	2b00      	cmp	r3, #0
 800d486:	d106      	bne.n	800d496 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2200      	movs	r2, #0
 800d48c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f7f9 f89f 	bl	80065d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2202      	movs	r2, #2
 800d49a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	689b      	ldr	r3, [r3, #8]
 800d4a4:	687a      	ldr	r2, [r7, #4]
 800d4a6:	6812      	ldr	r2, [r2, #0]
 800d4a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d4ac:	f023 0307 	bic.w	r3, r3, #7
 800d4b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681a      	ldr	r2, [r3, #0]
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	3304      	adds	r3, #4
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	4610      	mov	r0, r2
 800d4be:	f000 fa93 	bl	800d9e8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	689b      	ldr	r3, [r3, #8]
 800d4c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	699b      	ldr	r3, [r3, #24]
 800d4d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	6a1b      	ldr	r3, [r3, #32]
 800d4d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	697a      	ldr	r2, [r7, #20]
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d4ea:	f023 0303 	bic.w	r3, r3, #3
 800d4ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	689a      	ldr	r2, [r3, #8]
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	699b      	ldr	r3, [r3, #24]
 800d4f8:	021b      	lsls	r3, r3, #8
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	693a      	ldr	r2, [r7, #16]
 800d4fe:	4313      	orrs	r3, r2
 800d500:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d502:	693b      	ldr	r3, [r7, #16]
 800d504:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800d508:	f023 030c 	bic.w	r3, r3, #12
 800d50c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d50e:	693b      	ldr	r3, [r7, #16]
 800d510:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d514:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d518:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	68da      	ldr	r2, [r3, #12]
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	69db      	ldr	r3, [r3, #28]
 800d522:	021b      	lsls	r3, r3, #8
 800d524:	4313      	orrs	r3, r2
 800d526:	693a      	ldr	r2, [r7, #16]
 800d528:	4313      	orrs	r3, r2
 800d52a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	691b      	ldr	r3, [r3, #16]
 800d530:	011a      	lsls	r2, r3, #4
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	6a1b      	ldr	r3, [r3, #32]
 800d536:	031b      	lsls	r3, r3, #12
 800d538:	4313      	orrs	r3, r2
 800d53a:	693a      	ldr	r2, [r7, #16]
 800d53c:	4313      	orrs	r3, r2
 800d53e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d546:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800d54e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	685a      	ldr	r2, [r3, #4]
 800d554:	683b      	ldr	r3, [r7, #0]
 800d556:	695b      	ldr	r3, [r3, #20]
 800d558:	011b      	lsls	r3, r3, #4
 800d55a:	4313      	orrs	r3, r2
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	4313      	orrs	r3, r2
 800d560:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	697a      	ldr	r2, [r7, #20]
 800d568:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	693a      	ldr	r2, [r7, #16]
 800d570:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	68fa      	ldr	r2, [r7, #12]
 800d578:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2201      	movs	r2, #1
 800d57e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d582:	2300      	movs	r3, #0
}
 800d584:	4618      	mov	r0, r3
 800d586:	3718      	adds	r7, #24
 800d588:	46bd      	mov	sp, r7
 800d58a:	bd80      	pop	{r7, pc}

0800d58c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b082      	sub	sp, #8
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d002      	beq.n	800d5a2 <HAL_TIM_Encoder_Start+0x16>
 800d59c:	2b04      	cmp	r3, #4
 800d59e:	d008      	beq.n	800d5b2 <HAL_TIM_Encoder_Start+0x26>
 800d5a0:	e00f      	b.n	800d5c2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	2201      	movs	r2, #1
 800d5a8:	2100      	movs	r1, #0
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f000 fc6c 	bl	800de88 <TIM_CCxChannelCmd>
      break;
 800d5b0:	e016      	b.n	800d5e0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2201      	movs	r2, #1
 800d5b8:	2104      	movs	r1, #4
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	f000 fc64 	bl	800de88 <TIM_CCxChannelCmd>
      break;
 800d5c0:	e00e      	b.n	800d5e0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f000 fc5c 	bl	800de88 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	2201      	movs	r2, #1
 800d5d6:	2104      	movs	r1, #4
 800d5d8:	4618      	mov	r0, r3
 800d5da:	f000 fc55 	bl	800de88 <TIM_CCxChannelCmd>
      break;
 800d5de:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	681a      	ldr	r2, [r3, #0]
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f042 0201 	orr.w	r2, r2, #1
 800d5ee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d5f0:	2300      	movs	r3, #0
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	3708      	adds	r7, #8
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}

0800d5fa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d5fa:	b580      	push	{r7, lr}
 800d5fc:	b082      	sub	sp, #8
 800d5fe:	af00      	add	r7, sp, #0
 800d600:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	f003 0302 	and.w	r3, r3, #2
 800d60c:	2b02      	cmp	r3, #2
 800d60e:	d122      	bne.n	800d656 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	68db      	ldr	r3, [r3, #12]
 800d616:	f003 0302 	and.w	r3, r3, #2
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d11b      	bne.n	800d656 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f06f 0202 	mvn.w	r2, #2
 800d626:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	2201      	movs	r2, #1
 800d62c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	699b      	ldr	r3, [r3, #24]
 800d634:	f003 0303 	and.w	r3, r3, #3
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d003      	beq.n	800d644 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f000 f9b5 	bl	800d9ac <HAL_TIM_IC_CaptureCallback>
 800d642:	e005      	b.n	800d650 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f000 f9a7 	bl	800d998 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f000 f9b8 	bl	800d9c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2200      	movs	r2, #0
 800d654:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	691b      	ldr	r3, [r3, #16]
 800d65c:	f003 0304 	and.w	r3, r3, #4
 800d660:	2b04      	cmp	r3, #4
 800d662:	d122      	bne.n	800d6aa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	68db      	ldr	r3, [r3, #12]
 800d66a:	f003 0304 	and.w	r3, r3, #4
 800d66e:	2b04      	cmp	r3, #4
 800d670:	d11b      	bne.n	800d6aa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f06f 0204 	mvn.w	r2, #4
 800d67a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2202      	movs	r2, #2
 800d680:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	699b      	ldr	r3, [r3, #24]
 800d688:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d003      	beq.n	800d698 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d690:	6878      	ldr	r0, [r7, #4]
 800d692:	f000 f98b 	bl	800d9ac <HAL_TIM_IC_CaptureCallback>
 800d696:	e005      	b.n	800d6a4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d698:	6878      	ldr	r0, [r7, #4]
 800d69a:	f000 f97d 	bl	800d998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f000 f98e 	bl	800d9c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	691b      	ldr	r3, [r3, #16]
 800d6b0:	f003 0308 	and.w	r3, r3, #8
 800d6b4:	2b08      	cmp	r3, #8
 800d6b6:	d122      	bne.n	800d6fe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	68db      	ldr	r3, [r3, #12]
 800d6be:	f003 0308 	and.w	r3, r3, #8
 800d6c2:	2b08      	cmp	r3, #8
 800d6c4:	d11b      	bne.n	800d6fe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	f06f 0208 	mvn.w	r2, #8
 800d6ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2204      	movs	r2, #4
 800d6d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	69db      	ldr	r3, [r3, #28]
 800d6dc:	f003 0303 	and.w	r3, r3, #3
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d003      	beq.n	800d6ec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	f000 f961 	bl	800d9ac <HAL_TIM_IC_CaptureCallback>
 800d6ea:	e005      	b.n	800d6f8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f000 f953 	bl	800d998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6f2:	6878      	ldr	r0, [r7, #4]
 800d6f4:	f000 f964 	bl	800d9c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	f003 0310 	and.w	r3, r3, #16
 800d708:	2b10      	cmp	r3, #16
 800d70a:	d122      	bne.n	800d752 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	68db      	ldr	r3, [r3, #12]
 800d712:	f003 0310 	and.w	r3, r3, #16
 800d716:	2b10      	cmp	r3, #16
 800d718:	d11b      	bne.n	800d752 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	f06f 0210 	mvn.w	r2, #16
 800d722:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2208      	movs	r2, #8
 800d728:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	69db      	ldr	r3, [r3, #28]
 800d730:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d734:	2b00      	cmp	r3, #0
 800d736:	d003      	beq.n	800d740 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f000 f937 	bl	800d9ac <HAL_TIM_IC_CaptureCallback>
 800d73e:	e005      	b.n	800d74c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d740:	6878      	ldr	r0, [r7, #4]
 800d742:	f000 f929 	bl	800d998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	f000 f93a 	bl	800d9c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2200      	movs	r2, #0
 800d750:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	691b      	ldr	r3, [r3, #16]
 800d758:	f003 0301 	and.w	r3, r3, #1
 800d75c:	2b01      	cmp	r3, #1
 800d75e:	d10e      	bne.n	800d77e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	68db      	ldr	r3, [r3, #12]
 800d766:	f003 0301 	and.w	r3, r3, #1
 800d76a:	2b01      	cmp	r3, #1
 800d76c:	d107      	bne.n	800d77e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f06f 0201 	mvn.w	r2, #1
 800d776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d778:	6878      	ldr	r0, [r7, #4]
 800d77a:	f7f7 fc15 	bl	8004fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	691b      	ldr	r3, [r3, #16]
 800d784:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d788:	2b80      	cmp	r3, #128	; 0x80
 800d78a:	d10e      	bne.n	800d7aa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d796:	2b80      	cmp	r3, #128	; 0x80
 800d798:	d107      	bne.n	800d7aa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d7a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d7a4:	6878      	ldr	r0, [r7, #4]
 800d7a6:	f000 fc6d 	bl	800e084 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	691b      	ldr	r3, [r3, #16]
 800d7b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7b4:	2b40      	cmp	r3, #64	; 0x40
 800d7b6:	d10e      	bne.n	800d7d6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	68db      	ldr	r3, [r3, #12]
 800d7be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7c2:	2b40      	cmp	r3, #64	; 0x40
 800d7c4:	d107      	bne.n	800d7d6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d7ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f000 f8ff 	bl	800d9d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	f003 0320 	and.w	r3, r3, #32
 800d7e0:	2b20      	cmp	r3, #32
 800d7e2:	d10e      	bne.n	800d802 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	68db      	ldr	r3, [r3, #12]
 800d7ea:	f003 0320 	and.w	r3, r3, #32
 800d7ee:	2b20      	cmp	r3, #32
 800d7f0:	d107      	bne.n	800d802 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f06f 0220 	mvn.w	r2, #32
 800d7fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	f000 fc37 	bl	800e070 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d802:	bf00      	nop
 800d804:	3708      	adds	r7, #8
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}
	...

0800d80c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b084      	sub	sp, #16
 800d810:	af00      	add	r7, sp, #0
 800d812:	60f8      	str	r0, [r7, #12]
 800d814:	60b9      	str	r1, [r7, #8]
 800d816:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d101      	bne.n	800d826 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d822:	2302      	movs	r3, #2
 800d824:	e0b4      	b.n	800d990 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2201      	movs	r2, #1
 800d82a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	2202      	movs	r2, #2
 800d832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2b0c      	cmp	r3, #12
 800d83a:	f200 809f 	bhi.w	800d97c <HAL_TIM_PWM_ConfigChannel+0x170>
 800d83e:	a201      	add	r2, pc, #4	; (adr r2, 800d844 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d844:	0800d879 	.word	0x0800d879
 800d848:	0800d97d 	.word	0x0800d97d
 800d84c:	0800d97d 	.word	0x0800d97d
 800d850:	0800d97d 	.word	0x0800d97d
 800d854:	0800d8b9 	.word	0x0800d8b9
 800d858:	0800d97d 	.word	0x0800d97d
 800d85c:	0800d97d 	.word	0x0800d97d
 800d860:	0800d97d 	.word	0x0800d97d
 800d864:	0800d8fb 	.word	0x0800d8fb
 800d868:	0800d97d 	.word	0x0800d97d
 800d86c:	0800d97d 	.word	0x0800d97d
 800d870:	0800d97d 	.word	0x0800d97d
 800d874:	0800d93b 	.word	0x0800d93b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	68b9      	ldr	r1, [r7, #8]
 800d87e:	4618      	mov	r0, r3
 800d880:	f000 f952 	bl	800db28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	699a      	ldr	r2, [r3, #24]
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	f042 0208 	orr.w	r2, r2, #8
 800d892:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	699a      	ldr	r2, [r3, #24]
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f022 0204 	bic.w	r2, r2, #4
 800d8a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	6999      	ldr	r1, [r3, #24]
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	691a      	ldr	r2, [r3, #16]
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	430a      	orrs	r2, r1
 800d8b4:	619a      	str	r2, [r3, #24]
      break;
 800d8b6:	e062      	b.n	800d97e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	68b9      	ldr	r1, [r7, #8]
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f000 f9a2 	bl	800dc08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	699a      	ldr	r2, [r3, #24]
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d8d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	699a      	ldr	r2, [r3, #24]
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d8e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	6999      	ldr	r1, [r3, #24]
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	691b      	ldr	r3, [r3, #16]
 800d8ee:	021a      	lsls	r2, r3, #8
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	430a      	orrs	r2, r1
 800d8f6:	619a      	str	r2, [r3, #24]
      break;
 800d8f8:	e041      	b.n	800d97e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	68b9      	ldr	r1, [r7, #8]
 800d900:	4618      	mov	r0, r3
 800d902:	f000 f9f7 	bl	800dcf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	69da      	ldr	r2, [r3, #28]
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	f042 0208 	orr.w	r2, r2, #8
 800d914:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	69da      	ldr	r2, [r3, #28]
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	f022 0204 	bic.w	r2, r2, #4
 800d924:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	69d9      	ldr	r1, [r3, #28]
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	691a      	ldr	r2, [r3, #16]
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	430a      	orrs	r2, r1
 800d936:	61da      	str	r2, [r3, #28]
      break;
 800d938:	e021      	b.n	800d97e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	68b9      	ldr	r1, [r7, #8]
 800d940:	4618      	mov	r0, r3
 800d942:	f000 fa4b 	bl	800dddc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	69da      	ldr	r2, [r3, #28]
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	69da      	ldr	r2, [r3, #28]
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	69d9      	ldr	r1, [r3, #28]
 800d96c:	68bb      	ldr	r3, [r7, #8]
 800d96e:	691b      	ldr	r3, [r3, #16]
 800d970:	021a      	lsls	r2, r3, #8
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	430a      	orrs	r2, r1
 800d978:	61da      	str	r2, [r3, #28]
      break;
 800d97a:	e000      	b.n	800d97e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d97c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	2201      	movs	r2, #1
 800d982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2200      	movs	r2, #0
 800d98a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d98e:	2300      	movs	r3, #0
}
 800d990:	4618      	mov	r0, r3
 800d992:	3710      	adds	r7, #16
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}

0800d998 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d998:	b480      	push	{r7}
 800d99a:	b083      	sub	sp, #12
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d9a0:	bf00      	nop
 800d9a2:	370c      	adds	r7, #12
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9aa:	4770      	bx	lr

0800d9ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d9b4:	bf00      	nop
 800d9b6:	370c      	adds	r7, #12
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d9c8:	bf00      	nop
 800d9ca:	370c      	adds	r7, #12
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d9dc:	bf00      	nop
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr

0800d9e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b085      	sub	sp, #20
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	4a40      	ldr	r2, [pc, #256]	; (800dafc <TIM_Base_SetConfig+0x114>)
 800d9fc:	4293      	cmp	r3, r2
 800d9fe:	d013      	beq.n	800da28 <TIM_Base_SetConfig+0x40>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da06:	d00f      	beq.n	800da28 <TIM_Base_SetConfig+0x40>
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	4a3d      	ldr	r2, [pc, #244]	; (800db00 <TIM_Base_SetConfig+0x118>)
 800da0c:	4293      	cmp	r3, r2
 800da0e:	d00b      	beq.n	800da28 <TIM_Base_SetConfig+0x40>
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a3c      	ldr	r2, [pc, #240]	; (800db04 <TIM_Base_SetConfig+0x11c>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d007      	beq.n	800da28 <TIM_Base_SetConfig+0x40>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	4a3b      	ldr	r2, [pc, #236]	; (800db08 <TIM_Base_SetConfig+0x120>)
 800da1c:	4293      	cmp	r3, r2
 800da1e:	d003      	beq.n	800da28 <TIM_Base_SetConfig+0x40>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	4a3a      	ldr	r2, [pc, #232]	; (800db0c <TIM_Base_SetConfig+0x124>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d108      	bne.n	800da3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	685b      	ldr	r3, [r3, #4]
 800da34:	68fa      	ldr	r2, [r7, #12]
 800da36:	4313      	orrs	r3, r2
 800da38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	4a2f      	ldr	r2, [pc, #188]	; (800dafc <TIM_Base_SetConfig+0x114>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d02b      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da48:	d027      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	4a2c      	ldr	r2, [pc, #176]	; (800db00 <TIM_Base_SetConfig+0x118>)
 800da4e:	4293      	cmp	r3, r2
 800da50:	d023      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	4a2b      	ldr	r2, [pc, #172]	; (800db04 <TIM_Base_SetConfig+0x11c>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d01f      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	4a2a      	ldr	r2, [pc, #168]	; (800db08 <TIM_Base_SetConfig+0x120>)
 800da5e:	4293      	cmp	r3, r2
 800da60:	d01b      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	4a29      	ldr	r2, [pc, #164]	; (800db0c <TIM_Base_SetConfig+0x124>)
 800da66:	4293      	cmp	r3, r2
 800da68:	d017      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	4a28      	ldr	r2, [pc, #160]	; (800db10 <TIM_Base_SetConfig+0x128>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d013      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	4a27      	ldr	r2, [pc, #156]	; (800db14 <TIM_Base_SetConfig+0x12c>)
 800da76:	4293      	cmp	r3, r2
 800da78:	d00f      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	4a26      	ldr	r2, [pc, #152]	; (800db18 <TIM_Base_SetConfig+0x130>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d00b      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	4a25      	ldr	r2, [pc, #148]	; (800db1c <TIM_Base_SetConfig+0x134>)
 800da86:	4293      	cmp	r3, r2
 800da88:	d007      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	4a24      	ldr	r2, [pc, #144]	; (800db20 <TIM_Base_SetConfig+0x138>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d003      	beq.n	800da9a <TIM_Base_SetConfig+0xb2>
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	4a23      	ldr	r2, [pc, #140]	; (800db24 <TIM_Base_SetConfig+0x13c>)
 800da96:	4293      	cmp	r3, r2
 800da98:	d108      	bne.n	800daac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800daa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	68db      	ldr	r3, [r3, #12]
 800daa6:	68fa      	ldr	r2, [r7, #12]
 800daa8:	4313      	orrs	r3, r2
 800daaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	695b      	ldr	r3, [r3, #20]
 800dab6:	4313      	orrs	r3, r2
 800dab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	68fa      	ldr	r2, [r7, #12]
 800dabe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	689a      	ldr	r2, [r3, #8]
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dac8:	683b      	ldr	r3, [r7, #0]
 800daca:	681a      	ldr	r2, [r3, #0]
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	4a0a      	ldr	r2, [pc, #40]	; (800dafc <TIM_Base_SetConfig+0x114>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d003      	beq.n	800dae0 <TIM_Base_SetConfig+0xf8>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	4a0c      	ldr	r2, [pc, #48]	; (800db0c <TIM_Base_SetConfig+0x124>)
 800dadc:	4293      	cmp	r3, r2
 800dade:	d103      	bne.n	800dae8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	691a      	ldr	r2, [r3, #16]
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2201      	movs	r2, #1
 800daec:	615a      	str	r2, [r3, #20]
}
 800daee:	bf00      	nop
 800daf0:	3714      	adds	r7, #20
 800daf2:	46bd      	mov	sp, r7
 800daf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf8:	4770      	bx	lr
 800dafa:	bf00      	nop
 800dafc:	40010000 	.word	0x40010000
 800db00:	40000400 	.word	0x40000400
 800db04:	40000800 	.word	0x40000800
 800db08:	40000c00 	.word	0x40000c00
 800db0c:	40010400 	.word	0x40010400
 800db10:	40014000 	.word	0x40014000
 800db14:	40014400 	.word	0x40014400
 800db18:	40014800 	.word	0x40014800
 800db1c:	40001800 	.word	0x40001800
 800db20:	40001c00 	.word	0x40001c00
 800db24:	40002000 	.word	0x40002000

0800db28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db28:	b480      	push	{r7}
 800db2a:	b087      	sub	sp, #28
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6a1b      	ldr	r3, [r3, #32]
 800db36:	f023 0201 	bic.w	r2, r3, #1
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6a1b      	ldr	r3, [r3, #32]
 800db42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	685b      	ldr	r3, [r3, #4]
 800db48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	699b      	ldr	r3, [r3, #24]
 800db4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800db56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	f023 0303 	bic.w	r3, r3, #3
 800db5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	68fa      	ldr	r2, [r7, #12]
 800db66:	4313      	orrs	r3, r2
 800db68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	f023 0302 	bic.w	r3, r3, #2
 800db70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	689b      	ldr	r3, [r3, #8]
 800db76:	697a      	ldr	r2, [r7, #20]
 800db78:	4313      	orrs	r3, r2
 800db7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4a20      	ldr	r2, [pc, #128]	; (800dc00 <TIM_OC1_SetConfig+0xd8>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d003      	beq.n	800db8c <TIM_OC1_SetConfig+0x64>
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	4a1f      	ldr	r2, [pc, #124]	; (800dc04 <TIM_OC1_SetConfig+0xdc>)
 800db88:	4293      	cmp	r3, r2
 800db8a:	d10c      	bne.n	800dba6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800db8c:	697b      	ldr	r3, [r7, #20]
 800db8e:	f023 0308 	bic.w	r3, r3, #8
 800db92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	68db      	ldr	r3, [r3, #12]
 800db98:	697a      	ldr	r2, [r7, #20]
 800db9a:	4313      	orrs	r3, r2
 800db9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800db9e:	697b      	ldr	r3, [r7, #20]
 800dba0:	f023 0304 	bic.w	r3, r3, #4
 800dba4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	4a15      	ldr	r2, [pc, #84]	; (800dc00 <TIM_OC1_SetConfig+0xd8>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d003      	beq.n	800dbb6 <TIM_OC1_SetConfig+0x8e>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	4a14      	ldr	r2, [pc, #80]	; (800dc04 <TIM_OC1_SetConfig+0xdc>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d111      	bne.n	800dbda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dbbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dbbe:	693b      	ldr	r3, [r7, #16]
 800dbc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dbc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	695b      	ldr	r3, [r3, #20]
 800dbca:	693a      	ldr	r2, [r7, #16]
 800dbcc:	4313      	orrs	r3, r2
 800dbce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	699b      	ldr	r3, [r3, #24]
 800dbd4:	693a      	ldr	r2, [r7, #16]
 800dbd6:	4313      	orrs	r3, r2
 800dbd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	693a      	ldr	r2, [r7, #16]
 800dbde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	68fa      	ldr	r2, [r7, #12]
 800dbe4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	685a      	ldr	r2, [r3, #4]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	697a      	ldr	r2, [r7, #20]
 800dbf2:	621a      	str	r2, [r3, #32]
}
 800dbf4:	bf00      	nop
 800dbf6:	371c      	adds	r7, #28
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr
 800dc00:	40010000 	.word	0x40010000
 800dc04:	40010400 	.word	0x40010400

0800dc08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b087      	sub	sp, #28
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	6a1b      	ldr	r3, [r3, #32]
 800dc16:	f023 0210 	bic.w	r2, r3, #16
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	6a1b      	ldr	r3, [r3, #32]
 800dc22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	685b      	ldr	r3, [r3, #4]
 800dc28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	699b      	ldr	r3, [r3, #24]
 800dc2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dc36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dc3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	021b      	lsls	r3, r3, #8
 800dc46:	68fa      	ldr	r2, [r7, #12]
 800dc48:	4313      	orrs	r3, r2
 800dc4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dc4c:	697b      	ldr	r3, [r7, #20]
 800dc4e:	f023 0320 	bic.w	r3, r3, #32
 800dc52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	011b      	lsls	r3, r3, #4
 800dc5a:	697a      	ldr	r2, [r7, #20]
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	4a22      	ldr	r2, [pc, #136]	; (800dcec <TIM_OC2_SetConfig+0xe4>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d003      	beq.n	800dc70 <TIM_OC2_SetConfig+0x68>
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	4a21      	ldr	r2, [pc, #132]	; (800dcf0 <TIM_OC2_SetConfig+0xe8>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d10d      	bne.n	800dc8c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dc70:	697b      	ldr	r3, [r7, #20]
 800dc72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	68db      	ldr	r3, [r3, #12]
 800dc7c:	011b      	lsls	r3, r3, #4
 800dc7e:	697a      	ldr	r2, [r7, #20]
 800dc80:	4313      	orrs	r3, r2
 800dc82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dc84:	697b      	ldr	r3, [r7, #20]
 800dc86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	4a17      	ldr	r2, [pc, #92]	; (800dcec <TIM_OC2_SetConfig+0xe4>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d003      	beq.n	800dc9c <TIM_OC2_SetConfig+0x94>
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	4a16      	ldr	r2, [pc, #88]	; (800dcf0 <TIM_OC2_SetConfig+0xe8>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d113      	bne.n	800dcc4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dc9c:	693b      	ldr	r3, [r7, #16]
 800dc9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dca2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dca4:	693b      	ldr	r3, [r7, #16]
 800dca6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dcaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	695b      	ldr	r3, [r3, #20]
 800dcb0:	009b      	lsls	r3, r3, #2
 800dcb2:	693a      	ldr	r2, [r7, #16]
 800dcb4:	4313      	orrs	r3, r2
 800dcb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	699b      	ldr	r3, [r3, #24]
 800dcbc:	009b      	lsls	r3, r3, #2
 800dcbe:	693a      	ldr	r2, [r7, #16]
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	693a      	ldr	r2, [r7, #16]
 800dcc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	68fa      	ldr	r2, [r7, #12]
 800dcce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	685a      	ldr	r2, [r3, #4]
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	697a      	ldr	r2, [r7, #20]
 800dcdc:	621a      	str	r2, [r3, #32]
}
 800dcde:	bf00      	nop
 800dce0:	371c      	adds	r7, #28
 800dce2:	46bd      	mov	sp, r7
 800dce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce8:	4770      	bx	lr
 800dcea:	bf00      	nop
 800dcec:	40010000 	.word	0x40010000
 800dcf0:	40010400 	.word	0x40010400

0800dcf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b087      	sub	sp, #28
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
 800dcfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6a1b      	ldr	r3, [r3, #32]
 800dd02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	6a1b      	ldr	r3, [r3, #32]
 800dd0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	685b      	ldr	r3, [r3, #4]
 800dd14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	69db      	ldr	r3, [r3, #28]
 800dd1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f023 0303 	bic.w	r3, r3, #3
 800dd2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd2c:	683b      	ldr	r3, [r7, #0]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	68fa      	ldr	r2, [r7, #12]
 800dd32:	4313      	orrs	r3, r2
 800dd34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dd3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	689b      	ldr	r3, [r3, #8]
 800dd42:	021b      	lsls	r3, r3, #8
 800dd44:	697a      	ldr	r2, [r7, #20]
 800dd46:	4313      	orrs	r3, r2
 800dd48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	4a21      	ldr	r2, [pc, #132]	; (800ddd4 <TIM_OC3_SetConfig+0xe0>)
 800dd4e:	4293      	cmp	r3, r2
 800dd50:	d003      	beq.n	800dd5a <TIM_OC3_SetConfig+0x66>
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	4a20      	ldr	r2, [pc, #128]	; (800ddd8 <TIM_OC3_SetConfig+0xe4>)
 800dd56:	4293      	cmp	r3, r2
 800dd58:	d10d      	bne.n	800dd76 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dd5a:	697b      	ldr	r3, [r7, #20]
 800dd5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dd60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	021b      	lsls	r3, r3, #8
 800dd68:	697a      	ldr	r2, [r7, #20]
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dd6e:	697b      	ldr	r3, [r7, #20]
 800dd70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dd74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	4a16      	ldr	r2, [pc, #88]	; (800ddd4 <TIM_OC3_SetConfig+0xe0>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d003      	beq.n	800dd86 <TIM_OC3_SetConfig+0x92>
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	4a15      	ldr	r2, [pc, #84]	; (800ddd8 <TIM_OC3_SetConfig+0xe4>)
 800dd82:	4293      	cmp	r3, r2
 800dd84:	d113      	bne.n	800ddae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dd86:	693b      	ldr	r3, [r7, #16]
 800dd88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dd8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dd94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	695b      	ldr	r3, [r3, #20]
 800dd9a:	011b      	lsls	r3, r3, #4
 800dd9c:	693a      	ldr	r2, [r7, #16]
 800dd9e:	4313      	orrs	r3, r2
 800dda0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dda2:	683b      	ldr	r3, [r7, #0]
 800dda4:	699b      	ldr	r3, [r3, #24]
 800dda6:	011b      	lsls	r3, r3, #4
 800dda8:	693a      	ldr	r2, [r7, #16]
 800ddaa:	4313      	orrs	r3, r2
 800ddac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	693a      	ldr	r2, [r7, #16]
 800ddb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	68fa      	ldr	r2, [r7, #12]
 800ddb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ddba:	683b      	ldr	r3, [r7, #0]
 800ddbc:	685a      	ldr	r2, [r3, #4]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	697a      	ldr	r2, [r7, #20]
 800ddc6:	621a      	str	r2, [r3, #32]
}
 800ddc8:	bf00      	nop
 800ddca:	371c      	adds	r7, #28
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd2:	4770      	bx	lr
 800ddd4:	40010000 	.word	0x40010000
 800ddd8:	40010400 	.word	0x40010400

0800dddc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b087      	sub	sp, #28
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	6a1b      	ldr	r3, [r3, #32]
 800ddea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	6a1b      	ldr	r3, [r3, #32]
 800ddf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	685b      	ldr	r3, [r3, #4]
 800ddfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	69db      	ldr	r3, [r3, #28]
 800de02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800de0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800de12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	021b      	lsls	r3, r3, #8
 800de1a:	68fa      	ldr	r2, [r7, #12]
 800de1c:	4313      	orrs	r3, r2
 800de1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800de20:	693b      	ldr	r3, [r7, #16]
 800de22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800de26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	689b      	ldr	r3, [r3, #8]
 800de2c:	031b      	lsls	r3, r3, #12
 800de2e:	693a      	ldr	r2, [r7, #16]
 800de30:	4313      	orrs	r3, r2
 800de32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	4a12      	ldr	r2, [pc, #72]	; (800de80 <TIM_OC4_SetConfig+0xa4>)
 800de38:	4293      	cmp	r3, r2
 800de3a:	d003      	beq.n	800de44 <TIM_OC4_SetConfig+0x68>
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	4a11      	ldr	r2, [pc, #68]	; (800de84 <TIM_OC4_SetConfig+0xa8>)
 800de40:	4293      	cmp	r3, r2
 800de42:	d109      	bne.n	800de58 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800de4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	695b      	ldr	r3, [r3, #20]
 800de50:	019b      	lsls	r3, r3, #6
 800de52:	697a      	ldr	r2, [r7, #20]
 800de54:	4313      	orrs	r3, r2
 800de56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	697a      	ldr	r2, [r7, #20]
 800de5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	68fa      	ldr	r2, [r7, #12]
 800de62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	685a      	ldr	r2, [r3, #4]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	693a      	ldr	r2, [r7, #16]
 800de70:	621a      	str	r2, [r3, #32]
}
 800de72:	bf00      	nop
 800de74:	371c      	adds	r7, #28
 800de76:	46bd      	mov	sp, r7
 800de78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7c:	4770      	bx	lr
 800de7e:	bf00      	nop
 800de80:	40010000 	.word	0x40010000
 800de84:	40010400 	.word	0x40010400

0800de88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800de88:	b480      	push	{r7}
 800de8a:	b087      	sub	sp, #28
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	60f8      	str	r0, [r7, #12]
 800de90:	60b9      	str	r1, [r7, #8]
 800de92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	f003 031f 	and.w	r3, r3, #31
 800de9a:	2201      	movs	r2, #1
 800de9c:	fa02 f303 	lsl.w	r3, r2, r3
 800dea0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	6a1a      	ldr	r2, [r3, #32]
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	43db      	mvns	r3, r3
 800deaa:	401a      	ands	r2, r3
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	6a1a      	ldr	r2, [r3, #32]
 800deb4:	68bb      	ldr	r3, [r7, #8]
 800deb6:	f003 031f 	and.w	r3, r3, #31
 800deba:	6879      	ldr	r1, [r7, #4]
 800debc:	fa01 f303 	lsl.w	r3, r1, r3
 800dec0:	431a      	orrs	r2, r3
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	621a      	str	r2, [r3, #32]
}
 800dec6:	bf00      	nop
 800dec8:	371c      	adds	r7, #28
 800deca:	46bd      	mov	sp, r7
 800decc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded0:	4770      	bx	lr
	...

0800ded4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b085      	sub	sp, #20
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dee4:	2b01      	cmp	r3, #1
 800dee6:	d101      	bne.n	800deec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dee8:	2302      	movs	r3, #2
 800deea:	e05a      	b.n	800dfa2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2201      	movs	r2, #1
 800def0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2202      	movs	r2, #2
 800def8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	685b      	ldr	r3, [r3, #4]
 800df02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	689b      	ldr	r3, [r3, #8]
 800df0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	4313      	orrs	r3, r2
 800df1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	68fa      	ldr	r2, [r7, #12]
 800df24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	4a21      	ldr	r2, [pc, #132]	; (800dfb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800df2c:	4293      	cmp	r3, r2
 800df2e:	d022      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df38:	d01d      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	4a1d      	ldr	r2, [pc, #116]	; (800dfb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800df40:	4293      	cmp	r3, r2
 800df42:	d018      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	4a1b      	ldr	r2, [pc, #108]	; (800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d013      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4a1a      	ldr	r2, [pc, #104]	; (800dfbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800df54:	4293      	cmp	r3, r2
 800df56:	d00e      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	4a18      	ldr	r2, [pc, #96]	; (800dfc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800df5e:	4293      	cmp	r3, r2
 800df60:	d009      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	4a17      	ldr	r2, [pc, #92]	; (800dfc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800df68:	4293      	cmp	r3, r2
 800df6a:	d004      	beq.n	800df76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4a15      	ldr	r2, [pc, #84]	; (800dfc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d10c      	bne.n	800df90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	685b      	ldr	r3, [r3, #4]
 800df82:	68ba      	ldr	r2, [r7, #8]
 800df84:	4313      	orrs	r3, r2
 800df86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	68ba      	ldr	r2, [r7, #8]
 800df8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2201      	movs	r2, #1
 800df94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	2200      	movs	r2, #0
 800df9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dfa0:	2300      	movs	r3, #0
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3714      	adds	r7, #20
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfac:	4770      	bx	lr
 800dfae:	bf00      	nop
 800dfb0:	40010000 	.word	0x40010000
 800dfb4:	40000400 	.word	0x40000400
 800dfb8:	40000800 	.word	0x40000800
 800dfbc:	40000c00 	.word	0x40000c00
 800dfc0:	40010400 	.word	0x40010400
 800dfc4:	40014000 	.word	0x40014000
 800dfc8:	40001800 	.word	0x40001800

0800dfcc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dfcc:	b480      	push	{r7}
 800dfce:	b085      	sub	sp, #20
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
 800dfd4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dfe0:	2b01      	cmp	r3, #1
 800dfe2:	d101      	bne.n	800dfe8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dfe4:	2302      	movs	r3, #2
 800dfe6:	e03d      	b.n	800e064 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	2201      	movs	r2, #1
 800dfec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	68db      	ldr	r3, [r3, #12]
 800dffa:	4313      	orrs	r3, r2
 800dffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	689b      	ldr	r3, [r3, #8]
 800e008:	4313      	orrs	r3, r2
 800e00a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	685b      	ldr	r3, [r3, #4]
 800e016:	4313      	orrs	r3, r2
 800e018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	4313      	orrs	r3, r2
 800e026:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	691b      	ldr	r3, [r3, #16]
 800e032:	4313      	orrs	r3, r2
 800e034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	695b      	ldr	r3, [r3, #20]
 800e040:	4313      	orrs	r3, r2
 800e042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	69db      	ldr	r3, [r3, #28]
 800e04e:	4313      	orrs	r3, r2
 800e050:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	68fa      	ldr	r2, [r7, #12]
 800e058:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2200      	movs	r2, #0
 800e05e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e062:	2300      	movs	r3, #0
}
 800e064:	4618      	mov	r0, r3
 800e066:	3714      	adds	r7, #20
 800e068:	46bd      	mov	sp, r7
 800e06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06e:	4770      	bx	lr

0800e070 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e070:	b480      	push	{r7}
 800e072:	b083      	sub	sp, #12
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e078:	bf00      	nop
 800e07a:	370c      	adds	r7, #12
 800e07c:	46bd      	mov	sp, r7
 800e07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e082:	4770      	bx	lr

0800e084 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e084:	b480      	push	{r7}
 800e086:	b083      	sub	sp, #12
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e08c:	bf00      	nop
 800e08e:	370c      	adds	r7, #12
 800e090:	46bd      	mov	sp, r7
 800e092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e096:	4770      	bx	lr

0800e098 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b082      	sub	sp, #8
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d101      	bne.n	800e0aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e0a6:	2301      	movs	r3, #1
 800e0a8:	e03f      	b.n	800e12a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e0b0:	b2db      	uxtb	r3, r3
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d106      	bne.n	800e0c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f7f8 fbb2 	bl	8006828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	2224      	movs	r2, #36	; 0x24
 800e0c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	68da      	ldr	r2, [r3, #12]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e0da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f000 f829 	bl	800e134 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	691a      	ldr	r2, [r3, #16]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e0f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	695a      	ldr	r2, [r3, #20]
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e100:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	68da      	ldr	r2, [r3, #12]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e110:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	2200      	movs	r2, #0
 800e116:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2220      	movs	r2, #32
 800e11c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2220      	movs	r2, #32
 800e124:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800e128:	2300      	movs	r3, #0
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3708      	adds	r7, #8
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
	...

0800e134 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e138:	b085      	sub	sp, #20
 800e13a:	af00      	add	r7, sp, #0
 800e13c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	691b      	ldr	r3, [r3, #16]
 800e144:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	68da      	ldr	r2, [r3, #12]
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	430a      	orrs	r2, r1
 800e152:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	689a      	ldr	r2, [r3, #8]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	691b      	ldr	r3, [r3, #16]
 800e15c:	431a      	orrs	r2, r3
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	695b      	ldr	r3, [r3, #20]
 800e162:	431a      	orrs	r2, r3
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	69db      	ldr	r3, [r3, #28]
 800e168:	4313      	orrs	r3, r2
 800e16a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	68db      	ldr	r3, [r3, #12]
 800e172:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800e176:	f023 030c 	bic.w	r3, r3, #12
 800e17a:	687a      	ldr	r2, [r7, #4]
 800e17c:	6812      	ldr	r2, [r2, #0]
 800e17e:	68f9      	ldr	r1, [r7, #12]
 800e180:	430b      	orrs	r3, r1
 800e182:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	695b      	ldr	r3, [r3, #20]
 800e18a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	699a      	ldr	r2, [r3, #24]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	430a      	orrs	r2, r1
 800e198:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	69db      	ldr	r3, [r3, #28]
 800e19e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e1a2:	f040 818b 	bne.w	800e4bc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	4ac1      	ldr	r2, [pc, #772]	; (800e4b0 <UART_SetConfig+0x37c>)
 800e1ac:	4293      	cmp	r3, r2
 800e1ae:	d005      	beq.n	800e1bc <UART_SetConfig+0x88>
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	4abf      	ldr	r2, [pc, #764]	; (800e4b4 <UART_SetConfig+0x380>)
 800e1b6:	4293      	cmp	r3, r2
 800e1b8:	f040 80bd 	bne.w	800e336 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e1bc:	f7fc fbcc 	bl	800a958 <HAL_RCC_GetPCLK2Freq>
 800e1c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	461d      	mov	r5, r3
 800e1c6:	f04f 0600 	mov.w	r6, #0
 800e1ca:	46a8      	mov	r8, r5
 800e1cc:	46b1      	mov	r9, r6
 800e1ce:	eb18 0308 	adds.w	r3, r8, r8
 800e1d2:	eb49 0409 	adc.w	r4, r9, r9
 800e1d6:	4698      	mov	r8, r3
 800e1d8:	46a1      	mov	r9, r4
 800e1da:	eb18 0805 	adds.w	r8, r8, r5
 800e1de:	eb49 0906 	adc.w	r9, r9, r6
 800e1e2:	f04f 0100 	mov.w	r1, #0
 800e1e6:	f04f 0200 	mov.w	r2, #0
 800e1ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e1ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e1f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e1f6:	4688      	mov	r8, r1
 800e1f8:	4691      	mov	r9, r2
 800e1fa:	eb18 0005 	adds.w	r0, r8, r5
 800e1fe:	eb49 0106 	adc.w	r1, r9, r6
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	685b      	ldr	r3, [r3, #4]
 800e206:	461d      	mov	r5, r3
 800e208:	f04f 0600 	mov.w	r6, #0
 800e20c:	196b      	adds	r3, r5, r5
 800e20e:	eb46 0406 	adc.w	r4, r6, r6
 800e212:	461a      	mov	r2, r3
 800e214:	4623      	mov	r3, r4
 800e216:	f7f2 fd4f 	bl	8000cb8 <__aeabi_uldivmod>
 800e21a:	4603      	mov	r3, r0
 800e21c:	460c      	mov	r4, r1
 800e21e:	461a      	mov	r2, r3
 800e220:	4ba5      	ldr	r3, [pc, #660]	; (800e4b8 <UART_SetConfig+0x384>)
 800e222:	fba3 2302 	umull	r2, r3, r3, r2
 800e226:	095b      	lsrs	r3, r3, #5
 800e228:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	461d      	mov	r5, r3
 800e230:	f04f 0600 	mov.w	r6, #0
 800e234:	46a9      	mov	r9, r5
 800e236:	46b2      	mov	sl, r6
 800e238:	eb19 0309 	adds.w	r3, r9, r9
 800e23c:	eb4a 040a 	adc.w	r4, sl, sl
 800e240:	4699      	mov	r9, r3
 800e242:	46a2      	mov	sl, r4
 800e244:	eb19 0905 	adds.w	r9, r9, r5
 800e248:	eb4a 0a06 	adc.w	sl, sl, r6
 800e24c:	f04f 0100 	mov.w	r1, #0
 800e250:	f04f 0200 	mov.w	r2, #0
 800e254:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e258:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e25c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e260:	4689      	mov	r9, r1
 800e262:	4692      	mov	sl, r2
 800e264:	eb19 0005 	adds.w	r0, r9, r5
 800e268:	eb4a 0106 	adc.w	r1, sl, r6
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	685b      	ldr	r3, [r3, #4]
 800e270:	461d      	mov	r5, r3
 800e272:	f04f 0600 	mov.w	r6, #0
 800e276:	196b      	adds	r3, r5, r5
 800e278:	eb46 0406 	adc.w	r4, r6, r6
 800e27c:	461a      	mov	r2, r3
 800e27e:	4623      	mov	r3, r4
 800e280:	f7f2 fd1a 	bl	8000cb8 <__aeabi_uldivmod>
 800e284:	4603      	mov	r3, r0
 800e286:	460c      	mov	r4, r1
 800e288:	461a      	mov	r2, r3
 800e28a:	4b8b      	ldr	r3, [pc, #556]	; (800e4b8 <UART_SetConfig+0x384>)
 800e28c:	fba3 1302 	umull	r1, r3, r3, r2
 800e290:	095b      	lsrs	r3, r3, #5
 800e292:	2164      	movs	r1, #100	; 0x64
 800e294:	fb01 f303 	mul.w	r3, r1, r3
 800e298:	1ad3      	subs	r3, r2, r3
 800e29a:	00db      	lsls	r3, r3, #3
 800e29c:	3332      	adds	r3, #50	; 0x32
 800e29e:	4a86      	ldr	r2, [pc, #536]	; (800e4b8 <UART_SetConfig+0x384>)
 800e2a0:	fba2 2303 	umull	r2, r3, r2, r3
 800e2a4:	095b      	lsrs	r3, r3, #5
 800e2a6:	005b      	lsls	r3, r3, #1
 800e2a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e2ac:	4498      	add	r8, r3
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	461d      	mov	r5, r3
 800e2b2:	f04f 0600 	mov.w	r6, #0
 800e2b6:	46a9      	mov	r9, r5
 800e2b8:	46b2      	mov	sl, r6
 800e2ba:	eb19 0309 	adds.w	r3, r9, r9
 800e2be:	eb4a 040a 	adc.w	r4, sl, sl
 800e2c2:	4699      	mov	r9, r3
 800e2c4:	46a2      	mov	sl, r4
 800e2c6:	eb19 0905 	adds.w	r9, r9, r5
 800e2ca:	eb4a 0a06 	adc.w	sl, sl, r6
 800e2ce:	f04f 0100 	mov.w	r1, #0
 800e2d2:	f04f 0200 	mov.w	r2, #0
 800e2d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e2da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e2de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e2e2:	4689      	mov	r9, r1
 800e2e4:	4692      	mov	sl, r2
 800e2e6:	eb19 0005 	adds.w	r0, r9, r5
 800e2ea:	eb4a 0106 	adc.w	r1, sl, r6
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	685b      	ldr	r3, [r3, #4]
 800e2f2:	461d      	mov	r5, r3
 800e2f4:	f04f 0600 	mov.w	r6, #0
 800e2f8:	196b      	adds	r3, r5, r5
 800e2fa:	eb46 0406 	adc.w	r4, r6, r6
 800e2fe:	461a      	mov	r2, r3
 800e300:	4623      	mov	r3, r4
 800e302:	f7f2 fcd9 	bl	8000cb8 <__aeabi_uldivmod>
 800e306:	4603      	mov	r3, r0
 800e308:	460c      	mov	r4, r1
 800e30a:	461a      	mov	r2, r3
 800e30c:	4b6a      	ldr	r3, [pc, #424]	; (800e4b8 <UART_SetConfig+0x384>)
 800e30e:	fba3 1302 	umull	r1, r3, r3, r2
 800e312:	095b      	lsrs	r3, r3, #5
 800e314:	2164      	movs	r1, #100	; 0x64
 800e316:	fb01 f303 	mul.w	r3, r1, r3
 800e31a:	1ad3      	subs	r3, r2, r3
 800e31c:	00db      	lsls	r3, r3, #3
 800e31e:	3332      	adds	r3, #50	; 0x32
 800e320:	4a65      	ldr	r2, [pc, #404]	; (800e4b8 <UART_SetConfig+0x384>)
 800e322:	fba2 2303 	umull	r2, r3, r2, r3
 800e326:	095b      	lsrs	r3, r3, #5
 800e328:	f003 0207 	and.w	r2, r3, #7
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	4442      	add	r2, r8
 800e332:	609a      	str	r2, [r3, #8]
 800e334:	e26f      	b.n	800e816 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e336:	f7fc fafb 	bl	800a930 <HAL_RCC_GetPCLK1Freq>
 800e33a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e33c:	68bb      	ldr	r3, [r7, #8]
 800e33e:	461d      	mov	r5, r3
 800e340:	f04f 0600 	mov.w	r6, #0
 800e344:	46a8      	mov	r8, r5
 800e346:	46b1      	mov	r9, r6
 800e348:	eb18 0308 	adds.w	r3, r8, r8
 800e34c:	eb49 0409 	adc.w	r4, r9, r9
 800e350:	4698      	mov	r8, r3
 800e352:	46a1      	mov	r9, r4
 800e354:	eb18 0805 	adds.w	r8, r8, r5
 800e358:	eb49 0906 	adc.w	r9, r9, r6
 800e35c:	f04f 0100 	mov.w	r1, #0
 800e360:	f04f 0200 	mov.w	r2, #0
 800e364:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e368:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e36c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e370:	4688      	mov	r8, r1
 800e372:	4691      	mov	r9, r2
 800e374:	eb18 0005 	adds.w	r0, r8, r5
 800e378:	eb49 0106 	adc.w	r1, r9, r6
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	685b      	ldr	r3, [r3, #4]
 800e380:	461d      	mov	r5, r3
 800e382:	f04f 0600 	mov.w	r6, #0
 800e386:	196b      	adds	r3, r5, r5
 800e388:	eb46 0406 	adc.w	r4, r6, r6
 800e38c:	461a      	mov	r2, r3
 800e38e:	4623      	mov	r3, r4
 800e390:	f7f2 fc92 	bl	8000cb8 <__aeabi_uldivmod>
 800e394:	4603      	mov	r3, r0
 800e396:	460c      	mov	r4, r1
 800e398:	461a      	mov	r2, r3
 800e39a:	4b47      	ldr	r3, [pc, #284]	; (800e4b8 <UART_SetConfig+0x384>)
 800e39c:	fba3 2302 	umull	r2, r3, r3, r2
 800e3a0:	095b      	lsrs	r3, r3, #5
 800e3a2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e3a6:	68bb      	ldr	r3, [r7, #8]
 800e3a8:	461d      	mov	r5, r3
 800e3aa:	f04f 0600 	mov.w	r6, #0
 800e3ae:	46a9      	mov	r9, r5
 800e3b0:	46b2      	mov	sl, r6
 800e3b2:	eb19 0309 	adds.w	r3, r9, r9
 800e3b6:	eb4a 040a 	adc.w	r4, sl, sl
 800e3ba:	4699      	mov	r9, r3
 800e3bc:	46a2      	mov	sl, r4
 800e3be:	eb19 0905 	adds.w	r9, r9, r5
 800e3c2:	eb4a 0a06 	adc.w	sl, sl, r6
 800e3c6:	f04f 0100 	mov.w	r1, #0
 800e3ca:	f04f 0200 	mov.w	r2, #0
 800e3ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e3d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e3d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e3da:	4689      	mov	r9, r1
 800e3dc:	4692      	mov	sl, r2
 800e3de:	eb19 0005 	adds.w	r0, r9, r5
 800e3e2:	eb4a 0106 	adc.w	r1, sl, r6
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	685b      	ldr	r3, [r3, #4]
 800e3ea:	461d      	mov	r5, r3
 800e3ec:	f04f 0600 	mov.w	r6, #0
 800e3f0:	196b      	adds	r3, r5, r5
 800e3f2:	eb46 0406 	adc.w	r4, r6, r6
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	4623      	mov	r3, r4
 800e3fa:	f7f2 fc5d 	bl	8000cb8 <__aeabi_uldivmod>
 800e3fe:	4603      	mov	r3, r0
 800e400:	460c      	mov	r4, r1
 800e402:	461a      	mov	r2, r3
 800e404:	4b2c      	ldr	r3, [pc, #176]	; (800e4b8 <UART_SetConfig+0x384>)
 800e406:	fba3 1302 	umull	r1, r3, r3, r2
 800e40a:	095b      	lsrs	r3, r3, #5
 800e40c:	2164      	movs	r1, #100	; 0x64
 800e40e:	fb01 f303 	mul.w	r3, r1, r3
 800e412:	1ad3      	subs	r3, r2, r3
 800e414:	00db      	lsls	r3, r3, #3
 800e416:	3332      	adds	r3, #50	; 0x32
 800e418:	4a27      	ldr	r2, [pc, #156]	; (800e4b8 <UART_SetConfig+0x384>)
 800e41a:	fba2 2303 	umull	r2, r3, r2, r3
 800e41e:	095b      	lsrs	r3, r3, #5
 800e420:	005b      	lsls	r3, r3, #1
 800e422:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e426:	4498      	add	r8, r3
 800e428:	68bb      	ldr	r3, [r7, #8]
 800e42a:	461d      	mov	r5, r3
 800e42c:	f04f 0600 	mov.w	r6, #0
 800e430:	46a9      	mov	r9, r5
 800e432:	46b2      	mov	sl, r6
 800e434:	eb19 0309 	adds.w	r3, r9, r9
 800e438:	eb4a 040a 	adc.w	r4, sl, sl
 800e43c:	4699      	mov	r9, r3
 800e43e:	46a2      	mov	sl, r4
 800e440:	eb19 0905 	adds.w	r9, r9, r5
 800e444:	eb4a 0a06 	adc.w	sl, sl, r6
 800e448:	f04f 0100 	mov.w	r1, #0
 800e44c:	f04f 0200 	mov.w	r2, #0
 800e450:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e454:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e458:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e45c:	4689      	mov	r9, r1
 800e45e:	4692      	mov	sl, r2
 800e460:	eb19 0005 	adds.w	r0, r9, r5
 800e464:	eb4a 0106 	adc.w	r1, sl, r6
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	685b      	ldr	r3, [r3, #4]
 800e46c:	461d      	mov	r5, r3
 800e46e:	f04f 0600 	mov.w	r6, #0
 800e472:	196b      	adds	r3, r5, r5
 800e474:	eb46 0406 	adc.w	r4, r6, r6
 800e478:	461a      	mov	r2, r3
 800e47a:	4623      	mov	r3, r4
 800e47c:	f7f2 fc1c 	bl	8000cb8 <__aeabi_uldivmod>
 800e480:	4603      	mov	r3, r0
 800e482:	460c      	mov	r4, r1
 800e484:	461a      	mov	r2, r3
 800e486:	4b0c      	ldr	r3, [pc, #48]	; (800e4b8 <UART_SetConfig+0x384>)
 800e488:	fba3 1302 	umull	r1, r3, r3, r2
 800e48c:	095b      	lsrs	r3, r3, #5
 800e48e:	2164      	movs	r1, #100	; 0x64
 800e490:	fb01 f303 	mul.w	r3, r1, r3
 800e494:	1ad3      	subs	r3, r2, r3
 800e496:	00db      	lsls	r3, r3, #3
 800e498:	3332      	adds	r3, #50	; 0x32
 800e49a:	4a07      	ldr	r2, [pc, #28]	; (800e4b8 <UART_SetConfig+0x384>)
 800e49c:	fba2 2303 	umull	r2, r3, r2, r3
 800e4a0:	095b      	lsrs	r3, r3, #5
 800e4a2:	f003 0207 	and.w	r2, r3, #7
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	4442      	add	r2, r8
 800e4ac:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800e4ae:	e1b2      	b.n	800e816 <UART_SetConfig+0x6e2>
 800e4b0:	40011000 	.word	0x40011000
 800e4b4:	40011400 	.word	0x40011400
 800e4b8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	4ad7      	ldr	r2, [pc, #860]	; (800e820 <UART_SetConfig+0x6ec>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d005      	beq.n	800e4d2 <UART_SetConfig+0x39e>
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	4ad6      	ldr	r2, [pc, #856]	; (800e824 <UART_SetConfig+0x6f0>)
 800e4cc:	4293      	cmp	r3, r2
 800e4ce:	f040 80d1 	bne.w	800e674 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800e4d2:	f7fc fa41 	bl	800a958 <HAL_RCC_GetPCLK2Freq>
 800e4d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	469a      	mov	sl, r3
 800e4dc:	f04f 0b00 	mov.w	fp, #0
 800e4e0:	46d0      	mov	r8, sl
 800e4e2:	46d9      	mov	r9, fp
 800e4e4:	eb18 0308 	adds.w	r3, r8, r8
 800e4e8:	eb49 0409 	adc.w	r4, r9, r9
 800e4ec:	4698      	mov	r8, r3
 800e4ee:	46a1      	mov	r9, r4
 800e4f0:	eb18 080a 	adds.w	r8, r8, sl
 800e4f4:	eb49 090b 	adc.w	r9, r9, fp
 800e4f8:	f04f 0100 	mov.w	r1, #0
 800e4fc:	f04f 0200 	mov.w	r2, #0
 800e500:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e504:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e508:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e50c:	4688      	mov	r8, r1
 800e50e:	4691      	mov	r9, r2
 800e510:	eb1a 0508 	adds.w	r5, sl, r8
 800e514:	eb4b 0609 	adc.w	r6, fp, r9
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	685b      	ldr	r3, [r3, #4]
 800e51c:	4619      	mov	r1, r3
 800e51e:	f04f 0200 	mov.w	r2, #0
 800e522:	f04f 0300 	mov.w	r3, #0
 800e526:	f04f 0400 	mov.w	r4, #0
 800e52a:	0094      	lsls	r4, r2, #2
 800e52c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e530:	008b      	lsls	r3, r1, #2
 800e532:	461a      	mov	r2, r3
 800e534:	4623      	mov	r3, r4
 800e536:	4628      	mov	r0, r5
 800e538:	4631      	mov	r1, r6
 800e53a:	f7f2 fbbd 	bl	8000cb8 <__aeabi_uldivmod>
 800e53e:	4603      	mov	r3, r0
 800e540:	460c      	mov	r4, r1
 800e542:	461a      	mov	r2, r3
 800e544:	4bb8      	ldr	r3, [pc, #736]	; (800e828 <UART_SetConfig+0x6f4>)
 800e546:	fba3 2302 	umull	r2, r3, r3, r2
 800e54a:	095b      	lsrs	r3, r3, #5
 800e54c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	469b      	mov	fp, r3
 800e554:	f04f 0c00 	mov.w	ip, #0
 800e558:	46d9      	mov	r9, fp
 800e55a:	46e2      	mov	sl, ip
 800e55c:	eb19 0309 	adds.w	r3, r9, r9
 800e560:	eb4a 040a 	adc.w	r4, sl, sl
 800e564:	4699      	mov	r9, r3
 800e566:	46a2      	mov	sl, r4
 800e568:	eb19 090b 	adds.w	r9, r9, fp
 800e56c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e570:	f04f 0100 	mov.w	r1, #0
 800e574:	f04f 0200 	mov.w	r2, #0
 800e578:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e57c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e580:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e584:	4689      	mov	r9, r1
 800e586:	4692      	mov	sl, r2
 800e588:	eb1b 0509 	adds.w	r5, fp, r9
 800e58c:	eb4c 060a 	adc.w	r6, ip, sl
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	685b      	ldr	r3, [r3, #4]
 800e594:	4619      	mov	r1, r3
 800e596:	f04f 0200 	mov.w	r2, #0
 800e59a:	f04f 0300 	mov.w	r3, #0
 800e59e:	f04f 0400 	mov.w	r4, #0
 800e5a2:	0094      	lsls	r4, r2, #2
 800e5a4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e5a8:	008b      	lsls	r3, r1, #2
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	4623      	mov	r3, r4
 800e5ae:	4628      	mov	r0, r5
 800e5b0:	4631      	mov	r1, r6
 800e5b2:	f7f2 fb81 	bl	8000cb8 <__aeabi_uldivmod>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	460c      	mov	r4, r1
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	4b9a      	ldr	r3, [pc, #616]	; (800e828 <UART_SetConfig+0x6f4>)
 800e5be:	fba3 1302 	umull	r1, r3, r3, r2
 800e5c2:	095b      	lsrs	r3, r3, #5
 800e5c4:	2164      	movs	r1, #100	; 0x64
 800e5c6:	fb01 f303 	mul.w	r3, r1, r3
 800e5ca:	1ad3      	subs	r3, r2, r3
 800e5cc:	011b      	lsls	r3, r3, #4
 800e5ce:	3332      	adds	r3, #50	; 0x32
 800e5d0:	4a95      	ldr	r2, [pc, #596]	; (800e828 <UART_SetConfig+0x6f4>)
 800e5d2:	fba2 2303 	umull	r2, r3, r2, r3
 800e5d6:	095b      	lsrs	r3, r3, #5
 800e5d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e5dc:	4498      	add	r8, r3
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	469b      	mov	fp, r3
 800e5e2:	f04f 0c00 	mov.w	ip, #0
 800e5e6:	46d9      	mov	r9, fp
 800e5e8:	46e2      	mov	sl, ip
 800e5ea:	eb19 0309 	adds.w	r3, r9, r9
 800e5ee:	eb4a 040a 	adc.w	r4, sl, sl
 800e5f2:	4699      	mov	r9, r3
 800e5f4:	46a2      	mov	sl, r4
 800e5f6:	eb19 090b 	adds.w	r9, r9, fp
 800e5fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e5fe:	f04f 0100 	mov.w	r1, #0
 800e602:	f04f 0200 	mov.w	r2, #0
 800e606:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e60a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e60e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e612:	4689      	mov	r9, r1
 800e614:	4692      	mov	sl, r2
 800e616:	eb1b 0509 	adds.w	r5, fp, r9
 800e61a:	eb4c 060a 	adc.w	r6, ip, sl
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	685b      	ldr	r3, [r3, #4]
 800e622:	4619      	mov	r1, r3
 800e624:	f04f 0200 	mov.w	r2, #0
 800e628:	f04f 0300 	mov.w	r3, #0
 800e62c:	f04f 0400 	mov.w	r4, #0
 800e630:	0094      	lsls	r4, r2, #2
 800e632:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e636:	008b      	lsls	r3, r1, #2
 800e638:	461a      	mov	r2, r3
 800e63a:	4623      	mov	r3, r4
 800e63c:	4628      	mov	r0, r5
 800e63e:	4631      	mov	r1, r6
 800e640:	f7f2 fb3a 	bl	8000cb8 <__aeabi_uldivmod>
 800e644:	4603      	mov	r3, r0
 800e646:	460c      	mov	r4, r1
 800e648:	461a      	mov	r2, r3
 800e64a:	4b77      	ldr	r3, [pc, #476]	; (800e828 <UART_SetConfig+0x6f4>)
 800e64c:	fba3 1302 	umull	r1, r3, r3, r2
 800e650:	095b      	lsrs	r3, r3, #5
 800e652:	2164      	movs	r1, #100	; 0x64
 800e654:	fb01 f303 	mul.w	r3, r1, r3
 800e658:	1ad3      	subs	r3, r2, r3
 800e65a:	011b      	lsls	r3, r3, #4
 800e65c:	3332      	adds	r3, #50	; 0x32
 800e65e:	4a72      	ldr	r2, [pc, #456]	; (800e828 <UART_SetConfig+0x6f4>)
 800e660:	fba2 2303 	umull	r2, r3, r2, r3
 800e664:	095b      	lsrs	r3, r3, #5
 800e666:	f003 020f 	and.w	r2, r3, #15
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	4442      	add	r2, r8
 800e670:	609a      	str	r2, [r3, #8]
 800e672:	e0d0      	b.n	800e816 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e674:	f7fc f95c 	bl	800a930 <HAL_RCC_GetPCLK1Freq>
 800e678:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e67a:	68bb      	ldr	r3, [r7, #8]
 800e67c:	469a      	mov	sl, r3
 800e67e:	f04f 0b00 	mov.w	fp, #0
 800e682:	46d0      	mov	r8, sl
 800e684:	46d9      	mov	r9, fp
 800e686:	eb18 0308 	adds.w	r3, r8, r8
 800e68a:	eb49 0409 	adc.w	r4, r9, r9
 800e68e:	4698      	mov	r8, r3
 800e690:	46a1      	mov	r9, r4
 800e692:	eb18 080a 	adds.w	r8, r8, sl
 800e696:	eb49 090b 	adc.w	r9, r9, fp
 800e69a:	f04f 0100 	mov.w	r1, #0
 800e69e:	f04f 0200 	mov.w	r2, #0
 800e6a2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e6a6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e6aa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e6ae:	4688      	mov	r8, r1
 800e6b0:	4691      	mov	r9, r2
 800e6b2:	eb1a 0508 	adds.w	r5, sl, r8
 800e6b6:	eb4b 0609 	adc.w	r6, fp, r9
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	4619      	mov	r1, r3
 800e6c0:	f04f 0200 	mov.w	r2, #0
 800e6c4:	f04f 0300 	mov.w	r3, #0
 800e6c8:	f04f 0400 	mov.w	r4, #0
 800e6cc:	0094      	lsls	r4, r2, #2
 800e6ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e6d2:	008b      	lsls	r3, r1, #2
 800e6d4:	461a      	mov	r2, r3
 800e6d6:	4623      	mov	r3, r4
 800e6d8:	4628      	mov	r0, r5
 800e6da:	4631      	mov	r1, r6
 800e6dc:	f7f2 faec 	bl	8000cb8 <__aeabi_uldivmod>
 800e6e0:	4603      	mov	r3, r0
 800e6e2:	460c      	mov	r4, r1
 800e6e4:	461a      	mov	r2, r3
 800e6e6:	4b50      	ldr	r3, [pc, #320]	; (800e828 <UART_SetConfig+0x6f4>)
 800e6e8:	fba3 2302 	umull	r2, r3, r3, r2
 800e6ec:	095b      	lsrs	r3, r3, #5
 800e6ee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	469b      	mov	fp, r3
 800e6f6:	f04f 0c00 	mov.w	ip, #0
 800e6fa:	46d9      	mov	r9, fp
 800e6fc:	46e2      	mov	sl, ip
 800e6fe:	eb19 0309 	adds.w	r3, r9, r9
 800e702:	eb4a 040a 	adc.w	r4, sl, sl
 800e706:	4699      	mov	r9, r3
 800e708:	46a2      	mov	sl, r4
 800e70a:	eb19 090b 	adds.w	r9, r9, fp
 800e70e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e712:	f04f 0100 	mov.w	r1, #0
 800e716:	f04f 0200 	mov.w	r2, #0
 800e71a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e71e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e722:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e726:	4689      	mov	r9, r1
 800e728:	4692      	mov	sl, r2
 800e72a:	eb1b 0509 	adds.w	r5, fp, r9
 800e72e:	eb4c 060a 	adc.w	r6, ip, sl
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	685b      	ldr	r3, [r3, #4]
 800e736:	4619      	mov	r1, r3
 800e738:	f04f 0200 	mov.w	r2, #0
 800e73c:	f04f 0300 	mov.w	r3, #0
 800e740:	f04f 0400 	mov.w	r4, #0
 800e744:	0094      	lsls	r4, r2, #2
 800e746:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e74a:	008b      	lsls	r3, r1, #2
 800e74c:	461a      	mov	r2, r3
 800e74e:	4623      	mov	r3, r4
 800e750:	4628      	mov	r0, r5
 800e752:	4631      	mov	r1, r6
 800e754:	f7f2 fab0 	bl	8000cb8 <__aeabi_uldivmod>
 800e758:	4603      	mov	r3, r0
 800e75a:	460c      	mov	r4, r1
 800e75c:	461a      	mov	r2, r3
 800e75e:	4b32      	ldr	r3, [pc, #200]	; (800e828 <UART_SetConfig+0x6f4>)
 800e760:	fba3 1302 	umull	r1, r3, r3, r2
 800e764:	095b      	lsrs	r3, r3, #5
 800e766:	2164      	movs	r1, #100	; 0x64
 800e768:	fb01 f303 	mul.w	r3, r1, r3
 800e76c:	1ad3      	subs	r3, r2, r3
 800e76e:	011b      	lsls	r3, r3, #4
 800e770:	3332      	adds	r3, #50	; 0x32
 800e772:	4a2d      	ldr	r2, [pc, #180]	; (800e828 <UART_SetConfig+0x6f4>)
 800e774:	fba2 2303 	umull	r2, r3, r2, r3
 800e778:	095b      	lsrs	r3, r3, #5
 800e77a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e77e:	4498      	add	r8, r3
 800e780:	68bb      	ldr	r3, [r7, #8]
 800e782:	469b      	mov	fp, r3
 800e784:	f04f 0c00 	mov.w	ip, #0
 800e788:	46d9      	mov	r9, fp
 800e78a:	46e2      	mov	sl, ip
 800e78c:	eb19 0309 	adds.w	r3, r9, r9
 800e790:	eb4a 040a 	adc.w	r4, sl, sl
 800e794:	4699      	mov	r9, r3
 800e796:	46a2      	mov	sl, r4
 800e798:	eb19 090b 	adds.w	r9, r9, fp
 800e79c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e7a0:	f04f 0100 	mov.w	r1, #0
 800e7a4:	f04f 0200 	mov.w	r2, #0
 800e7a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e7ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e7b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e7b4:	4689      	mov	r9, r1
 800e7b6:	4692      	mov	sl, r2
 800e7b8:	eb1b 0509 	adds.w	r5, fp, r9
 800e7bc:	eb4c 060a 	adc.w	r6, ip, sl
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	685b      	ldr	r3, [r3, #4]
 800e7c4:	4619      	mov	r1, r3
 800e7c6:	f04f 0200 	mov.w	r2, #0
 800e7ca:	f04f 0300 	mov.w	r3, #0
 800e7ce:	f04f 0400 	mov.w	r4, #0
 800e7d2:	0094      	lsls	r4, r2, #2
 800e7d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e7d8:	008b      	lsls	r3, r1, #2
 800e7da:	461a      	mov	r2, r3
 800e7dc:	4623      	mov	r3, r4
 800e7de:	4628      	mov	r0, r5
 800e7e0:	4631      	mov	r1, r6
 800e7e2:	f7f2 fa69 	bl	8000cb8 <__aeabi_uldivmod>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	460c      	mov	r4, r1
 800e7ea:	461a      	mov	r2, r3
 800e7ec:	4b0e      	ldr	r3, [pc, #56]	; (800e828 <UART_SetConfig+0x6f4>)
 800e7ee:	fba3 1302 	umull	r1, r3, r3, r2
 800e7f2:	095b      	lsrs	r3, r3, #5
 800e7f4:	2164      	movs	r1, #100	; 0x64
 800e7f6:	fb01 f303 	mul.w	r3, r1, r3
 800e7fa:	1ad3      	subs	r3, r2, r3
 800e7fc:	011b      	lsls	r3, r3, #4
 800e7fe:	3332      	adds	r3, #50	; 0x32
 800e800:	4a09      	ldr	r2, [pc, #36]	; (800e828 <UART_SetConfig+0x6f4>)
 800e802:	fba2 2303 	umull	r2, r3, r2, r3
 800e806:	095b      	lsrs	r3, r3, #5
 800e808:	f003 020f 	and.w	r2, r3, #15
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	4442      	add	r2, r8
 800e812:	609a      	str	r2, [r3, #8]
}
 800e814:	e7ff      	b.n	800e816 <UART_SetConfig+0x6e2>
 800e816:	bf00      	nop
 800e818:	3714      	adds	r7, #20
 800e81a:	46bd      	mov	sp, r7
 800e81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e820:	40011000 	.word	0x40011000
 800e824:	40011400 	.word	0x40011400
 800e828:	51eb851f 	.word	0x51eb851f

0800e82c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800e82c:	b084      	sub	sp, #16
 800e82e:	b480      	push	{r7}
 800e830:	b085      	sub	sp, #20
 800e832:	af00      	add	r7, sp, #0
 800e834:	6078      	str	r0, [r7, #4]
 800e836:	f107 001c 	add.w	r0, r7, #28
 800e83a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e83e:	2300      	movs	r3, #0
 800e840:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e842:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e844:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e846:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e84a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e84e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e852:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e856:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e858:	68fa      	ldr	r2, [r7, #12]
 800e85a:	4313      	orrs	r3, r2
 800e85c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	685b      	ldr	r3, [r3, #4]
 800e862:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800e866:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e86a:	68fa      	ldr	r2, [r7, #12]
 800e86c:	431a      	orrs	r2, r3
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e872:	2300      	movs	r3, #0
}
 800e874:	4618      	mov	r0, r3
 800e876:	3714      	adds	r7, #20
 800e878:	46bd      	mov	sp, r7
 800e87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87e:	b004      	add	sp, #16
 800e880:	4770      	bx	lr

0800e882 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800e882:	b480      	push	{r7}
 800e884:	b083      	sub	sp, #12
 800e886:	af00      	add	r7, sp, #0
 800e888:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e890:	4618      	mov	r0, r3
 800e892:	370c      	adds	r7, #12
 800e894:	46bd      	mov	sp, r7
 800e896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89a:	4770      	bx	lr

0800e89c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800e89c:	b480      	push	{r7}
 800e89e:	b083      	sub	sp, #12
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
 800e8a4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e8b0:	2300      	movs	r3, #0
}
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	370c      	adds	r7, #12
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr

0800e8be <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800e8be:	b580      	push	{r7, lr}
 800e8c0:	b082      	sub	sp, #8
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2203      	movs	r2, #3
 800e8ca:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e8cc:	2002      	movs	r0, #2
 800e8ce:	f7f9 fbdd 	bl	800808c <HAL_Delay>
  
  return HAL_OK;
 800e8d2:	2300      	movs	r3, #0
}
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	3708      	adds	r7, #8
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	bd80      	pop	{r7, pc}

0800e8dc <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800e8dc:	b480      	push	{r7}
 800e8de:	b083      	sub	sp, #12
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	f003 0303 	and.w	r3, r3, #3
}
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	370c      	adds	r7, #12
 800e8f0:	46bd      	mov	sp, r7
 800e8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f6:	4770      	bx	lr

0800e8f8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800e8f8:	b480      	push	{r7}
 800e8fa:	b085      	sub	sp, #20
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	6078      	str	r0, [r7, #4]
 800e900:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e902:	2300      	movs	r3, #0
 800e904:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	681a      	ldr	r2, [r3, #0]
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e90e:	683b      	ldr	r3, [r7, #0]
 800e910:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e916:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e91c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e922:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e924:	68fa      	ldr	r2, [r7, #12]
 800e926:	4313      	orrs	r3, r2
 800e928:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	68db      	ldr	r3, [r3, #12]
 800e92e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e932:	f023 030f 	bic.w	r3, r3, #15
 800e936:	68fa      	ldr	r2, [r7, #12]
 800e938:	431a      	orrs	r2, r3
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e93e:	2300      	movs	r3, #0
}
 800e940:	4618      	mov	r0, r3
 800e942:	3714      	adds	r7, #20
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr

0800e94c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800e94c:	b480      	push	{r7}
 800e94e:	b083      	sub	sp, #12
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	691b      	ldr	r3, [r3, #16]
 800e958:	b2db      	uxtb	r3, r3
}
 800e95a:	4618      	mov	r0, r3
 800e95c:	370c      	adds	r7, #12
 800e95e:	46bd      	mov	sp, r7
 800e960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e964:	4770      	bx	lr

0800e966 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800e966:	b480      	push	{r7}
 800e968:	b085      	sub	sp, #20
 800e96a:	af00      	add	r7, sp, #0
 800e96c:	6078      	str	r0, [r7, #4]
 800e96e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	3314      	adds	r3, #20
 800e974:	461a      	mov	r2, r3
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	4413      	add	r3, r2
 800e97a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	681b      	ldr	r3, [r3, #0]
}  
 800e980:	4618      	mov	r0, r3
 800e982:	3714      	adds	r7, #20
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr

0800e98c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b085      	sub	sp, #20
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e996:	2300      	movs	r3, #0
 800e998:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	681a      	ldr	r2, [r3, #0]
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	685a      	ldr	r2, [r3, #4]
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e9b2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e9b8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e9be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e9c0:	68fa      	ldr	r2, [r7, #12]
 800e9c2:	4313      	orrs	r3, r2
 800e9c4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9ca:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	431a      	orrs	r2, r3
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e9d6:	2300      	movs	r3, #0

}
 800e9d8:	4618      	mov	r0, r3
 800e9da:	3714      	adds	r7, #20
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr

0800e9e4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b088      	sub	sp, #32
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
 800e9ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e9f2:	2310      	movs	r3, #16
 800e9f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e9f6:	2340      	movs	r3, #64	; 0x40
 800e9f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e9fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ea04:	f107 0308 	add.w	r3, r7, #8
 800ea08:	4619      	mov	r1, r3
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f7ff ff74 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800ea10:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea14:	2110      	movs	r1, #16
 800ea16:	6878      	ldr	r0, [r7, #4]
 800ea18:	f000 fa40 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ea1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ea1e:	69fb      	ldr	r3, [r7, #28]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3720      	adds	r7, #32
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b088      	sub	sp, #32
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ea36:	2311      	movs	r3, #17
 800ea38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ea3a:	2340      	movs	r3, #64	; 0x40
 800ea3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ea3e:	2300      	movs	r3, #0
 800ea40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ea42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ea48:	f107 0308 	add.w	r3, r7, #8
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f7ff ff52 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ea54:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea58:	2111      	movs	r1, #17
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f000 fa1e 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ea60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ea62:	69fb      	ldr	r3, [r7, #28]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	3720      	adds	r7, #32
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	bd80      	pop	{r7, pc}

0800ea6c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b088      	sub	sp, #32
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
 800ea74:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ea7a:	2312      	movs	r3, #18
 800ea7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ea7e:	2340      	movs	r3, #64	; 0x40
 800ea80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ea82:	2300      	movs	r3, #0
 800ea84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ea86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea8a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ea8c:	f107 0308 	add.w	r3, r7, #8
 800ea90:	4619      	mov	r1, r3
 800ea92:	6878      	ldr	r0, [r7, #4]
 800ea94:	f7ff ff30 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ea98:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea9c:	2112      	movs	r1, #18
 800ea9e:	6878      	ldr	r0, [r7, #4]
 800eaa0:	f000 f9fc 	bl	800ee9c <SDMMC_GetCmdResp1>
 800eaa4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eaa6:	69fb      	ldr	r3, [r7, #28]
}
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	3720      	adds	r7, #32
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}

0800eab0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b088      	sub	sp, #32
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
 800eab8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800eabe:	2318      	movs	r3, #24
 800eac0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eac2:	2340      	movs	r3, #64	; 0x40
 800eac4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eac6:	2300      	movs	r3, #0
 800eac8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eaca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eace:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ead0:	f107 0308 	add.w	r3, r7, #8
 800ead4:	4619      	mov	r1, r3
 800ead6:	6878      	ldr	r0, [r7, #4]
 800ead8:	f7ff ff0e 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800eadc:	f241 3288 	movw	r2, #5000	; 0x1388
 800eae0:	2118      	movs	r1, #24
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f000 f9da 	bl	800ee9c <SDMMC_GetCmdResp1>
 800eae8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eaea:	69fb      	ldr	r3, [r7, #28]
}
 800eaec:	4618      	mov	r0, r3
 800eaee:	3720      	adds	r7, #32
 800eaf0:	46bd      	mov	sp, r7
 800eaf2:	bd80      	pop	{r7, pc}

0800eaf4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b088      	sub	sp, #32
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800eb02:	2319      	movs	r3, #25
 800eb04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eb06:	2340      	movs	r3, #64	; 0x40
 800eb08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eb0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eb14:	f107 0308 	add.w	r3, r7, #8
 800eb18:	4619      	mov	r1, r3
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f7ff feec 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800eb20:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb24:	2119      	movs	r1, #25
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f000 f9b8 	bl	800ee9c <SDMMC_GetCmdResp1>
 800eb2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb2e:	69fb      	ldr	r3, [r7, #28]
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	3720      	adds	r7, #32
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b088      	sub	sp, #32
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800eb40:	2300      	movs	r3, #0
 800eb42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800eb44:	230c      	movs	r3, #12
 800eb46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eb48:	2340      	movs	r3, #64	; 0x40
 800eb4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eb50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb54:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eb56:	f107 0308 	add.w	r3, r7, #8
 800eb5a:	4619      	mov	r1, r3
 800eb5c:	6878      	ldr	r0, [r7, #4]
 800eb5e:	f7ff fecb 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800eb62:	4a05      	ldr	r2, [pc, #20]	; (800eb78 <SDMMC_CmdStopTransfer+0x40>)
 800eb64:	210c      	movs	r1, #12
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f000 f998 	bl	800ee9c <SDMMC_GetCmdResp1>
 800eb6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb6e:	69fb      	ldr	r3, [r7, #28]
}
 800eb70:	4618      	mov	r0, r3
 800eb72:	3720      	adds	r7, #32
 800eb74:	46bd      	mov	sp, r7
 800eb76:	bd80      	pop	{r7, pc}
 800eb78:	05f5e100 	.word	0x05f5e100

0800eb7c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b08a      	sub	sp, #40	; 0x28
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800eb8c:	2307      	movs	r3, #7
 800eb8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eb90:	2340      	movs	r3, #64	; 0x40
 800eb92:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eb94:	2300      	movs	r3, #0
 800eb96:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eb98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb9c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eb9e:	f107 0310 	add.w	r3, r7, #16
 800eba2:	4619      	mov	r1, r3
 800eba4:	68f8      	ldr	r0, [r7, #12]
 800eba6:	f7ff fea7 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800ebaa:	f241 3288 	movw	r2, #5000	; 0x1388
 800ebae:	2107      	movs	r1, #7
 800ebb0:	68f8      	ldr	r0, [r7, #12]
 800ebb2:	f000 f973 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ebb6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ebb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3728      	adds	r7, #40	; 0x28
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}

0800ebc2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800ebc2:	b580      	push	{r7, lr}
 800ebc4:	b088      	sub	sp, #32
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ebca:	2300      	movs	r3, #0
 800ebcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ebda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ebe0:	f107 0308 	add.w	r3, r7, #8
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	6878      	ldr	r0, [r7, #4]
 800ebe8:	f7ff fe86 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800ebec:	6878      	ldr	r0, [r7, #4]
 800ebee:	f000 f92d 	bl	800ee4c <SDMMC_GetCmdError>
 800ebf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ebf4:	69fb      	ldr	r3, [r7, #28]
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	3720      	adds	r7, #32
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}

0800ebfe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ebfe:	b580      	push	{r7, lr}
 800ec00:	b088      	sub	sp, #32
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ec06:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ec0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ec0c:	2308      	movs	r3, #8
 800ec0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ec10:	2340      	movs	r3, #64	; 0x40
 800ec12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ec14:	2300      	movs	r3, #0
 800ec16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ec18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ec1e:	f107 0308 	add.w	r3, r7, #8
 800ec22:	4619      	mov	r1, r3
 800ec24:	6878      	ldr	r0, [r7, #4]
 800ec26:	f7ff fe67 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f000 fb16 	bl	800f25c <SDMMC_GetCmdResp7>
 800ec30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ec32:	69fb      	ldr	r3, [r7, #28]
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3720      	adds	r7, #32
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}

0800ec3c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b088      	sub	sp, #32
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ec4a:	2337      	movs	r3, #55	; 0x37
 800ec4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ec4e:	2340      	movs	r3, #64	; 0x40
 800ec50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ec52:	2300      	movs	r3, #0
 800ec54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ec56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ec5c:	f107 0308 	add.w	r3, r7, #8
 800ec60:	4619      	mov	r1, r3
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	f7ff fe48 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ec68:	f241 3288 	movw	r2, #5000	; 0x1388
 800ec6c:	2137      	movs	r1, #55	; 0x37
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 f914 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ec74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ec76:	69fb      	ldr	r3, [r7, #28]
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3720      	adds	r7, #32
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}

0800ec80 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b088      	sub	sp, #32
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
 800ec88:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ec90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ec94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ec96:	2329      	movs	r3, #41	; 0x29
 800ec98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ec9a:	2340      	movs	r3, #64	; 0x40
 800ec9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eca2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eca6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eca8:	f107 0308 	add.w	r3, r7, #8
 800ecac:	4619      	mov	r1, r3
 800ecae:	6878      	ldr	r0, [r7, #4]
 800ecb0:	f7ff fe22 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800ecb4:	6878      	ldr	r0, [r7, #4]
 800ecb6:	f000 fa23 	bl	800f100 <SDMMC_GetCmdResp3>
 800ecba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ecbc:	69fb      	ldr	r3, [r7, #28]
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3720      	adds	r7, #32
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}

0800ecc6 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800ecc6:	b580      	push	{r7, lr}
 800ecc8:	b088      	sub	sp, #32
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	6078      	str	r0, [r7, #4]
 800ecce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ecd4:	2306      	movs	r3, #6
 800ecd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ecd8:	2340      	movs	r3, #64	; 0x40
 800ecda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ece0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ece4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ece6:	f107 0308 	add.w	r3, r7, #8
 800ecea:	4619      	mov	r1, r3
 800ecec:	6878      	ldr	r0, [r7, #4]
 800ecee:	f7ff fe03 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800ecf2:	f241 3288 	movw	r2, #5000	; 0x1388
 800ecf6:	2106      	movs	r1, #6
 800ecf8:	6878      	ldr	r0, [r7, #4]
 800ecfa:	f000 f8cf 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ecfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed00:	69fb      	ldr	r3, [r7, #28]
}
 800ed02:	4618      	mov	r0, r3
 800ed04:	3720      	adds	r7, #32
 800ed06:	46bd      	mov	sp, r7
 800ed08:	bd80      	pop	{r7, pc}

0800ed0a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800ed0a:	b580      	push	{r7, lr}
 800ed0c:	b088      	sub	sp, #32
 800ed0e:	af00      	add	r7, sp, #0
 800ed10:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ed12:	2300      	movs	r3, #0
 800ed14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ed16:	2333      	movs	r3, #51	; 0x33
 800ed18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ed1a:	2340      	movs	r3, #64	; 0x40
 800ed1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ed22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ed28:	f107 0308 	add.w	r3, r7, #8
 800ed2c:	4619      	mov	r1, r3
 800ed2e:	6878      	ldr	r0, [r7, #4]
 800ed30:	f7ff fde2 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800ed34:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed38:	2133      	movs	r1, #51	; 0x33
 800ed3a:	6878      	ldr	r0, [r7, #4]
 800ed3c:	f000 f8ae 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ed40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed42:	69fb      	ldr	r3, [r7, #28]
}
 800ed44:	4618      	mov	r0, r3
 800ed46:	3720      	adds	r7, #32
 800ed48:	46bd      	mov	sp, r7
 800ed4a:	bd80      	pop	{r7, pc}

0800ed4c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b088      	sub	sp, #32
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ed54:	2300      	movs	r3, #0
 800ed56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ed58:	2302      	movs	r3, #2
 800ed5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ed5c:	23c0      	movs	r3, #192	; 0xc0
 800ed5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ed60:	2300      	movs	r3, #0
 800ed62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ed64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ed6a:	f107 0308 	add.w	r3, r7, #8
 800ed6e:	4619      	mov	r1, r3
 800ed70:	6878      	ldr	r0, [r7, #4]
 800ed72:	f7ff fdc1 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	f000 f97c 	bl	800f074 <SDMMC_GetCmdResp2>
 800ed7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ed7e:	69fb      	ldr	r3, [r7, #28]
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	3720      	adds	r7, #32
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}

0800ed88 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b088      	sub	sp, #32
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
 800ed90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ed96:	2309      	movs	r3, #9
 800ed98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ed9a:	23c0      	movs	r3, #192	; 0xc0
 800ed9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eda2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eda6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eda8:	f107 0308 	add.w	r3, r7, #8
 800edac:	4619      	mov	r1, r3
 800edae:	6878      	ldr	r0, [r7, #4]
 800edb0:	f7ff fda2 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800edb4:	6878      	ldr	r0, [r7, #4]
 800edb6:	f000 f95d 	bl	800f074 <SDMMC_GetCmdResp2>
 800edba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800edbc:	69fb      	ldr	r3, [r7, #28]
}
 800edbe:	4618      	mov	r0, r3
 800edc0:	3720      	adds	r7, #32
 800edc2:	46bd      	mov	sp, r7
 800edc4:	bd80      	pop	{r7, pc}

0800edc6 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800edc6:	b580      	push	{r7, lr}
 800edc8:	b088      	sub	sp, #32
 800edca:	af00      	add	r7, sp, #0
 800edcc:	6078      	str	r0, [r7, #4]
 800edce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800edd0:	2300      	movs	r3, #0
 800edd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800edd4:	2303      	movs	r3, #3
 800edd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800edd8:	2340      	movs	r3, #64	; 0x40
 800edda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eddc:	2300      	movs	r3, #0
 800edde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ede0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ede4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ede6:	f107 0308 	add.w	r3, r7, #8
 800edea:	4619      	mov	r1, r3
 800edec:	6878      	ldr	r0, [r7, #4]
 800edee:	f7ff fd83 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800edf2:	683a      	ldr	r2, [r7, #0]
 800edf4:	2103      	movs	r1, #3
 800edf6:	6878      	ldr	r0, [r7, #4]
 800edf8:	f000 f9bc 	bl	800f174 <SDMMC_GetCmdResp6>
 800edfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800edfe:	69fb      	ldr	r3, [r7, #28]
}
 800ee00:	4618      	mov	r0, r3
 800ee02:	3720      	adds	r7, #32
 800ee04:	46bd      	mov	sp, r7
 800ee06:	bd80      	pop	{r7, pc}

0800ee08 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b088      	sub	sp, #32
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	6078      	str	r0, [r7, #4]
 800ee10:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ee16:	230d      	movs	r3, #13
 800ee18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ee1a:	2340      	movs	r3, #64	; 0x40
 800ee1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ee22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ee28:	f107 0308 	add.w	r3, r7, #8
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f7ff fd62 	bl	800e8f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ee34:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee38:	210d      	movs	r1, #13
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	f000 f82e 	bl	800ee9c <SDMMC_GetCmdResp1>
 800ee40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ee42:	69fb      	ldr	r3, [r7, #28]
}
 800ee44:	4618      	mov	r0, r3
 800ee46:	3720      	adds	r7, #32
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	bd80      	pop	{r7, pc}

0800ee4c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ee4c:	b490      	push	{r4, r7}
 800ee4e:	b082      	sub	sp, #8
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ee54:	4b0f      	ldr	r3, [pc, #60]	; (800ee94 <SDMMC_GetCmdError+0x48>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	4a0f      	ldr	r2, [pc, #60]	; (800ee98 <SDMMC_GetCmdError+0x4c>)
 800ee5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ee5e:	0a5b      	lsrs	r3, r3, #9
 800ee60:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee64:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ee68:	4623      	mov	r3, r4
 800ee6a:	1e5c      	subs	r4, r3, #1
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d102      	bne.n	800ee76 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ee70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ee74:	e009      	b.n	800ee8a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d0f2      	beq.n	800ee68 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	22c5      	movs	r2, #197	; 0xc5
 800ee86:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ee88:	2300      	movs	r3, #0
}
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	3708      	adds	r7, #8
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	bc90      	pop	{r4, r7}
 800ee92:	4770      	bx	lr
 800ee94:	20000000 	.word	0x20000000
 800ee98:	10624dd3 	.word	0x10624dd3

0800ee9c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ee9c:	b590      	push	{r4, r7, lr}
 800ee9e:	b087      	sub	sp, #28
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	60f8      	str	r0, [r7, #12]
 800eea4:	460b      	mov	r3, r1
 800eea6:	607a      	str	r2, [r7, #4]
 800eea8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800eeaa:	4b6f      	ldr	r3, [pc, #444]	; (800f068 <SDMMC_GetCmdResp1+0x1cc>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	4a6f      	ldr	r2, [pc, #444]	; (800f06c <SDMMC_GetCmdResp1+0x1d0>)
 800eeb0:	fba2 2303 	umull	r2, r3, r2, r3
 800eeb4:	0a5b      	lsrs	r3, r3, #9
 800eeb6:	687a      	ldr	r2, [r7, #4]
 800eeb8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800eebc:	4623      	mov	r3, r4
 800eebe:	1e5c      	subs	r4, r3, #1
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d102      	bne.n	800eeca <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800eec4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eec8:	e0c9      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eece:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eed0:	697b      	ldr	r3, [r7, #20]
 800eed2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d0f0      	beq.n	800eebc <SDMMC_GetCmdResp1+0x20>
 800eeda:	697b      	ldr	r3, [r7, #20]
 800eedc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d1eb      	bne.n	800eebc <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eee8:	f003 0304 	and.w	r3, r3, #4
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d004      	beq.n	800eefa <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	2204      	movs	r2, #4
 800eef4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eef6:	2304      	movs	r3, #4
 800eef8:	e0b1      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eefe:	f003 0301 	and.w	r3, r3, #1
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d004      	beq.n	800ef10 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	2201      	movs	r2, #1
 800ef0a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ef0c:	2301      	movs	r3, #1
 800ef0e:	e0a6      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	22c5      	movs	r2, #197	; 0xc5
 800ef14:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ef16:	68f8      	ldr	r0, [r7, #12]
 800ef18:	f7ff fd18 	bl	800e94c <SDIO_GetCommandResponse>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	461a      	mov	r2, r3
 800ef20:	7afb      	ldrb	r3, [r7, #11]
 800ef22:	4293      	cmp	r3, r2
 800ef24:	d001      	beq.n	800ef2a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ef26:	2301      	movs	r3, #1
 800ef28:	e099      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ef2a:	2100      	movs	r1, #0
 800ef2c:	68f8      	ldr	r0, [r7, #12]
 800ef2e:	f7ff fd1a 	bl	800e966 <SDIO_GetResponse>
 800ef32:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ef34:	693a      	ldr	r2, [r7, #16]
 800ef36:	4b4e      	ldr	r3, [pc, #312]	; (800f070 <SDMMC_GetCmdResp1+0x1d4>)
 800ef38:	4013      	ands	r3, r2
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d101      	bne.n	800ef42 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800ef3e:	2300      	movs	r3, #0
 800ef40:	e08d      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	da02      	bge.n	800ef4e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ef48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ef4c:	e087      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d001      	beq.n	800ef5c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ef58:	2340      	movs	r3, #64	; 0x40
 800ef5a:	e080      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ef5c:	693b      	ldr	r3, [r7, #16]
 800ef5e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d001      	beq.n	800ef6a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ef66:	2380      	movs	r3, #128	; 0x80
 800ef68:	e079      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d002      	beq.n	800ef7a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ef74:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ef78:	e071      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ef7a:	693b      	ldr	r3, [r7, #16]
 800ef7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d002      	beq.n	800ef8a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ef84:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ef88:	e069      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ef8a:	693b      	ldr	r3, [r7, #16]
 800ef8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d002      	beq.n	800ef9a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ef94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ef98:	e061      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ef9a:	693b      	ldr	r3, [r7, #16]
 800ef9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d002      	beq.n	800efaa <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800efa4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800efa8:	e059      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d002      	beq.n	800efba <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800efb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800efb8:	e051      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d002      	beq.n	800efca <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800efc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800efc8:	e049      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d002      	beq.n	800efda <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800efd4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800efd8:	e041      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d002      	beq.n	800efea <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800efe4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800efe8:	e039      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d002      	beq.n	800effa <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800eff4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800eff8:	e031      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800effa:	693b      	ldr	r3, [r7, #16]
 800effc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f000:	2b00      	cmp	r3, #0
 800f002:	d002      	beq.n	800f00a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800f004:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f008:	e029      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800f00a:	693b      	ldr	r3, [r7, #16]
 800f00c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f010:	2b00      	cmp	r3, #0
 800f012:	d002      	beq.n	800f01a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800f014:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f018:	e021      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800f01a:	693b      	ldr	r3, [r7, #16]
 800f01c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f020:	2b00      	cmp	r3, #0
 800f022:	d002      	beq.n	800f02a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800f024:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800f028:	e019      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800f02a:	693b      	ldr	r3, [r7, #16]
 800f02c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f030:	2b00      	cmp	r3, #0
 800f032:	d002      	beq.n	800f03a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800f034:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f038:	e011      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800f03a:	693b      	ldr	r3, [r7, #16]
 800f03c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f040:	2b00      	cmp	r3, #0
 800f042:	d002      	beq.n	800f04a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800f044:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f048:	e009      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800f04a:	693b      	ldr	r3, [r7, #16]
 800f04c:	f003 0308 	and.w	r3, r3, #8
 800f050:	2b00      	cmp	r3, #0
 800f052:	d002      	beq.n	800f05a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800f054:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800f058:	e001      	b.n	800f05e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f05a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f05e:	4618      	mov	r0, r3
 800f060:	371c      	adds	r7, #28
 800f062:	46bd      	mov	sp, r7
 800f064:	bd90      	pop	{r4, r7, pc}
 800f066:	bf00      	nop
 800f068:	20000000 	.word	0x20000000
 800f06c:	10624dd3 	.word	0x10624dd3
 800f070:	fdffe008 	.word	0xfdffe008

0800f074 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800f074:	b490      	push	{r4, r7}
 800f076:	b084      	sub	sp, #16
 800f078:	af00      	add	r7, sp, #0
 800f07a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f07c:	4b1e      	ldr	r3, [pc, #120]	; (800f0f8 <SDMMC_GetCmdResp2+0x84>)
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	4a1e      	ldr	r2, [pc, #120]	; (800f0fc <SDMMC_GetCmdResp2+0x88>)
 800f082:	fba2 2303 	umull	r2, r3, r2, r3
 800f086:	0a5b      	lsrs	r3, r3, #9
 800f088:	f241 3288 	movw	r2, #5000	; 0x1388
 800f08c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f090:	4623      	mov	r3, r4
 800f092:	1e5c      	subs	r4, r3, #1
 800f094:	2b00      	cmp	r3, #0
 800f096:	d102      	bne.n	800f09e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f098:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f09c:	e026      	b.n	800f0ec <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0a2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d0f0      	beq.n	800f090 <SDMMC_GetCmdResp2+0x1c>
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d1eb      	bne.n	800f090 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0bc:	f003 0304 	and.w	r3, r3, #4
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d004      	beq.n	800f0ce <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2204      	movs	r2, #4
 800f0c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f0ca:	2304      	movs	r3, #4
 800f0cc:	e00e      	b.n	800f0ec <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0d2:	f003 0301 	and.w	r3, r3, #1
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d004      	beq.n	800f0e4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	2201      	movs	r2, #1
 800f0de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e003      	b.n	800f0ec <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	22c5      	movs	r2, #197	; 0xc5
 800f0e8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800f0ea:	2300      	movs	r3, #0
}
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	3710      	adds	r7, #16
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	bc90      	pop	{r4, r7}
 800f0f4:	4770      	bx	lr
 800f0f6:	bf00      	nop
 800f0f8:	20000000 	.word	0x20000000
 800f0fc:	10624dd3 	.word	0x10624dd3

0800f100 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800f100:	b490      	push	{r4, r7}
 800f102:	b084      	sub	sp, #16
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f108:	4b18      	ldr	r3, [pc, #96]	; (800f16c <SDMMC_GetCmdResp3+0x6c>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	4a18      	ldr	r2, [pc, #96]	; (800f170 <SDMMC_GetCmdResp3+0x70>)
 800f10e:	fba2 2303 	umull	r2, r3, r2, r3
 800f112:	0a5b      	lsrs	r3, r3, #9
 800f114:	f241 3288 	movw	r2, #5000	; 0x1388
 800f118:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f11c:	4623      	mov	r3, r4
 800f11e:	1e5c      	subs	r4, r3, #1
 800f120:	2b00      	cmp	r3, #0
 800f122:	d102      	bne.n	800f12a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f124:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f128:	e01b      	b.n	800f162 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f12e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f136:	2b00      	cmp	r3, #0
 800f138:	d0f0      	beq.n	800f11c <SDMMC_GetCmdResp3+0x1c>
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f140:	2b00      	cmp	r3, #0
 800f142:	d1eb      	bne.n	800f11c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f148:	f003 0304 	and.w	r3, r3, #4
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d004      	beq.n	800f15a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2204      	movs	r2, #4
 800f154:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f156:	2304      	movs	r3, #4
 800f158:	e003      	b.n	800f162 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	22c5      	movs	r2, #197	; 0xc5
 800f15e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f160:	2300      	movs	r3, #0
}
 800f162:	4618      	mov	r0, r3
 800f164:	3710      	adds	r7, #16
 800f166:	46bd      	mov	sp, r7
 800f168:	bc90      	pop	{r4, r7}
 800f16a:	4770      	bx	lr
 800f16c:	20000000 	.word	0x20000000
 800f170:	10624dd3 	.word	0x10624dd3

0800f174 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800f174:	b590      	push	{r4, r7, lr}
 800f176:	b087      	sub	sp, #28
 800f178:	af00      	add	r7, sp, #0
 800f17a:	60f8      	str	r0, [r7, #12]
 800f17c:	460b      	mov	r3, r1
 800f17e:	607a      	str	r2, [r7, #4]
 800f180:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f182:	4b34      	ldr	r3, [pc, #208]	; (800f254 <SDMMC_GetCmdResp6+0xe0>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	4a34      	ldr	r2, [pc, #208]	; (800f258 <SDMMC_GetCmdResp6+0xe4>)
 800f188:	fba2 2303 	umull	r2, r3, r2, r3
 800f18c:	0a5b      	lsrs	r3, r3, #9
 800f18e:	f241 3288 	movw	r2, #5000	; 0x1388
 800f192:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f196:	4623      	mov	r3, r4
 800f198:	1e5c      	subs	r4, r3, #1
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d102      	bne.n	800f1a4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f19e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f1a2:	e052      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1a8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f1aa:	697b      	ldr	r3, [r7, #20]
 800f1ac:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d0f0      	beq.n	800f196 <SDMMC_GetCmdResp6+0x22>
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1eb      	bne.n	800f196 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1c2:	f003 0304 	and.w	r3, r3, #4
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d004      	beq.n	800f1d4 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	2204      	movs	r2, #4
 800f1ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f1d0:	2304      	movs	r3, #4
 800f1d2:	e03a      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1d8:	f003 0301 	and.w	r3, r3, #1
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d004      	beq.n	800f1ea <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	2201      	movs	r2, #1
 800f1e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	e02f      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800f1ea:	68f8      	ldr	r0, [r7, #12]
 800f1ec:	f7ff fbae 	bl	800e94c <SDIO_GetCommandResponse>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	461a      	mov	r2, r3
 800f1f4:	7afb      	ldrb	r3, [r7, #11]
 800f1f6:	4293      	cmp	r3, r2
 800f1f8:	d001      	beq.n	800f1fe <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	e025      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	22c5      	movs	r2, #197	; 0xc5
 800f202:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800f204:	2100      	movs	r1, #0
 800f206:	68f8      	ldr	r0, [r7, #12]
 800f208:	f7ff fbad 	bl	800e966 <SDIO_GetResponse>
 800f20c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800f20e:	693b      	ldr	r3, [r7, #16]
 800f210:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800f214:	2b00      	cmp	r3, #0
 800f216:	d106      	bne.n	800f226 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800f218:	693b      	ldr	r3, [r7, #16]
 800f21a:	0c1b      	lsrs	r3, r3, #16
 800f21c:	b29a      	uxth	r2, r3
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800f222:	2300      	movs	r3, #0
 800f224:	e011      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800f226:	693b      	ldr	r3, [r7, #16]
 800f228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d002      	beq.n	800f236 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800f230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f234:	e009      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800f236:	693b      	ldr	r3, [r7, #16]
 800f238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d002      	beq.n	800f246 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800f240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f244:	e001      	b.n	800f24a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f246:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800f24a:	4618      	mov	r0, r3
 800f24c:	371c      	adds	r7, #28
 800f24e:	46bd      	mov	sp, r7
 800f250:	bd90      	pop	{r4, r7, pc}
 800f252:	bf00      	nop
 800f254:	20000000 	.word	0x20000000
 800f258:	10624dd3 	.word	0x10624dd3

0800f25c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800f25c:	b490      	push	{r4, r7}
 800f25e:	b084      	sub	sp, #16
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800f264:	4b21      	ldr	r3, [pc, #132]	; (800f2ec <SDMMC_GetCmdResp7+0x90>)
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	4a21      	ldr	r2, [pc, #132]	; (800f2f0 <SDMMC_GetCmdResp7+0x94>)
 800f26a:	fba2 2303 	umull	r2, r3, r2, r3
 800f26e:	0a5b      	lsrs	r3, r3, #9
 800f270:	f241 3288 	movw	r2, #5000	; 0x1388
 800f274:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800f278:	4623      	mov	r3, r4
 800f27a:	1e5c      	subs	r4, r3, #1
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d102      	bne.n	800f286 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f280:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f284:	e02c      	b.n	800f2e0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f28a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f292:	2b00      	cmp	r3, #0
 800f294:	d0f0      	beq.n	800f278 <SDMMC_GetCmdResp7+0x1c>
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d1eb      	bne.n	800f278 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2a4:	f003 0304 	and.w	r3, r3, #4
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d004      	beq.n	800f2b6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	2204      	movs	r2, #4
 800f2b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f2b2:	2304      	movs	r3, #4
 800f2b4:	e014      	b.n	800f2e0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2ba:	f003 0301 	and.w	r3, r3, #1
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d004      	beq.n	800f2cc <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	2201      	movs	r2, #1
 800f2c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f2c8:	2301      	movs	r3, #1
 800f2ca:	e009      	b.n	800f2e0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d002      	beq.n	800f2de <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	2240      	movs	r2, #64	; 0x40
 800f2dc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f2de:	2300      	movs	r3, #0
  
}
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	3710      	adds	r7, #16
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	bc90      	pop	{r4, r7}
 800f2e8:	4770      	bx	lr
 800f2ea:	bf00      	nop
 800f2ec:	20000000 	.word	0x20000000
 800f2f0:	10624dd3 	.word	0x10624dd3

0800f2f4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800f2f8:	4904      	ldr	r1, [pc, #16]	; (800f30c <MX_FATFS_Init+0x18>)
 800f2fa:	4805      	ldr	r0, [pc, #20]	; (800f310 <MX_FATFS_Init+0x1c>)
 800f2fc:	f003 fb9c 	bl	8012a38 <FATFS_LinkDriver>
 800f300:	4603      	mov	r3, r0
 800f302:	461a      	mov	r2, r3
 800f304:	4b03      	ldr	r3, [pc, #12]	; (800f314 <MX_FATFS_Init+0x20>)
 800f306:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f308:	bf00      	nop
 800f30a:	bd80      	pop	{r7, pc}
 800f30c:	2003edc8 	.word	0x2003edc8
 800f310:	080184b0 	.word	0x080184b0
 800f314:	2003edc4 	.word	0x2003edc4

0800f318 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b082      	sub	sp, #8
 800f31c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800f31e:	2300      	movs	r3, #0
 800f320:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800f322:	f000 f896 	bl	800f452 <BSP_SD_IsDetected>
 800f326:	4603      	mov	r3, r0
 800f328:	2b01      	cmp	r3, #1
 800f32a:	d001      	beq.n	800f330 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800f32c:	2301      	movs	r3, #1
 800f32e:	e012      	b.n	800f356 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800f330:	480b      	ldr	r0, [pc, #44]	; (800f360 <BSP_SD_Init+0x48>)
 800f332:	f7fb ffa5 	bl	800b280 <HAL_SD_Init>
 800f336:	4603      	mov	r3, r0
 800f338:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800f33a:	79fb      	ldrb	r3, [r7, #7]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d109      	bne.n	800f354 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800f340:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f344:	4806      	ldr	r0, [pc, #24]	; (800f360 <BSP_SD_Init+0x48>)
 800f346:	f7fc fd4f 	bl	800bde8 <HAL_SD_ConfigWideBusOperation>
 800f34a:	4603      	mov	r3, r0
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d001      	beq.n	800f354 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800f350:	2301      	movs	r3, #1
 800f352:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800f354:	79fb      	ldrb	r3, [r7, #7]
}
 800f356:	4618      	mov	r0, r3
 800f358:	3708      	adds	r7, #8
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}
 800f35e:	bf00      	nop
 800f360:	2003ebc0 	.word	0x2003ebc0

0800f364 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800f364:	b580      	push	{r7, lr}
 800f366:	b086      	sub	sp, #24
 800f368:	af00      	add	r7, sp, #0
 800f36a:	60f8      	str	r0, [r7, #12]
 800f36c:	60b9      	str	r1, [r7, #8]
 800f36e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f370:	2300      	movs	r3, #0
 800f372:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	68ba      	ldr	r2, [r7, #8]
 800f378:	68f9      	ldr	r1, [r7, #12]
 800f37a:	4806      	ldr	r0, [pc, #24]	; (800f394 <BSP_SD_ReadBlocks_DMA+0x30>)
 800f37c:	f7fc f810 	bl	800b3a0 <HAL_SD_ReadBlocks_DMA>
 800f380:	4603      	mov	r3, r0
 800f382:	2b00      	cmp	r3, #0
 800f384:	d001      	beq.n	800f38a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f386:	2301      	movs	r3, #1
 800f388:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f38a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	3718      	adds	r7, #24
 800f390:	46bd      	mov	sp, r7
 800f392:	bd80      	pop	{r7, pc}
 800f394:	2003ebc0 	.word	0x2003ebc0

0800f398 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b086      	sub	sp, #24
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	60f8      	str	r0, [r7, #12]
 800f3a0:	60b9      	str	r1, [r7, #8]
 800f3a2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	68ba      	ldr	r2, [r7, #8]
 800f3ac:	68f9      	ldr	r1, [r7, #12]
 800f3ae:	4806      	ldr	r0, [pc, #24]	; (800f3c8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800f3b0:	f7fc f8de 	bl	800b570 <HAL_SD_WriteBlocks_DMA>
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d001      	beq.n	800f3be <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f3ba:	2301      	movs	r3, #1
 800f3bc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f3be:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	3718      	adds	r7, #24
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	bd80      	pop	{r7, pc}
 800f3c8:	2003ebc0 	.word	0x2003ebc0

0800f3cc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800f3d0:	4805      	ldr	r0, [pc, #20]	; (800f3e8 <BSP_SD_GetCardState+0x1c>)
 800f3d2:	f7fc fd85 	bl	800bee0 <HAL_SD_GetCardState>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	2b04      	cmp	r3, #4
 800f3da:	bf14      	ite	ne
 800f3dc:	2301      	movne	r3, #1
 800f3de:	2300      	moveq	r3, #0
 800f3e0:	b2db      	uxtb	r3, r3
}
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	2003ebc0 	.word	0x2003ebc0

0800f3ec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b082      	sub	sp, #8
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800f3f4:	6879      	ldr	r1, [r7, #4]
 800f3f6:	4803      	ldr	r0, [pc, #12]	; (800f404 <BSP_SD_GetCardInfo+0x18>)
 800f3f8:	f7fc fcca 	bl	800bd90 <HAL_SD_GetCardInfo>
}
 800f3fc:	bf00      	nop
 800f3fe:	3708      	adds	r7, #8
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}
 800f404:	2003ebc0 	.word	0x2003ebc0

0800f408 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800f408:	b580      	push	{r7, lr}
 800f40a:	b082      	sub	sp, #8
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800f410:	f000 f818 	bl	800f444 <BSP_SD_AbortCallback>
}
 800f414:	bf00      	nop
 800f416:	3708      	adds	r7, #8
 800f418:	46bd      	mov	sp, r7
 800f41a:	bd80      	pop	{r7, pc}

0800f41c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b082      	sub	sp, #8
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800f424:	f000 f9a8 	bl	800f778 <BSP_SD_WriteCpltCallback>
}
 800f428:	bf00      	nop
 800f42a:	3708      	adds	r7, #8
 800f42c:	46bd      	mov	sp, r7
 800f42e:	bd80      	pop	{r7, pc}

0800f430 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b082      	sub	sp, #8
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800f438:	f000 f9aa 	bl	800f790 <BSP_SD_ReadCpltCallback>
}
 800f43c:	bf00      	nop
 800f43e:	3708      	adds	r7, #8
 800f440:	46bd      	mov	sp, r7
 800f442:	bd80      	pop	{r7, pc}

0800f444 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800f444:	b480      	push	{r7}
 800f446:	af00      	add	r7, sp, #0

}
 800f448:	bf00      	nop
 800f44a:	46bd      	mov	sp, r7
 800f44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f450:	4770      	bx	lr

0800f452 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800f452:	b580      	push	{r7, lr}
 800f454:	b082      	sub	sp, #8
 800f456:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800f458:	2301      	movs	r3, #1
 800f45a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800f45c:	f000 f80c 	bl	800f478 <BSP_PlatformIsDetected>
 800f460:	4603      	mov	r3, r0
 800f462:	2b00      	cmp	r3, #0
 800f464:	d101      	bne.n	800f46a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800f466:	2300      	movs	r3, #0
 800f468:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800f46a:	79fb      	ldrb	r3, [r7, #7]
 800f46c:	b2db      	uxtb	r3, r3
}
 800f46e:	4618      	mov	r0, r3
 800f470:	3708      	adds	r7, #8
 800f472:	46bd      	mov	sp, r7
 800f474:	bd80      	pop	{r7, pc}
	...

0800f478 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800f478:	b580      	push	{r7, lr}
 800f47a:	b082      	sub	sp, #8
 800f47c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800f47e:	2301      	movs	r3, #1
 800f480:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800f482:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f486:	4806      	ldr	r0, [pc, #24]	; (800f4a0 <BSP_PlatformIsDetected+0x28>)
 800f488:	f7fa f87e 	bl	8009588 <HAL_GPIO_ReadPin>
 800f48c:	4603      	mov	r3, r0
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d001      	beq.n	800f496 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800f492:	2300      	movs	r3, #0
 800f494:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800f496:	79fb      	ldrb	r3, [r7, #7]
}
 800f498:	4618      	mov	r0, r3
 800f49a:	3708      	adds	r7, #8
 800f49c:	46bd      	mov	sp, r7
 800f49e:	bd80      	pop	{r7, pc}
 800f4a0:	40020000 	.word	0x40020000

0800f4a4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b084      	sub	sp, #16
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800f4ac:	f7f8 fde2 	bl	8008074 <HAL_GetTick>
 800f4b0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800f4b2:	e006      	b.n	800f4c2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f4b4:	f7ff ff8a 	bl	800f3cc <BSP_SD_GetCardState>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d101      	bne.n	800f4c2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800f4be:	2300      	movs	r3, #0
 800f4c0:	e009      	b.n	800f4d6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800f4c2:	f7f8 fdd7 	bl	8008074 <HAL_GetTick>
 800f4c6:	4602      	mov	r2, r0
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	1ad3      	subs	r3, r2, r3
 800f4cc:	687a      	ldr	r2, [r7, #4]
 800f4ce:	429a      	cmp	r2, r3
 800f4d0:	d8f0      	bhi.n	800f4b4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800f4d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3710      	adds	r7, #16
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
	...

0800f4e0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b082      	sub	sp, #8
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f4ea:	4b0b      	ldr	r3, [pc, #44]	; (800f518 <SD_CheckStatus+0x38>)
 800f4ec:	2201      	movs	r2, #1
 800f4ee:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800f4f0:	f7ff ff6c 	bl	800f3cc <BSP_SD_GetCardState>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d107      	bne.n	800f50a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f4fa:	4b07      	ldr	r3, [pc, #28]	; (800f518 <SD_CheckStatus+0x38>)
 800f4fc:	781b      	ldrb	r3, [r3, #0]
 800f4fe:	b2db      	uxtb	r3, r3
 800f500:	f023 0301 	bic.w	r3, r3, #1
 800f504:	b2da      	uxtb	r2, r3
 800f506:	4b04      	ldr	r3, [pc, #16]	; (800f518 <SD_CheckStatus+0x38>)
 800f508:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800f50a:	4b03      	ldr	r3, [pc, #12]	; (800f518 <SD_CheckStatus+0x38>)
 800f50c:	781b      	ldrb	r3, [r3, #0]
 800f50e:	b2db      	uxtb	r3, r3
}
 800f510:	4618      	mov	r0, r3
 800f512:	3708      	adds	r7, #8
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}
 800f518:	20000009 	.word	0x20000009

0800f51c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b082      	sub	sp, #8
 800f520:	af00      	add	r7, sp, #0
 800f522:	4603      	mov	r3, r0
 800f524:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800f526:	f7ff fef7 	bl	800f318 <BSP_SD_Init>
 800f52a:	4603      	mov	r3, r0
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d107      	bne.n	800f540 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800f530:	79fb      	ldrb	r3, [r7, #7]
 800f532:	4618      	mov	r0, r3
 800f534:	f7ff ffd4 	bl	800f4e0 <SD_CheckStatus>
 800f538:	4603      	mov	r3, r0
 800f53a:	461a      	mov	r2, r3
 800f53c:	4b04      	ldr	r3, [pc, #16]	; (800f550 <SD_initialize+0x34>)
 800f53e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800f540:	4b03      	ldr	r3, [pc, #12]	; (800f550 <SD_initialize+0x34>)
 800f542:	781b      	ldrb	r3, [r3, #0]
 800f544:	b2db      	uxtb	r3, r3
}
 800f546:	4618      	mov	r0, r3
 800f548:	3708      	adds	r7, #8
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bd80      	pop	{r7, pc}
 800f54e:	bf00      	nop
 800f550:	20000009 	.word	0x20000009

0800f554 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b082      	sub	sp, #8
 800f558:	af00      	add	r7, sp, #0
 800f55a:	4603      	mov	r3, r0
 800f55c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f55e:	79fb      	ldrb	r3, [r7, #7]
 800f560:	4618      	mov	r0, r3
 800f562:	f7ff ffbd 	bl	800f4e0 <SD_CheckStatus>
 800f566:	4603      	mov	r3, r0
}
 800f568:	4618      	mov	r0, r3
 800f56a:	3708      	adds	r7, #8
 800f56c:	46bd      	mov	sp, r7
 800f56e:	bd80      	pop	{r7, pc}

0800f570 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b086      	sub	sp, #24
 800f574:	af00      	add	r7, sp, #0
 800f576:	60b9      	str	r1, [r7, #8]
 800f578:	607a      	str	r2, [r7, #4]
 800f57a:	603b      	str	r3, [r7, #0]
 800f57c:	4603      	mov	r3, r0
 800f57e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f580:	2301      	movs	r3, #1
 800f582:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f584:	f247 5030 	movw	r0, #30000	; 0x7530
 800f588:	f7ff ff8c 	bl	800f4a4 <SD_CheckStatusWithTimeout>
 800f58c:	4603      	mov	r3, r0
 800f58e:	2b00      	cmp	r3, #0
 800f590:	da01      	bge.n	800f596 <SD_read+0x26>
  {
    return res;
 800f592:	7dfb      	ldrb	r3, [r7, #23]
 800f594:	e03b      	b.n	800f60e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800f596:	683a      	ldr	r2, [r7, #0]
 800f598:	6879      	ldr	r1, [r7, #4]
 800f59a:	68b8      	ldr	r0, [r7, #8]
 800f59c:	f7ff fee2 	bl	800f364 <BSP_SD_ReadBlocks_DMA>
 800f5a0:	4603      	mov	r3, r0
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d132      	bne.n	800f60c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800f5a6:	4b1c      	ldr	r3, [pc, #112]	; (800f618 <SD_read+0xa8>)
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800f5ac:	f7f8 fd62 	bl	8008074 <HAL_GetTick>
 800f5b0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f5b2:	bf00      	nop
 800f5b4:	4b18      	ldr	r3, [pc, #96]	; (800f618 <SD_read+0xa8>)
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d108      	bne.n	800f5ce <SD_read+0x5e>
 800f5bc:	f7f8 fd5a 	bl	8008074 <HAL_GetTick>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	693b      	ldr	r3, [r7, #16]
 800f5c4:	1ad3      	subs	r3, r2, r3
 800f5c6:	f247 522f 	movw	r2, #29999	; 0x752f
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d9f2      	bls.n	800f5b4 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800f5ce:	4b12      	ldr	r3, [pc, #72]	; (800f618 <SD_read+0xa8>)
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d102      	bne.n	800f5dc <SD_read+0x6c>
      {
        res = RES_ERROR;
 800f5d6:	2301      	movs	r3, #1
 800f5d8:	75fb      	strb	r3, [r7, #23]
 800f5da:	e017      	b.n	800f60c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800f5dc:	4b0e      	ldr	r3, [pc, #56]	; (800f618 <SD_read+0xa8>)
 800f5de:	2200      	movs	r2, #0
 800f5e0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800f5e2:	f7f8 fd47 	bl	8008074 <HAL_GetTick>
 800f5e6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f5e8:	e007      	b.n	800f5fa <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f5ea:	f7ff feef 	bl	800f3cc <BSP_SD_GetCardState>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d102      	bne.n	800f5fa <SD_read+0x8a>
          {
            res = RES_OK;
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800f5f8:	e008      	b.n	800f60c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f5fa:	f7f8 fd3b 	bl	8008074 <HAL_GetTick>
 800f5fe:	4602      	mov	r2, r0
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	1ad3      	subs	r3, r2, r3
 800f604:	f247 522f 	movw	r2, #29999	; 0x752f
 800f608:	4293      	cmp	r3, r2
 800f60a:	d9ee      	bls.n	800f5ea <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800f60c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3718      	adds	r7, #24
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}
 800f616:	bf00      	nop
 800f618:	2003c45c 	.word	0x2003c45c

0800f61c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b086      	sub	sp, #24
 800f620:	af00      	add	r7, sp, #0
 800f622:	60b9      	str	r1, [r7, #8]
 800f624:	607a      	str	r2, [r7, #4]
 800f626:	603b      	str	r3, [r7, #0]
 800f628:	4603      	mov	r3, r0
 800f62a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f62c:	2301      	movs	r3, #1
 800f62e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800f630:	4b24      	ldr	r3, [pc, #144]	; (800f6c4 <SD_write+0xa8>)
 800f632:	2200      	movs	r2, #0
 800f634:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f636:	f247 5030 	movw	r0, #30000	; 0x7530
 800f63a:	f7ff ff33 	bl	800f4a4 <SD_CheckStatusWithTimeout>
 800f63e:	4603      	mov	r3, r0
 800f640:	2b00      	cmp	r3, #0
 800f642:	da01      	bge.n	800f648 <SD_write+0x2c>
  {
    return res;
 800f644:	7dfb      	ldrb	r3, [r7, #23]
 800f646:	e038      	b.n	800f6ba <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f648:	683a      	ldr	r2, [r7, #0]
 800f64a:	6879      	ldr	r1, [r7, #4]
 800f64c:	68b8      	ldr	r0, [r7, #8]
 800f64e:	f7ff fea3 	bl	800f398 <BSP_SD_WriteBlocks_DMA>
 800f652:	4603      	mov	r3, r0
 800f654:	2b00      	cmp	r3, #0
 800f656:	d12f      	bne.n	800f6b8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800f658:	f7f8 fd0c 	bl	8008074 <HAL_GetTick>
 800f65c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f65e:	bf00      	nop
 800f660:	4b18      	ldr	r3, [pc, #96]	; (800f6c4 <SD_write+0xa8>)
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d108      	bne.n	800f67a <SD_write+0x5e>
 800f668:	f7f8 fd04 	bl	8008074 <HAL_GetTick>
 800f66c:	4602      	mov	r2, r0
 800f66e:	693b      	ldr	r3, [r7, #16]
 800f670:	1ad3      	subs	r3, r2, r3
 800f672:	f247 522f 	movw	r2, #29999	; 0x752f
 800f676:	4293      	cmp	r3, r2
 800f678:	d9f2      	bls.n	800f660 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800f67a:	4b12      	ldr	r3, [pc, #72]	; (800f6c4 <SD_write+0xa8>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d102      	bne.n	800f688 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800f682:	2301      	movs	r3, #1
 800f684:	75fb      	strb	r3, [r7, #23]
 800f686:	e017      	b.n	800f6b8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800f688:	4b0e      	ldr	r3, [pc, #56]	; (800f6c4 <SD_write+0xa8>)
 800f68a:	2200      	movs	r2, #0
 800f68c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800f68e:	f7f8 fcf1 	bl	8008074 <HAL_GetTick>
 800f692:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f694:	e007      	b.n	800f6a6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f696:	f7ff fe99 	bl	800f3cc <BSP_SD_GetCardState>
 800f69a:	4603      	mov	r3, r0
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d102      	bne.n	800f6a6 <SD_write+0x8a>
          {
            res = RES_OK;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	75fb      	strb	r3, [r7, #23]
            break;
 800f6a4:	e008      	b.n	800f6b8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f6a6:	f7f8 fce5 	bl	8008074 <HAL_GetTick>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	693b      	ldr	r3, [r7, #16]
 800f6ae:	1ad3      	subs	r3, r2, r3
 800f6b0:	f247 522f 	movw	r2, #29999	; 0x752f
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d9ee      	bls.n	800f696 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800f6b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3718      	adds	r7, #24
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	2003c458 	.word	0x2003c458

0800f6c8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b08c      	sub	sp, #48	; 0x30
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	603a      	str	r2, [r7, #0]
 800f6d2:	71fb      	strb	r3, [r7, #7]
 800f6d4:	460b      	mov	r3, r1
 800f6d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f6d8:	2301      	movs	r3, #1
 800f6da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f6de:	4b25      	ldr	r3, [pc, #148]	; (800f774 <SD_ioctl+0xac>)
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	b2db      	uxtb	r3, r3
 800f6e4:	f003 0301 	and.w	r3, r3, #1
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d001      	beq.n	800f6f0 <SD_ioctl+0x28>
 800f6ec:	2303      	movs	r3, #3
 800f6ee:	e03c      	b.n	800f76a <SD_ioctl+0xa2>

  switch (cmd)
 800f6f0:	79bb      	ldrb	r3, [r7, #6]
 800f6f2:	2b03      	cmp	r3, #3
 800f6f4:	d834      	bhi.n	800f760 <SD_ioctl+0x98>
 800f6f6:	a201      	add	r2, pc, #4	; (adr r2, 800f6fc <SD_ioctl+0x34>)
 800f6f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6fc:	0800f70d 	.word	0x0800f70d
 800f700:	0800f715 	.word	0x0800f715
 800f704:	0800f72d 	.word	0x0800f72d
 800f708:	0800f747 	.word	0x0800f747
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f70c:	2300      	movs	r3, #0
 800f70e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f712:	e028      	b.n	800f766 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f714:	f107 030c 	add.w	r3, r7, #12
 800f718:	4618      	mov	r0, r3
 800f71a:	f7ff fe67 	bl	800f3ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f71e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f724:	2300      	movs	r3, #0
 800f726:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f72a:	e01c      	b.n	800f766 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f72c:	f107 030c 	add.w	r3, r7, #12
 800f730:	4618      	mov	r0, r3
 800f732:	f7ff fe5b 	bl	800f3ec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f738:	b29a      	uxth	r2, r3
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f73e:	2300      	movs	r3, #0
 800f740:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f744:	e00f      	b.n	800f766 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f746:	f107 030c 	add.w	r3, r7, #12
 800f74a:	4618      	mov	r0, r3
 800f74c:	f7ff fe4e 	bl	800f3ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f752:	0a5a      	lsrs	r2, r3, #9
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f758:	2300      	movs	r3, #0
 800f75a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f75e:	e002      	b.n	800f766 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f760:	2304      	movs	r3, #4
 800f762:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800f766:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f76a:	4618      	mov	r0, r3
 800f76c:	3730      	adds	r7, #48	; 0x30
 800f76e:	46bd      	mov	sp, r7
 800f770:	bd80      	pop	{r7, pc}
 800f772:	bf00      	nop
 800f774:	20000009 	.word	0x20000009

0800f778 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800f778:	b480      	push	{r7}
 800f77a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800f77c:	4b03      	ldr	r3, [pc, #12]	; (800f78c <BSP_SD_WriteCpltCallback+0x14>)
 800f77e:	2201      	movs	r2, #1
 800f780:	601a      	str	r2, [r3, #0]
}
 800f782:	bf00      	nop
 800f784:	46bd      	mov	sp, r7
 800f786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78a:	4770      	bx	lr
 800f78c:	2003c458 	.word	0x2003c458

0800f790 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f790:	b480      	push	{r7}
 800f792:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800f794:	4b03      	ldr	r3, [pc, #12]	; (800f7a4 <BSP_SD_ReadCpltCallback+0x14>)
 800f796:	2201      	movs	r2, #1
 800f798:	601a      	str	r2, [r3, #0]
}
 800f79a:	bf00      	nop
 800f79c:	46bd      	mov	sp, r7
 800f79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a2:	4770      	bx	lr
 800f7a4:	2003c45c 	.word	0x2003c45c

0800f7a8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b084      	sub	sp, #16
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	4603      	mov	r3, r0
 800f7b0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f7b2:	79fb      	ldrb	r3, [r7, #7]
 800f7b4:	4a08      	ldr	r2, [pc, #32]	; (800f7d8 <disk_status+0x30>)
 800f7b6:	009b      	lsls	r3, r3, #2
 800f7b8:	4413      	add	r3, r2
 800f7ba:	685b      	ldr	r3, [r3, #4]
 800f7bc:	685b      	ldr	r3, [r3, #4]
 800f7be:	79fa      	ldrb	r2, [r7, #7]
 800f7c0:	4905      	ldr	r1, [pc, #20]	; (800f7d8 <disk_status+0x30>)
 800f7c2:	440a      	add	r2, r1
 800f7c4:	7a12      	ldrb	r2, [r2, #8]
 800f7c6:	4610      	mov	r0, r2
 800f7c8:	4798      	blx	r3
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f7ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	3710      	adds	r7, #16
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	bd80      	pop	{r7, pc}
 800f7d8:	2003c488 	.word	0x2003c488

0800f7dc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b084      	sub	sp, #16
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f7ea:	79fb      	ldrb	r3, [r7, #7]
 800f7ec:	4a0d      	ldr	r2, [pc, #52]	; (800f824 <disk_initialize+0x48>)
 800f7ee:	5cd3      	ldrb	r3, [r2, r3]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d111      	bne.n	800f818 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f7f4:	79fb      	ldrb	r3, [r7, #7]
 800f7f6:	4a0b      	ldr	r2, [pc, #44]	; (800f824 <disk_initialize+0x48>)
 800f7f8:	2101      	movs	r1, #1
 800f7fa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f7fc:	79fb      	ldrb	r3, [r7, #7]
 800f7fe:	4a09      	ldr	r2, [pc, #36]	; (800f824 <disk_initialize+0x48>)
 800f800:	009b      	lsls	r3, r3, #2
 800f802:	4413      	add	r3, r2
 800f804:	685b      	ldr	r3, [r3, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	79fa      	ldrb	r2, [r7, #7]
 800f80a:	4906      	ldr	r1, [pc, #24]	; (800f824 <disk_initialize+0x48>)
 800f80c:	440a      	add	r2, r1
 800f80e:	7a12      	ldrb	r2, [r2, #8]
 800f810:	4610      	mov	r0, r2
 800f812:	4798      	blx	r3
 800f814:	4603      	mov	r3, r0
 800f816:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f818:	7bfb      	ldrb	r3, [r7, #15]
}
 800f81a:	4618      	mov	r0, r3
 800f81c:	3710      	adds	r7, #16
 800f81e:	46bd      	mov	sp, r7
 800f820:	bd80      	pop	{r7, pc}
 800f822:	bf00      	nop
 800f824:	2003c488 	.word	0x2003c488

0800f828 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f828:	b590      	push	{r4, r7, lr}
 800f82a:	b087      	sub	sp, #28
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	60b9      	str	r1, [r7, #8]
 800f830:	607a      	str	r2, [r7, #4]
 800f832:	603b      	str	r3, [r7, #0]
 800f834:	4603      	mov	r3, r0
 800f836:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f838:	7bfb      	ldrb	r3, [r7, #15]
 800f83a:	4a0a      	ldr	r2, [pc, #40]	; (800f864 <disk_read+0x3c>)
 800f83c:	009b      	lsls	r3, r3, #2
 800f83e:	4413      	add	r3, r2
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	689c      	ldr	r4, [r3, #8]
 800f844:	7bfb      	ldrb	r3, [r7, #15]
 800f846:	4a07      	ldr	r2, [pc, #28]	; (800f864 <disk_read+0x3c>)
 800f848:	4413      	add	r3, r2
 800f84a:	7a18      	ldrb	r0, [r3, #8]
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	687a      	ldr	r2, [r7, #4]
 800f850:	68b9      	ldr	r1, [r7, #8]
 800f852:	47a0      	blx	r4
 800f854:	4603      	mov	r3, r0
 800f856:	75fb      	strb	r3, [r7, #23]
  return res;
 800f858:	7dfb      	ldrb	r3, [r7, #23]
}
 800f85a:	4618      	mov	r0, r3
 800f85c:	371c      	adds	r7, #28
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd90      	pop	{r4, r7, pc}
 800f862:	bf00      	nop
 800f864:	2003c488 	.word	0x2003c488

0800f868 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f868:	b590      	push	{r4, r7, lr}
 800f86a:	b087      	sub	sp, #28
 800f86c:	af00      	add	r7, sp, #0
 800f86e:	60b9      	str	r1, [r7, #8]
 800f870:	607a      	str	r2, [r7, #4]
 800f872:	603b      	str	r3, [r7, #0]
 800f874:	4603      	mov	r3, r0
 800f876:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f878:	7bfb      	ldrb	r3, [r7, #15]
 800f87a:	4a0a      	ldr	r2, [pc, #40]	; (800f8a4 <disk_write+0x3c>)
 800f87c:	009b      	lsls	r3, r3, #2
 800f87e:	4413      	add	r3, r2
 800f880:	685b      	ldr	r3, [r3, #4]
 800f882:	68dc      	ldr	r4, [r3, #12]
 800f884:	7bfb      	ldrb	r3, [r7, #15]
 800f886:	4a07      	ldr	r2, [pc, #28]	; (800f8a4 <disk_write+0x3c>)
 800f888:	4413      	add	r3, r2
 800f88a:	7a18      	ldrb	r0, [r3, #8]
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	687a      	ldr	r2, [r7, #4]
 800f890:	68b9      	ldr	r1, [r7, #8]
 800f892:	47a0      	blx	r4
 800f894:	4603      	mov	r3, r0
 800f896:	75fb      	strb	r3, [r7, #23]
  return res;
 800f898:	7dfb      	ldrb	r3, [r7, #23]
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	371c      	adds	r7, #28
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd90      	pop	{r4, r7, pc}
 800f8a2:	bf00      	nop
 800f8a4:	2003c488 	.word	0x2003c488

0800f8a8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b084      	sub	sp, #16
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	603a      	str	r2, [r7, #0]
 800f8b2:	71fb      	strb	r3, [r7, #7]
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f8b8:	79fb      	ldrb	r3, [r7, #7]
 800f8ba:	4a09      	ldr	r2, [pc, #36]	; (800f8e0 <disk_ioctl+0x38>)
 800f8bc:	009b      	lsls	r3, r3, #2
 800f8be:	4413      	add	r3, r2
 800f8c0:	685b      	ldr	r3, [r3, #4]
 800f8c2:	691b      	ldr	r3, [r3, #16]
 800f8c4:	79fa      	ldrb	r2, [r7, #7]
 800f8c6:	4906      	ldr	r1, [pc, #24]	; (800f8e0 <disk_ioctl+0x38>)
 800f8c8:	440a      	add	r2, r1
 800f8ca:	7a10      	ldrb	r0, [r2, #8]
 800f8cc:	79b9      	ldrb	r1, [r7, #6]
 800f8ce:	683a      	ldr	r2, [r7, #0]
 800f8d0:	4798      	blx	r3
 800f8d2:	4603      	mov	r3, r0
 800f8d4:	73fb      	strb	r3, [r7, #15]
  return res;
 800f8d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	3710      	adds	r7, #16
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd80      	pop	{r7, pc}
 800f8e0:	2003c488 	.word	0x2003c488

0800f8e4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f8e4:	b480      	push	{r7}
 800f8e6:	b085      	sub	sp, #20
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	3301      	adds	r3, #1
 800f8f0:	781b      	ldrb	r3, [r3, #0]
 800f8f2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f8f4:	89fb      	ldrh	r3, [r7, #14]
 800f8f6:	021b      	lsls	r3, r3, #8
 800f8f8:	b21a      	sxth	r2, r3
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	781b      	ldrb	r3, [r3, #0]
 800f8fe:	b21b      	sxth	r3, r3
 800f900:	4313      	orrs	r3, r2
 800f902:	b21b      	sxth	r3, r3
 800f904:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f906:	89fb      	ldrh	r3, [r7, #14]
}
 800f908:	4618      	mov	r0, r3
 800f90a:	3714      	adds	r7, #20
 800f90c:	46bd      	mov	sp, r7
 800f90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f912:	4770      	bx	lr

0800f914 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f914:	b480      	push	{r7}
 800f916:	b085      	sub	sp, #20
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	3303      	adds	r3, #3
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	021b      	lsls	r3, r3, #8
 800f928:	687a      	ldr	r2, [r7, #4]
 800f92a:	3202      	adds	r2, #2
 800f92c:	7812      	ldrb	r2, [r2, #0]
 800f92e:	4313      	orrs	r3, r2
 800f930:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	021b      	lsls	r3, r3, #8
 800f936:	687a      	ldr	r2, [r7, #4]
 800f938:	3201      	adds	r2, #1
 800f93a:	7812      	ldrb	r2, [r2, #0]
 800f93c:	4313      	orrs	r3, r2
 800f93e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	021b      	lsls	r3, r3, #8
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	7812      	ldrb	r2, [r2, #0]
 800f948:	4313      	orrs	r3, r2
 800f94a:	60fb      	str	r3, [r7, #12]
	return rv;
 800f94c:	68fb      	ldr	r3, [r7, #12]
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3714      	adds	r7, #20
 800f952:	46bd      	mov	sp, r7
 800f954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f958:	4770      	bx	lr

0800f95a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f95a:	b480      	push	{r7}
 800f95c:	b083      	sub	sp, #12
 800f95e:	af00      	add	r7, sp, #0
 800f960:	6078      	str	r0, [r7, #4]
 800f962:	460b      	mov	r3, r1
 800f964:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	1c5a      	adds	r2, r3, #1
 800f96a:	607a      	str	r2, [r7, #4]
 800f96c:	887a      	ldrh	r2, [r7, #2]
 800f96e:	b2d2      	uxtb	r2, r2
 800f970:	701a      	strb	r2, [r3, #0]
 800f972:	887b      	ldrh	r3, [r7, #2]
 800f974:	0a1b      	lsrs	r3, r3, #8
 800f976:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	1c5a      	adds	r2, r3, #1
 800f97c:	607a      	str	r2, [r7, #4]
 800f97e:	887a      	ldrh	r2, [r7, #2]
 800f980:	b2d2      	uxtb	r2, r2
 800f982:	701a      	strb	r2, [r3, #0]
}
 800f984:	bf00      	nop
 800f986:	370c      	adds	r7, #12
 800f988:	46bd      	mov	sp, r7
 800f98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98e:	4770      	bx	lr

0800f990 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f990:	b480      	push	{r7}
 800f992:	b083      	sub	sp, #12
 800f994:	af00      	add	r7, sp, #0
 800f996:	6078      	str	r0, [r7, #4]
 800f998:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	1c5a      	adds	r2, r3, #1
 800f99e:	607a      	str	r2, [r7, #4]
 800f9a0:	683a      	ldr	r2, [r7, #0]
 800f9a2:	b2d2      	uxtb	r2, r2
 800f9a4:	701a      	strb	r2, [r3, #0]
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	0a1b      	lsrs	r3, r3, #8
 800f9aa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	1c5a      	adds	r2, r3, #1
 800f9b0:	607a      	str	r2, [r7, #4]
 800f9b2:	683a      	ldr	r2, [r7, #0]
 800f9b4:	b2d2      	uxtb	r2, r2
 800f9b6:	701a      	strb	r2, [r3, #0]
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	0a1b      	lsrs	r3, r3, #8
 800f9bc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	1c5a      	adds	r2, r3, #1
 800f9c2:	607a      	str	r2, [r7, #4]
 800f9c4:	683a      	ldr	r2, [r7, #0]
 800f9c6:	b2d2      	uxtb	r2, r2
 800f9c8:	701a      	strb	r2, [r3, #0]
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	0a1b      	lsrs	r3, r3, #8
 800f9ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	1c5a      	adds	r2, r3, #1
 800f9d4:	607a      	str	r2, [r7, #4]
 800f9d6:	683a      	ldr	r2, [r7, #0]
 800f9d8:	b2d2      	uxtb	r2, r2
 800f9da:	701a      	strb	r2, [r3, #0]
}
 800f9dc:	bf00      	nop
 800f9de:	370c      	adds	r7, #12
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e6:	4770      	bx	lr

0800f9e8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f9e8:	b480      	push	{r7}
 800f9ea:	b087      	sub	sp, #28
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	60f8      	str	r0, [r7, #12]
 800f9f0:	60b9      	str	r1, [r7, #8]
 800f9f2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d00d      	beq.n	800fa1e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800fa02:	693a      	ldr	r2, [r7, #16]
 800fa04:	1c53      	adds	r3, r2, #1
 800fa06:	613b      	str	r3, [r7, #16]
 800fa08:	697b      	ldr	r3, [r7, #20]
 800fa0a:	1c59      	adds	r1, r3, #1
 800fa0c:	6179      	str	r1, [r7, #20]
 800fa0e:	7812      	ldrb	r2, [r2, #0]
 800fa10:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	3b01      	subs	r3, #1
 800fa16:	607b      	str	r3, [r7, #4]
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d1f1      	bne.n	800fa02 <mem_cpy+0x1a>
	}
}
 800fa1e:	bf00      	nop
 800fa20:	371c      	adds	r7, #28
 800fa22:	46bd      	mov	sp, r7
 800fa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa28:	4770      	bx	lr

0800fa2a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800fa2a:	b480      	push	{r7}
 800fa2c:	b087      	sub	sp, #28
 800fa2e:	af00      	add	r7, sp, #0
 800fa30:	60f8      	str	r0, [r7, #12]
 800fa32:	60b9      	str	r1, [r7, #8]
 800fa34:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800fa3a:	697b      	ldr	r3, [r7, #20]
 800fa3c:	1c5a      	adds	r2, r3, #1
 800fa3e:	617a      	str	r2, [r7, #20]
 800fa40:	68ba      	ldr	r2, [r7, #8]
 800fa42:	b2d2      	uxtb	r2, r2
 800fa44:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	3b01      	subs	r3, #1
 800fa4a:	607b      	str	r3, [r7, #4]
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d1f3      	bne.n	800fa3a <mem_set+0x10>
}
 800fa52:	bf00      	nop
 800fa54:	371c      	adds	r7, #28
 800fa56:	46bd      	mov	sp, r7
 800fa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5c:	4770      	bx	lr

0800fa5e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800fa5e:	b480      	push	{r7}
 800fa60:	b089      	sub	sp, #36	; 0x24
 800fa62:	af00      	add	r7, sp, #0
 800fa64:	60f8      	str	r0, [r7, #12]
 800fa66:	60b9      	str	r1, [r7, #8]
 800fa68:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	61fb      	str	r3, [r7, #28]
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800fa72:	2300      	movs	r3, #0
 800fa74:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800fa76:	69fb      	ldr	r3, [r7, #28]
 800fa78:	1c5a      	adds	r2, r3, #1
 800fa7a:	61fa      	str	r2, [r7, #28]
 800fa7c:	781b      	ldrb	r3, [r3, #0]
 800fa7e:	4619      	mov	r1, r3
 800fa80:	69bb      	ldr	r3, [r7, #24]
 800fa82:	1c5a      	adds	r2, r3, #1
 800fa84:	61ba      	str	r2, [r7, #24]
 800fa86:	781b      	ldrb	r3, [r3, #0]
 800fa88:	1acb      	subs	r3, r1, r3
 800fa8a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	3b01      	subs	r3, #1
 800fa90:	607b      	str	r3, [r7, #4]
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d002      	beq.n	800fa9e <mem_cmp+0x40>
 800fa98:	697b      	ldr	r3, [r7, #20]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d0eb      	beq.n	800fa76 <mem_cmp+0x18>

	return r;
 800fa9e:	697b      	ldr	r3, [r7, #20]
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3724      	adds	r7, #36	; 0x24
 800faa4:	46bd      	mov	sp, r7
 800faa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faaa:	4770      	bx	lr

0800faac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800faac:	b480      	push	{r7}
 800faae:	b083      	sub	sp, #12
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
 800fab4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800fab6:	e002      	b.n	800fabe <chk_chr+0x12>
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	3301      	adds	r3, #1
 800fabc:	607b      	str	r3, [r7, #4]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	781b      	ldrb	r3, [r3, #0]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d005      	beq.n	800fad2 <chk_chr+0x26>
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	781b      	ldrb	r3, [r3, #0]
 800faca:	461a      	mov	r2, r3
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	4293      	cmp	r3, r2
 800fad0:	d1f2      	bne.n	800fab8 <chk_chr+0xc>
	return *str;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	781b      	ldrb	r3, [r3, #0]
}
 800fad6:	4618      	mov	r0, r3
 800fad8:	370c      	adds	r7, #12
 800fada:	46bd      	mov	sp, r7
 800fadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae0:	4770      	bx	lr
	...

0800fae4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fae4:	b480      	push	{r7}
 800fae6:	b085      	sub	sp, #20
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
 800faec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800faee:	2300      	movs	r3, #0
 800faf0:	60bb      	str	r3, [r7, #8]
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	60fb      	str	r3, [r7, #12]
 800faf6:	e029      	b.n	800fb4c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800faf8:	4a27      	ldr	r2, [pc, #156]	; (800fb98 <chk_lock+0xb4>)
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	011b      	lsls	r3, r3, #4
 800fafe:	4413      	add	r3, r2
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d01d      	beq.n	800fb42 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800fb06:	4a24      	ldr	r2, [pc, #144]	; (800fb98 <chk_lock+0xb4>)
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	011b      	lsls	r3, r3, #4
 800fb0c:	4413      	add	r3, r2
 800fb0e:	681a      	ldr	r2, [r3, #0]
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	429a      	cmp	r2, r3
 800fb16:	d116      	bne.n	800fb46 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800fb18:	4a1f      	ldr	r2, [pc, #124]	; (800fb98 <chk_lock+0xb4>)
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	011b      	lsls	r3, r3, #4
 800fb1e:	4413      	add	r3, r2
 800fb20:	3304      	adds	r3, #4
 800fb22:	681a      	ldr	r2, [r3, #0]
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800fb28:	429a      	cmp	r2, r3
 800fb2a:	d10c      	bne.n	800fb46 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800fb2c:	4a1a      	ldr	r2, [pc, #104]	; (800fb98 <chk_lock+0xb4>)
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	011b      	lsls	r3, r3, #4
 800fb32:	4413      	add	r3, r2
 800fb34:	3308      	adds	r3, #8
 800fb36:	681a      	ldr	r2, [r3, #0]
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800fb3c:	429a      	cmp	r2, r3
 800fb3e:	d102      	bne.n	800fb46 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800fb40:	e007      	b.n	800fb52 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800fb42:	2301      	movs	r3, #1
 800fb44:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	3301      	adds	r3, #1
 800fb4a:	60fb      	str	r3, [r7, #12]
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	2b01      	cmp	r3, #1
 800fb50:	d9d2      	bls.n	800faf8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	2b02      	cmp	r3, #2
 800fb56:	d109      	bne.n	800fb6c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800fb58:	68bb      	ldr	r3, [r7, #8]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d102      	bne.n	800fb64 <chk_lock+0x80>
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	2b02      	cmp	r3, #2
 800fb62:	d101      	bne.n	800fb68 <chk_lock+0x84>
 800fb64:	2300      	movs	r3, #0
 800fb66:	e010      	b.n	800fb8a <chk_lock+0xa6>
 800fb68:	2312      	movs	r3, #18
 800fb6a:	e00e      	b.n	800fb8a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d108      	bne.n	800fb84 <chk_lock+0xa0>
 800fb72:	4a09      	ldr	r2, [pc, #36]	; (800fb98 <chk_lock+0xb4>)
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	011b      	lsls	r3, r3, #4
 800fb78:	4413      	add	r3, r2
 800fb7a:	330c      	adds	r3, #12
 800fb7c:	881b      	ldrh	r3, [r3, #0]
 800fb7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fb82:	d101      	bne.n	800fb88 <chk_lock+0xa4>
 800fb84:	2310      	movs	r3, #16
 800fb86:	e000      	b.n	800fb8a <chk_lock+0xa6>
 800fb88:	2300      	movs	r3, #0
}
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	3714      	adds	r7, #20
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb94:	4770      	bx	lr
 800fb96:	bf00      	nop
 800fb98:	2003c468 	.word	0x2003c468

0800fb9c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800fb9c:	b480      	push	{r7}
 800fb9e:	b083      	sub	sp, #12
 800fba0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fba2:	2300      	movs	r3, #0
 800fba4:	607b      	str	r3, [r7, #4]
 800fba6:	e002      	b.n	800fbae <enq_lock+0x12>
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	3301      	adds	r3, #1
 800fbac:	607b      	str	r3, [r7, #4]
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d806      	bhi.n	800fbc2 <enq_lock+0x26>
 800fbb4:	4a09      	ldr	r2, [pc, #36]	; (800fbdc <enq_lock+0x40>)
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	011b      	lsls	r3, r3, #4
 800fbba:	4413      	add	r3, r2
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d1f2      	bne.n	800fba8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	2b02      	cmp	r3, #2
 800fbc6:	bf14      	ite	ne
 800fbc8:	2301      	movne	r3, #1
 800fbca:	2300      	moveq	r3, #0
 800fbcc:	b2db      	uxtb	r3, r3
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	370c      	adds	r7, #12
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd8:	4770      	bx	lr
 800fbda:	bf00      	nop
 800fbdc:	2003c468 	.word	0x2003c468

0800fbe0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fbe0:	b480      	push	{r7}
 800fbe2:	b085      	sub	sp, #20
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
 800fbe8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fbea:	2300      	movs	r3, #0
 800fbec:	60fb      	str	r3, [r7, #12]
 800fbee:	e01f      	b.n	800fc30 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800fbf0:	4a41      	ldr	r2, [pc, #260]	; (800fcf8 <inc_lock+0x118>)
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	011b      	lsls	r3, r3, #4
 800fbf6:	4413      	add	r3, r2
 800fbf8:	681a      	ldr	r2, [r3, #0]
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	429a      	cmp	r2, r3
 800fc00:	d113      	bne.n	800fc2a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800fc02:	4a3d      	ldr	r2, [pc, #244]	; (800fcf8 <inc_lock+0x118>)
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	011b      	lsls	r3, r3, #4
 800fc08:	4413      	add	r3, r2
 800fc0a:	3304      	adds	r3, #4
 800fc0c:	681a      	ldr	r2, [r3, #0]
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800fc12:	429a      	cmp	r2, r3
 800fc14:	d109      	bne.n	800fc2a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800fc16:	4a38      	ldr	r2, [pc, #224]	; (800fcf8 <inc_lock+0x118>)
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	011b      	lsls	r3, r3, #4
 800fc1c:	4413      	add	r3, r2
 800fc1e:	3308      	adds	r3, #8
 800fc20:	681a      	ldr	r2, [r3, #0]
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800fc26:	429a      	cmp	r2, r3
 800fc28:	d006      	beq.n	800fc38 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	60fb      	str	r3, [r7, #12]
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	2b01      	cmp	r3, #1
 800fc34:	d9dc      	bls.n	800fbf0 <inc_lock+0x10>
 800fc36:	e000      	b.n	800fc3a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800fc38:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	2b02      	cmp	r3, #2
 800fc3e:	d132      	bne.n	800fca6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fc40:	2300      	movs	r3, #0
 800fc42:	60fb      	str	r3, [r7, #12]
 800fc44:	e002      	b.n	800fc4c <inc_lock+0x6c>
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	3301      	adds	r3, #1
 800fc4a:	60fb      	str	r3, [r7, #12]
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	2b01      	cmp	r3, #1
 800fc50:	d806      	bhi.n	800fc60 <inc_lock+0x80>
 800fc52:	4a29      	ldr	r2, [pc, #164]	; (800fcf8 <inc_lock+0x118>)
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	011b      	lsls	r3, r3, #4
 800fc58:	4413      	add	r3, r2
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d1f2      	bne.n	800fc46 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	2b02      	cmp	r3, #2
 800fc64:	d101      	bne.n	800fc6a <inc_lock+0x8a>
 800fc66:	2300      	movs	r3, #0
 800fc68:	e040      	b.n	800fcec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681a      	ldr	r2, [r3, #0]
 800fc6e:	4922      	ldr	r1, [pc, #136]	; (800fcf8 <inc_lock+0x118>)
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	011b      	lsls	r3, r3, #4
 800fc74:	440b      	add	r3, r1
 800fc76:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	689a      	ldr	r2, [r3, #8]
 800fc7c:	491e      	ldr	r1, [pc, #120]	; (800fcf8 <inc_lock+0x118>)
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	011b      	lsls	r3, r3, #4
 800fc82:	440b      	add	r3, r1
 800fc84:	3304      	adds	r3, #4
 800fc86:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	695a      	ldr	r2, [r3, #20]
 800fc8c:	491a      	ldr	r1, [pc, #104]	; (800fcf8 <inc_lock+0x118>)
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	011b      	lsls	r3, r3, #4
 800fc92:	440b      	add	r3, r1
 800fc94:	3308      	adds	r3, #8
 800fc96:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800fc98:	4a17      	ldr	r2, [pc, #92]	; (800fcf8 <inc_lock+0x118>)
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	011b      	lsls	r3, r3, #4
 800fc9e:	4413      	add	r3, r2
 800fca0:	330c      	adds	r3, #12
 800fca2:	2200      	movs	r2, #0
 800fca4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fca6:	683b      	ldr	r3, [r7, #0]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d009      	beq.n	800fcc0 <inc_lock+0xe0>
 800fcac:	4a12      	ldr	r2, [pc, #72]	; (800fcf8 <inc_lock+0x118>)
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	011b      	lsls	r3, r3, #4
 800fcb2:	4413      	add	r3, r2
 800fcb4:	330c      	adds	r3, #12
 800fcb6:	881b      	ldrh	r3, [r3, #0]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d001      	beq.n	800fcc0 <inc_lock+0xe0>
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	e015      	b.n	800fcec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fcc0:	683b      	ldr	r3, [r7, #0]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d108      	bne.n	800fcd8 <inc_lock+0xf8>
 800fcc6:	4a0c      	ldr	r2, [pc, #48]	; (800fcf8 <inc_lock+0x118>)
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	011b      	lsls	r3, r3, #4
 800fccc:	4413      	add	r3, r2
 800fcce:	330c      	adds	r3, #12
 800fcd0:	881b      	ldrh	r3, [r3, #0]
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	b29a      	uxth	r2, r3
 800fcd6:	e001      	b.n	800fcdc <inc_lock+0xfc>
 800fcd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fcdc:	4906      	ldr	r1, [pc, #24]	; (800fcf8 <inc_lock+0x118>)
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	011b      	lsls	r3, r3, #4
 800fce2:	440b      	add	r3, r1
 800fce4:	330c      	adds	r3, #12
 800fce6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	3301      	adds	r3, #1
}
 800fcec:	4618      	mov	r0, r3
 800fcee:	3714      	adds	r7, #20
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf6:	4770      	bx	lr
 800fcf8:	2003c468 	.word	0x2003c468

0800fcfc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fcfc:	b480      	push	{r7}
 800fcfe:	b085      	sub	sp, #20
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	3b01      	subs	r3, #1
 800fd08:	607b      	str	r3, [r7, #4]
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2b01      	cmp	r3, #1
 800fd0e:	d825      	bhi.n	800fd5c <dec_lock+0x60>
		n = Files[i].ctr;
 800fd10:	4a17      	ldr	r2, [pc, #92]	; (800fd70 <dec_lock+0x74>)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	011b      	lsls	r3, r3, #4
 800fd16:	4413      	add	r3, r2
 800fd18:	330c      	adds	r3, #12
 800fd1a:	881b      	ldrh	r3, [r3, #0]
 800fd1c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800fd1e:	89fb      	ldrh	r3, [r7, #14]
 800fd20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd24:	d101      	bne.n	800fd2a <dec_lock+0x2e>
 800fd26:	2300      	movs	r3, #0
 800fd28:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800fd2a:	89fb      	ldrh	r3, [r7, #14]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d002      	beq.n	800fd36 <dec_lock+0x3a>
 800fd30:	89fb      	ldrh	r3, [r7, #14]
 800fd32:	3b01      	subs	r3, #1
 800fd34:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800fd36:	4a0e      	ldr	r2, [pc, #56]	; (800fd70 <dec_lock+0x74>)
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	011b      	lsls	r3, r3, #4
 800fd3c:	4413      	add	r3, r2
 800fd3e:	330c      	adds	r3, #12
 800fd40:	89fa      	ldrh	r2, [r7, #14]
 800fd42:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fd44:	89fb      	ldrh	r3, [r7, #14]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d105      	bne.n	800fd56 <dec_lock+0x5a>
 800fd4a:	4a09      	ldr	r2, [pc, #36]	; (800fd70 <dec_lock+0x74>)
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	011b      	lsls	r3, r3, #4
 800fd50:	4413      	add	r3, r2
 800fd52:	2200      	movs	r2, #0
 800fd54:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fd56:	2300      	movs	r3, #0
 800fd58:	737b      	strb	r3, [r7, #13]
 800fd5a:	e001      	b.n	800fd60 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fd5c:	2302      	movs	r3, #2
 800fd5e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fd60:	7b7b      	ldrb	r3, [r7, #13]
}
 800fd62:	4618      	mov	r0, r3
 800fd64:	3714      	adds	r7, #20
 800fd66:	46bd      	mov	sp, r7
 800fd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6c:	4770      	bx	lr
 800fd6e:	bf00      	nop
 800fd70:	2003c468 	.word	0x2003c468

0800fd74 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800fd74:	b480      	push	{r7}
 800fd76:	b085      	sub	sp, #20
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fd7c:	2300      	movs	r3, #0
 800fd7e:	60fb      	str	r3, [r7, #12]
 800fd80:	e010      	b.n	800fda4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fd82:	4a0d      	ldr	r2, [pc, #52]	; (800fdb8 <clear_lock+0x44>)
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	011b      	lsls	r3, r3, #4
 800fd88:	4413      	add	r3, r2
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	687a      	ldr	r2, [r7, #4]
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	d105      	bne.n	800fd9e <clear_lock+0x2a>
 800fd92:	4a09      	ldr	r2, [pc, #36]	; (800fdb8 <clear_lock+0x44>)
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	011b      	lsls	r3, r3, #4
 800fd98:	4413      	add	r3, r2
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	3301      	adds	r3, #1
 800fda2:	60fb      	str	r3, [r7, #12]
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	2b01      	cmp	r3, #1
 800fda8:	d9eb      	bls.n	800fd82 <clear_lock+0xe>
	}
}
 800fdaa:	bf00      	nop
 800fdac:	3714      	adds	r7, #20
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb4:	4770      	bx	lr
 800fdb6:	bf00      	nop
 800fdb8:	2003c468 	.word	0x2003c468

0800fdbc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b086      	sub	sp, #24
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	78db      	ldrb	r3, [r3, #3]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d034      	beq.n	800fe3a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fdd4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	7858      	ldrb	r0, [r3, #1]
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fde0:	2301      	movs	r3, #1
 800fde2:	697a      	ldr	r2, [r7, #20]
 800fde4:	f7ff fd40 	bl	800f868 <disk_write>
 800fde8:	4603      	mov	r3, r0
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d002      	beq.n	800fdf4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800fdee:	2301      	movs	r3, #1
 800fdf0:	73fb      	strb	r3, [r7, #15]
 800fdf2:	e022      	b.n	800fe3a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fdfe:	697a      	ldr	r2, [r7, #20]
 800fe00:	1ad2      	subs	r2, r2, r3
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	6a1b      	ldr	r3, [r3, #32]
 800fe06:	429a      	cmp	r2, r3
 800fe08:	d217      	bcs.n	800fe3a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	789b      	ldrb	r3, [r3, #2]
 800fe0e:	613b      	str	r3, [r7, #16]
 800fe10:	e010      	b.n	800fe34 <sync_window+0x78>
					wsect += fs->fsize;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	6a1b      	ldr	r3, [r3, #32]
 800fe16:	697a      	ldr	r2, [r7, #20]
 800fe18:	4413      	add	r3, r2
 800fe1a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	7858      	ldrb	r0, [r3, #1]
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fe26:	2301      	movs	r3, #1
 800fe28:	697a      	ldr	r2, [r7, #20]
 800fe2a:	f7ff fd1d 	bl	800f868 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fe2e:	693b      	ldr	r3, [r7, #16]
 800fe30:	3b01      	subs	r3, #1
 800fe32:	613b      	str	r3, [r7, #16]
 800fe34:	693b      	ldr	r3, [r7, #16]
 800fe36:	2b01      	cmp	r3, #1
 800fe38:	d8eb      	bhi.n	800fe12 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800fe3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe3c:	4618      	mov	r0, r3
 800fe3e:	3718      	adds	r7, #24
 800fe40:	46bd      	mov	sp, r7
 800fe42:	bd80      	pop	{r7, pc}

0800fe44 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b084      	sub	sp, #16
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
 800fe4c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800fe4e:	2300      	movs	r3, #0
 800fe50:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fe56:	683a      	ldr	r2, [r7, #0]
 800fe58:	429a      	cmp	r2, r3
 800fe5a:	d01b      	beq.n	800fe94 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800fe5c:	6878      	ldr	r0, [r7, #4]
 800fe5e:	f7ff ffad 	bl	800fdbc <sync_window>
 800fe62:	4603      	mov	r3, r0
 800fe64:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800fe66:	7bfb      	ldrb	r3, [r7, #15]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d113      	bne.n	800fe94 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	7858      	ldrb	r0, [r3, #1]
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fe76:	2301      	movs	r3, #1
 800fe78:	683a      	ldr	r2, [r7, #0]
 800fe7a:	f7ff fcd5 	bl	800f828 <disk_read>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d004      	beq.n	800fe8e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800fe84:	f04f 33ff 	mov.w	r3, #4294967295
 800fe88:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	683a      	ldr	r2, [r7, #0]
 800fe92:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800fe94:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe96:	4618      	mov	r0, r3
 800fe98:	3710      	adds	r7, #16
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	bd80      	pop	{r7, pc}
	...

0800fea0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800fea0:	b580      	push	{r7, lr}
 800fea2:	b084      	sub	sp, #16
 800fea4:	af00      	add	r7, sp, #0
 800fea6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800fea8:	6878      	ldr	r0, [r7, #4]
 800feaa:	f7ff ff87 	bl	800fdbc <sync_window>
 800feae:	4603      	mov	r3, r0
 800feb0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800feb2:	7bfb      	ldrb	r3, [r7, #15]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d159      	bne.n	800ff6c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	781b      	ldrb	r3, [r3, #0]
 800febc:	2b03      	cmp	r3, #3
 800febe:	d149      	bne.n	800ff54 <sync_fs+0xb4>
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	791b      	ldrb	r3, [r3, #4]
 800fec4:	2b01      	cmp	r3, #1
 800fec6:	d145      	bne.n	800ff54 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	899b      	ldrh	r3, [r3, #12]
 800fed2:	461a      	mov	r2, r3
 800fed4:	2100      	movs	r1, #0
 800fed6:	f7ff fda8 	bl	800fa2a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	3338      	adds	r3, #56	; 0x38
 800fede:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fee2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fee6:	4618      	mov	r0, r3
 800fee8:	f7ff fd37 	bl	800f95a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	3338      	adds	r3, #56	; 0x38
 800fef0:	4921      	ldr	r1, [pc, #132]	; (800ff78 <sync_fs+0xd8>)
 800fef2:	4618      	mov	r0, r3
 800fef4:	f7ff fd4c 	bl	800f990 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	3338      	adds	r3, #56	; 0x38
 800fefc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ff00:	491e      	ldr	r1, [pc, #120]	; (800ff7c <sync_fs+0xdc>)
 800ff02:	4618      	mov	r0, r3
 800ff04:	f7ff fd44 	bl	800f990 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	3338      	adds	r3, #56	; 0x38
 800ff0c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	695b      	ldr	r3, [r3, #20]
 800ff14:	4619      	mov	r1, r3
 800ff16:	4610      	mov	r0, r2
 800ff18:	f7ff fd3a 	bl	800f990 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	3338      	adds	r3, #56	; 0x38
 800ff20:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	691b      	ldr	r3, [r3, #16]
 800ff28:	4619      	mov	r1, r3
 800ff2a:	4610      	mov	r0, r2
 800ff2c:	f7ff fd30 	bl	800f990 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff34:	1c5a      	adds	r2, r3, #1
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	7858      	ldrb	r0, [r3, #1]
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ff48:	2301      	movs	r3, #1
 800ff4a:	f7ff fc8d 	bl	800f868 <disk_write>
			fs->fsi_flag = 0;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	2200      	movs	r2, #0
 800ff52:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	785b      	ldrb	r3, [r3, #1]
 800ff58:	2200      	movs	r2, #0
 800ff5a:	2100      	movs	r1, #0
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	f7ff fca3 	bl	800f8a8 <disk_ioctl>
 800ff62:	4603      	mov	r3, r0
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d001      	beq.n	800ff6c <sync_fs+0xcc>
 800ff68:	2301      	movs	r3, #1
 800ff6a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ff6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff6e:	4618      	mov	r0, r3
 800ff70:	3710      	adds	r7, #16
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd80      	pop	{r7, pc}
 800ff76:	bf00      	nop
 800ff78:	41615252 	.word	0x41615252
 800ff7c:	61417272 	.word	0x61417272

0800ff80 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ff80:	b480      	push	{r7}
 800ff82:	b083      	sub	sp, #12
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
 800ff88:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ff8a:	683b      	ldr	r3, [r7, #0]
 800ff8c:	3b02      	subs	r3, #2
 800ff8e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	69db      	ldr	r3, [r3, #28]
 800ff94:	3b02      	subs	r3, #2
 800ff96:	683a      	ldr	r2, [r7, #0]
 800ff98:	429a      	cmp	r2, r3
 800ff9a:	d301      	bcc.n	800ffa0 <clust2sect+0x20>
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	e008      	b.n	800ffb2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	895b      	ldrh	r3, [r3, #10]
 800ffa4:	461a      	mov	r2, r3
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	fb03 f202 	mul.w	r2, r3, r2
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ffb0:	4413      	add	r3, r2
}
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	370c      	adds	r7, #12
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffbc:	4770      	bx	lr

0800ffbe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800ffbe:	b580      	push	{r7, lr}
 800ffc0:	b086      	sub	sp, #24
 800ffc2:	af00      	add	r7, sp, #0
 800ffc4:	6078      	str	r0, [r7, #4]
 800ffc6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	d904      	bls.n	800ffde <get_fat+0x20>
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	69db      	ldr	r3, [r3, #28]
 800ffd8:	683a      	ldr	r2, [r7, #0]
 800ffda:	429a      	cmp	r2, r3
 800ffdc:	d302      	bcc.n	800ffe4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800ffde:	2301      	movs	r3, #1
 800ffe0:	617b      	str	r3, [r7, #20]
 800ffe2:	e0b7      	b.n	8010154 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ffe4:	f04f 33ff 	mov.w	r3, #4294967295
 800ffe8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ffea:	693b      	ldr	r3, [r7, #16]
 800ffec:	781b      	ldrb	r3, [r3, #0]
 800ffee:	2b02      	cmp	r3, #2
 800fff0:	d05a      	beq.n	80100a8 <get_fat+0xea>
 800fff2:	2b03      	cmp	r3, #3
 800fff4:	d07d      	beq.n	80100f2 <get_fat+0x134>
 800fff6:	2b01      	cmp	r3, #1
 800fff8:	f040 80a2 	bne.w	8010140 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fffc:	683b      	ldr	r3, [r7, #0]
 800fffe:	60fb      	str	r3, [r7, #12]
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	085b      	lsrs	r3, r3, #1
 8010004:	68fa      	ldr	r2, [r7, #12]
 8010006:	4413      	add	r3, r2
 8010008:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801000a:	693b      	ldr	r3, [r7, #16]
 801000c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	899b      	ldrh	r3, [r3, #12]
 8010012:	4619      	mov	r1, r3
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	fbb3 f3f1 	udiv	r3, r3, r1
 801001a:	4413      	add	r3, r2
 801001c:	4619      	mov	r1, r3
 801001e:	6938      	ldr	r0, [r7, #16]
 8010020:	f7ff ff10 	bl	800fe44 <move_window>
 8010024:	4603      	mov	r3, r0
 8010026:	2b00      	cmp	r3, #0
 8010028:	f040 808d 	bne.w	8010146 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	1c5a      	adds	r2, r3, #1
 8010030:	60fa      	str	r2, [r7, #12]
 8010032:	693a      	ldr	r2, [r7, #16]
 8010034:	8992      	ldrh	r2, [r2, #12]
 8010036:	fbb3 f1f2 	udiv	r1, r3, r2
 801003a:	fb02 f201 	mul.w	r2, r2, r1
 801003e:	1a9b      	subs	r3, r3, r2
 8010040:	693a      	ldr	r2, [r7, #16]
 8010042:	4413      	add	r3, r2
 8010044:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010048:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801004a:	693b      	ldr	r3, [r7, #16]
 801004c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801004e:	693b      	ldr	r3, [r7, #16]
 8010050:	899b      	ldrh	r3, [r3, #12]
 8010052:	4619      	mov	r1, r3
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	fbb3 f3f1 	udiv	r3, r3, r1
 801005a:	4413      	add	r3, r2
 801005c:	4619      	mov	r1, r3
 801005e:	6938      	ldr	r0, [r7, #16]
 8010060:	f7ff fef0 	bl	800fe44 <move_window>
 8010064:	4603      	mov	r3, r0
 8010066:	2b00      	cmp	r3, #0
 8010068:	d16f      	bne.n	801014a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 801006a:	693b      	ldr	r3, [r7, #16]
 801006c:	899b      	ldrh	r3, [r3, #12]
 801006e:	461a      	mov	r2, r3
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	fbb3 f1f2 	udiv	r1, r3, r2
 8010076:	fb02 f201 	mul.w	r2, r2, r1
 801007a:	1a9b      	subs	r3, r3, r2
 801007c:	693a      	ldr	r2, [r7, #16]
 801007e:	4413      	add	r3, r2
 8010080:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010084:	021b      	lsls	r3, r3, #8
 8010086:	461a      	mov	r2, r3
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	4313      	orrs	r3, r2
 801008c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801008e:	683b      	ldr	r3, [r7, #0]
 8010090:	f003 0301 	and.w	r3, r3, #1
 8010094:	2b00      	cmp	r3, #0
 8010096:	d002      	beq.n	801009e <get_fat+0xe0>
 8010098:	68bb      	ldr	r3, [r7, #8]
 801009a:	091b      	lsrs	r3, r3, #4
 801009c:	e002      	b.n	80100a4 <get_fat+0xe6>
 801009e:	68bb      	ldr	r3, [r7, #8]
 80100a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80100a4:	617b      	str	r3, [r7, #20]
			break;
 80100a6:	e055      	b.n	8010154 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80100a8:	693b      	ldr	r3, [r7, #16]
 80100aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80100ac:	693b      	ldr	r3, [r7, #16]
 80100ae:	899b      	ldrh	r3, [r3, #12]
 80100b0:	085b      	lsrs	r3, r3, #1
 80100b2:	b29b      	uxth	r3, r3
 80100b4:	4619      	mov	r1, r3
 80100b6:	683b      	ldr	r3, [r7, #0]
 80100b8:	fbb3 f3f1 	udiv	r3, r3, r1
 80100bc:	4413      	add	r3, r2
 80100be:	4619      	mov	r1, r3
 80100c0:	6938      	ldr	r0, [r7, #16]
 80100c2:	f7ff febf 	bl	800fe44 <move_window>
 80100c6:	4603      	mov	r3, r0
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d140      	bne.n	801014e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80100cc:	693b      	ldr	r3, [r7, #16]
 80100ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80100d2:	683b      	ldr	r3, [r7, #0]
 80100d4:	005b      	lsls	r3, r3, #1
 80100d6:	693a      	ldr	r2, [r7, #16]
 80100d8:	8992      	ldrh	r2, [r2, #12]
 80100da:	fbb3 f0f2 	udiv	r0, r3, r2
 80100de:	fb02 f200 	mul.w	r2, r2, r0
 80100e2:	1a9b      	subs	r3, r3, r2
 80100e4:	440b      	add	r3, r1
 80100e6:	4618      	mov	r0, r3
 80100e8:	f7ff fbfc 	bl	800f8e4 <ld_word>
 80100ec:	4603      	mov	r3, r0
 80100ee:	617b      	str	r3, [r7, #20]
			break;
 80100f0:	e030      	b.n	8010154 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80100f2:	693b      	ldr	r3, [r7, #16]
 80100f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80100f6:	693b      	ldr	r3, [r7, #16]
 80100f8:	899b      	ldrh	r3, [r3, #12]
 80100fa:	089b      	lsrs	r3, r3, #2
 80100fc:	b29b      	uxth	r3, r3
 80100fe:	4619      	mov	r1, r3
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	fbb3 f3f1 	udiv	r3, r3, r1
 8010106:	4413      	add	r3, r2
 8010108:	4619      	mov	r1, r3
 801010a:	6938      	ldr	r0, [r7, #16]
 801010c:	f7ff fe9a 	bl	800fe44 <move_window>
 8010110:	4603      	mov	r3, r0
 8010112:	2b00      	cmp	r3, #0
 8010114:	d11d      	bne.n	8010152 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801011c:	683b      	ldr	r3, [r7, #0]
 801011e:	009b      	lsls	r3, r3, #2
 8010120:	693a      	ldr	r2, [r7, #16]
 8010122:	8992      	ldrh	r2, [r2, #12]
 8010124:	fbb3 f0f2 	udiv	r0, r3, r2
 8010128:	fb02 f200 	mul.w	r2, r2, r0
 801012c:	1a9b      	subs	r3, r3, r2
 801012e:	440b      	add	r3, r1
 8010130:	4618      	mov	r0, r3
 8010132:	f7ff fbef 	bl	800f914 <ld_dword>
 8010136:	4603      	mov	r3, r0
 8010138:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801013c:	617b      	str	r3, [r7, #20]
			break;
 801013e:	e009      	b.n	8010154 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8010140:	2301      	movs	r3, #1
 8010142:	617b      	str	r3, [r7, #20]
 8010144:	e006      	b.n	8010154 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010146:	bf00      	nop
 8010148:	e004      	b.n	8010154 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801014a:	bf00      	nop
 801014c:	e002      	b.n	8010154 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801014e:	bf00      	nop
 8010150:	e000      	b.n	8010154 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8010152:	bf00      	nop
		}
	}

	return val;
 8010154:	697b      	ldr	r3, [r7, #20]
}
 8010156:	4618      	mov	r0, r3
 8010158:	3718      	adds	r7, #24
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}

0801015e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801015e:	b590      	push	{r4, r7, lr}
 8010160:	b089      	sub	sp, #36	; 0x24
 8010162:	af00      	add	r7, sp, #0
 8010164:	60f8      	str	r0, [r7, #12]
 8010166:	60b9      	str	r1, [r7, #8]
 8010168:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801016a:	2302      	movs	r3, #2
 801016c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801016e:	68bb      	ldr	r3, [r7, #8]
 8010170:	2b01      	cmp	r3, #1
 8010172:	f240 8106 	bls.w	8010382 <put_fat+0x224>
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	69db      	ldr	r3, [r3, #28]
 801017a:	68ba      	ldr	r2, [r7, #8]
 801017c:	429a      	cmp	r2, r3
 801017e:	f080 8100 	bcs.w	8010382 <put_fat+0x224>
		switch (fs->fs_type) {
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	781b      	ldrb	r3, [r3, #0]
 8010186:	2b02      	cmp	r3, #2
 8010188:	f000 8088 	beq.w	801029c <put_fat+0x13e>
 801018c:	2b03      	cmp	r3, #3
 801018e:	f000 80b0 	beq.w	80102f2 <put_fat+0x194>
 8010192:	2b01      	cmp	r3, #1
 8010194:	f040 80f5 	bne.w	8010382 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	61bb      	str	r3, [r7, #24]
 801019c:	69bb      	ldr	r3, [r7, #24]
 801019e:	085b      	lsrs	r3, r3, #1
 80101a0:	69ba      	ldr	r2, [r7, #24]
 80101a2:	4413      	add	r3, r2
 80101a4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	899b      	ldrh	r3, [r3, #12]
 80101ae:	4619      	mov	r1, r3
 80101b0:	69bb      	ldr	r3, [r7, #24]
 80101b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80101b6:	4413      	add	r3, r2
 80101b8:	4619      	mov	r1, r3
 80101ba:	68f8      	ldr	r0, [r7, #12]
 80101bc:	f7ff fe42 	bl	800fe44 <move_window>
 80101c0:	4603      	mov	r3, r0
 80101c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80101c4:	7ffb      	ldrb	r3, [r7, #31]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	f040 80d4 	bne.w	8010374 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80101d2:	69bb      	ldr	r3, [r7, #24]
 80101d4:	1c5a      	adds	r2, r3, #1
 80101d6:	61ba      	str	r2, [r7, #24]
 80101d8:	68fa      	ldr	r2, [r7, #12]
 80101da:	8992      	ldrh	r2, [r2, #12]
 80101dc:	fbb3 f0f2 	udiv	r0, r3, r2
 80101e0:	fb02 f200 	mul.w	r2, r2, r0
 80101e4:	1a9b      	subs	r3, r3, r2
 80101e6:	440b      	add	r3, r1
 80101e8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80101ea:	68bb      	ldr	r3, [r7, #8]
 80101ec:	f003 0301 	and.w	r3, r3, #1
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d00d      	beq.n	8010210 <put_fat+0xb2>
 80101f4:	697b      	ldr	r3, [r7, #20]
 80101f6:	781b      	ldrb	r3, [r3, #0]
 80101f8:	b25b      	sxtb	r3, r3
 80101fa:	f003 030f 	and.w	r3, r3, #15
 80101fe:	b25a      	sxtb	r2, r3
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	b2db      	uxtb	r3, r3
 8010204:	011b      	lsls	r3, r3, #4
 8010206:	b25b      	sxtb	r3, r3
 8010208:	4313      	orrs	r3, r2
 801020a:	b25b      	sxtb	r3, r3
 801020c:	b2db      	uxtb	r3, r3
 801020e:	e001      	b.n	8010214 <put_fat+0xb6>
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	b2db      	uxtb	r3, r3
 8010214:	697a      	ldr	r2, [r7, #20]
 8010216:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	2201      	movs	r2, #1
 801021c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	899b      	ldrh	r3, [r3, #12]
 8010226:	4619      	mov	r1, r3
 8010228:	69bb      	ldr	r3, [r7, #24]
 801022a:	fbb3 f3f1 	udiv	r3, r3, r1
 801022e:	4413      	add	r3, r2
 8010230:	4619      	mov	r1, r3
 8010232:	68f8      	ldr	r0, [r7, #12]
 8010234:	f7ff fe06 	bl	800fe44 <move_window>
 8010238:	4603      	mov	r3, r0
 801023a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801023c:	7ffb      	ldrb	r3, [r7, #31]
 801023e:	2b00      	cmp	r3, #0
 8010240:	f040 809a 	bne.w	8010378 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	899b      	ldrh	r3, [r3, #12]
 801024e:	461a      	mov	r2, r3
 8010250:	69bb      	ldr	r3, [r7, #24]
 8010252:	fbb3 f0f2 	udiv	r0, r3, r2
 8010256:	fb02 f200 	mul.w	r2, r2, r0
 801025a:	1a9b      	subs	r3, r3, r2
 801025c:	440b      	add	r3, r1
 801025e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8010260:	68bb      	ldr	r3, [r7, #8]
 8010262:	f003 0301 	and.w	r3, r3, #1
 8010266:	2b00      	cmp	r3, #0
 8010268:	d003      	beq.n	8010272 <put_fat+0x114>
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	091b      	lsrs	r3, r3, #4
 801026e:	b2db      	uxtb	r3, r3
 8010270:	e00e      	b.n	8010290 <put_fat+0x132>
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	781b      	ldrb	r3, [r3, #0]
 8010276:	b25b      	sxtb	r3, r3
 8010278:	f023 030f 	bic.w	r3, r3, #15
 801027c:	b25a      	sxtb	r2, r3
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	0a1b      	lsrs	r3, r3, #8
 8010282:	b25b      	sxtb	r3, r3
 8010284:	f003 030f 	and.w	r3, r3, #15
 8010288:	b25b      	sxtb	r3, r3
 801028a:	4313      	orrs	r3, r2
 801028c:	b25b      	sxtb	r3, r3
 801028e:	b2db      	uxtb	r3, r3
 8010290:	697a      	ldr	r2, [r7, #20]
 8010292:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	2201      	movs	r2, #1
 8010298:	70da      	strb	r2, [r3, #3]
			break;
 801029a:	e072      	b.n	8010382 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	899b      	ldrh	r3, [r3, #12]
 80102a4:	085b      	lsrs	r3, r3, #1
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	4619      	mov	r1, r3
 80102aa:	68bb      	ldr	r3, [r7, #8]
 80102ac:	fbb3 f3f1 	udiv	r3, r3, r1
 80102b0:	4413      	add	r3, r2
 80102b2:	4619      	mov	r1, r3
 80102b4:	68f8      	ldr	r0, [r7, #12]
 80102b6:	f7ff fdc5 	bl	800fe44 <move_window>
 80102ba:	4603      	mov	r3, r0
 80102bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80102be:	7ffb      	ldrb	r3, [r7, #31]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d15b      	bne.n	801037c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	005b      	lsls	r3, r3, #1
 80102ce:	68fa      	ldr	r2, [r7, #12]
 80102d0:	8992      	ldrh	r2, [r2, #12]
 80102d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80102d6:	fb02 f200 	mul.w	r2, r2, r0
 80102da:	1a9b      	subs	r3, r3, r2
 80102dc:	440b      	add	r3, r1
 80102de:	687a      	ldr	r2, [r7, #4]
 80102e0:	b292      	uxth	r2, r2
 80102e2:	4611      	mov	r1, r2
 80102e4:	4618      	mov	r0, r3
 80102e6:	f7ff fb38 	bl	800f95a <st_word>
			fs->wflag = 1;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	2201      	movs	r2, #1
 80102ee:	70da      	strb	r2, [r3, #3]
			break;
 80102f0:	e047      	b.n	8010382 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	899b      	ldrh	r3, [r3, #12]
 80102fa:	089b      	lsrs	r3, r3, #2
 80102fc:	b29b      	uxth	r3, r3
 80102fe:	4619      	mov	r1, r3
 8010300:	68bb      	ldr	r3, [r7, #8]
 8010302:	fbb3 f3f1 	udiv	r3, r3, r1
 8010306:	4413      	add	r3, r2
 8010308:	4619      	mov	r1, r3
 801030a:	68f8      	ldr	r0, [r7, #12]
 801030c:	f7ff fd9a 	bl	800fe44 <move_window>
 8010310:	4603      	mov	r3, r0
 8010312:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010314:	7ffb      	ldrb	r3, [r7, #31]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d132      	bne.n	8010380 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	009b      	lsls	r3, r3, #2
 801032a:	68fa      	ldr	r2, [r7, #12]
 801032c:	8992      	ldrh	r2, [r2, #12]
 801032e:	fbb3 f0f2 	udiv	r0, r3, r2
 8010332:	fb02 f200 	mul.w	r2, r2, r0
 8010336:	1a9b      	subs	r3, r3, r2
 8010338:	440b      	add	r3, r1
 801033a:	4618      	mov	r0, r3
 801033c:	f7ff faea 	bl	800f914 <ld_dword>
 8010340:	4603      	mov	r3, r0
 8010342:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8010346:	4323      	orrs	r3, r4
 8010348:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010350:	68bb      	ldr	r3, [r7, #8]
 8010352:	009b      	lsls	r3, r3, #2
 8010354:	68fa      	ldr	r2, [r7, #12]
 8010356:	8992      	ldrh	r2, [r2, #12]
 8010358:	fbb3 f0f2 	udiv	r0, r3, r2
 801035c:	fb02 f200 	mul.w	r2, r2, r0
 8010360:	1a9b      	subs	r3, r3, r2
 8010362:	440b      	add	r3, r1
 8010364:	6879      	ldr	r1, [r7, #4]
 8010366:	4618      	mov	r0, r3
 8010368:	f7ff fb12 	bl	800f990 <st_dword>
			fs->wflag = 1;
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	2201      	movs	r2, #1
 8010370:	70da      	strb	r2, [r3, #3]
			break;
 8010372:	e006      	b.n	8010382 <put_fat+0x224>
			if (res != FR_OK) break;
 8010374:	bf00      	nop
 8010376:	e004      	b.n	8010382 <put_fat+0x224>
			if (res != FR_OK) break;
 8010378:	bf00      	nop
 801037a:	e002      	b.n	8010382 <put_fat+0x224>
			if (res != FR_OK) break;
 801037c:	bf00      	nop
 801037e:	e000      	b.n	8010382 <put_fat+0x224>
			if (res != FR_OK) break;
 8010380:	bf00      	nop
		}
	}
	return res;
 8010382:	7ffb      	ldrb	r3, [r7, #31]
}
 8010384:	4618      	mov	r0, r3
 8010386:	3724      	adds	r7, #36	; 0x24
 8010388:	46bd      	mov	sp, r7
 801038a:	bd90      	pop	{r4, r7, pc}

0801038c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b088      	sub	sp, #32
 8010390:	af00      	add	r7, sp, #0
 8010392:	60f8      	str	r0, [r7, #12]
 8010394:	60b9      	str	r1, [r7, #8]
 8010396:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8010398:	2300      	movs	r3, #0
 801039a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80103a2:	68bb      	ldr	r3, [r7, #8]
 80103a4:	2b01      	cmp	r3, #1
 80103a6:	d904      	bls.n	80103b2 <remove_chain+0x26>
 80103a8:	69bb      	ldr	r3, [r7, #24]
 80103aa:	69db      	ldr	r3, [r3, #28]
 80103ac:	68ba      	ldr	r2, [r7, #8]
 80103ae:	429a      	cmp	r2, r3
 80103b0:	d301      	bcc.n	80103b6 <remove_chain+0x2a>
 80103b2:	2302      	movs	r3, #2
 80103b4:	e04b      	b.n	801044e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d00c      	beq.n	80103d6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80103bc:	f04f 32ff 	mov.w	r2, #4294967295
 80103c0:	6879      	ldr	r1, [r7, #4]
 80103c2:	69b8      	ldr	r0, [r7, #24]
 80103c4:	f7ff fecb 	bl	801015e <put_fat>
 80103c8:	4603      	mov	r3, r0
 80103ca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80103cc:	7ffb      	ldrb	r3, [r7, #31]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d001      	beq.n	80103d6 <remove_chain+0x4a>
 80103d2:	7ffb      	ldrb	r3, [r7, #31]
 80103d4:	e03b      	b.n	801044e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80103d6:	68b9      	ldr	r1, [r7, #8]
 80103d8:	68f8      	ldr	r0, [r7, #12]
 80103da:	f7ff fdf0 	bl	800ffbe <get_fat>
 80103de:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80103e0:	697b      	ldr	r3, [r7, #20]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d031      	beq.n	801044a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80103e6:	697b      	ldr	r3, [r7, #20]
 80103e8:	2b01      	cmp	r3, #1
 80103ea:	d101      	bne.n	80103f0 <remove_chain+0x64>
 80103ec:	2302      	movs	r3, #2
 80103ee:	e02e      	b.n	801044e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80103f0:	697b      	ldr	r3, [r7, #20]
 80103f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103f6:	d101      	bne.n	80103fc <remove_chain+0x70>
 80103f8:	2301      	movs	r3, #1
 80103fa:	e028      	b.n	801044e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80103fc:	2200      	movs	r2, #0
 80103fe:	68b9      	ldr	r1, [r7, #8]
 8010400:	69b8      	ldr	r0, [r7, #24]
 8010402:	f7ff feac 	bl	801015e <put_fat>
 8010406:	4603      	mov	r3, r0
 8010408:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801040a:	7ffb      	ldrb	r3, [r7, #31]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d001      	beq.n	8010414 <remove_chain+0x88>
 8010410:	7ffb      	ldrb	r3, [r7, #31]
 8010412:	e01c      	b.n	801044e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	695a      	ldr	r2, [r3, #20]
 8010418:	69bb      	ldr	r3, [r7, #24]
 801041a:	69db      	ldr	r3, [r3, #28]
 801041c:	3b02      	subs	r3, #2
 801041e:	429a      	cmp	r2, r3
 8010420:	d20b      	bcs.n	801043a <remove_chain+0xae>
			fs->free_clst++;
 8010422:	69bb      	ldr	r3, [r7, #24]
 8010424:	695b      	ldr	r3, [r3, #20]
 8010426:	1c5a      	adds	r2, r3, #1
 8010428:	69bb      	ldr	r3, [r7, #24]
 801042a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801042c:	69bb      	ldr	r3, [r7, #24]
 801042e:	791b      	ldrb	r3, [r3, #4]
 8010430:	f043 0301 	orr.w	r3, r3, #1
 8010434:	b2da      	uxtb	r2, r3
 8010436:	69bb      	ldr	r3, [r7, #24]
 8010438:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801043a:	697b      	ldr	r3, [r7, #20]
 801043c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801043e:	69bb      	ldr	r3, [r7, #24]
 8010440:	69db      	ldr	r3, [r3, #28]
 8010442:	68ba      	ldr	r2, [r7, #8]
 8010444:	429a      	cmp	r2, r3
 8010446:	d3c6      	bcc.n	80103d6 <remove_chain+0x4a>
 8010448:	e000      	b.n	801044c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801044a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801044c:	2300      	movs	r3, #0
}
 801044e:	4618      	mov	r0, r3
 8010450:	3720      	adds	r7, #32
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}

08010456 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8010456:	b580      	push	{r7, lr}
 8010458:	b088      	sub	sp, #32
 801045a:	af00      	add	r7, sp, #0
 801045c:	6078      	str	r0, [r7, #4]
 801045e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d10d      	bne.n	8010488 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801046c:	693b      	ldr	r3, [r7, #16]
 801046e:	691b      	ldr	r3, [r3, #16]
 8010470:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8010472:	69bb      	ldr	r3, [r7, #24]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d004      	beq.n	8010482 <create_chain+0x2c>
 8010478:	693b      	ldr	r3, [r7, #16]
 801047a:	69db      	ldr	r3, [r3, #28]
 801047c:	69ba      	ldr	r2, [r7, #24]
 801047e:	429a      	cmp	r2, r3
 8010480:	d31b      	bcc.n	80104ba <create_chain+0x64>
 8010482:	2301      	movs	r3, #1
 8010484:	61bb      	str	r3, [r7, #24]
 8010486:	e018      	b.n	80104ba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8010488:	6839      	ldr	r1, [r7, #0]
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	f7ff fd97 	bl	800ffbe <get_fat>
 8010490:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	2b01      	cmp	r3, #1
 8010496:	d801      	bhi.n	801049c <create_chain+0x46>
 8010498:	2301      	movs	r3, #1
 801049a:	e070      	b.n	801057e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104a2:	d101      	bne.n	80104a8 <create_chain+0x52>
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	e06a      	b.n	801057e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80104a8:	693b      	ldr	r3, [r7, #16]
 80104aa:	69db      	ldr	r3, [r3, #28]
 80104ac:	68fa      	ldr	r2, [r7, #12]
 80104ae:	429a      	cmp	r2, r3
 80104b0:	d201      	bcs.n	80104b6 <create_chain+0x60>
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	e063      	b.n	801057e <create_chain+0x128>
		scl = clst;
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80104ba:	69bb      	ldr	r3, [r7, #24]
 80104bc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80104be:	69fb      	ldr	r3, [r7, #28]
 80104c0:	3301      	adds	r3, #1
 80104c2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80104c4:	693b      	ldr	r3, [r7, #16]
 80104c6:	69db      	ldr	r3, [r3, #28]
 80104c8:	69fa      	ldr	r2, [r7, #28]
 80104ca:	429a      	cmp	r2, r3
 80104cc:	d307      	bcc.n	80104de <create_chain+0x88>
				ncl = 2;
 80104ce:	2302      	movs	r3, #2
 80104d0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80104d2:	69fa      	ldr	r2, [r7, #28]
 80104d4:	69bb      	ldr	r3, [r7, #24]
 80104d6:	429a      	cmp	r2, r3
 80104d8:	d901      	bls.n	80104de <create_chain+0x88>
 80104da:	2300      	movs	r3, #0
 80104dc:	e04f      	b.n	801057e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80104de:	69f9      	ldr	r1, [r7, #28]
 80104e0:	6878      	ldr	r0, [r7, #4]
 80104e2:	f7ff fd6c 	bl	800ffbe <get_fat>
 80104e6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d00e      	beq.n	801050c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	2b01      	cmp	r3, #1
 80104f2:	d003      	beq.n	80104fc <create_chain+0xa6>
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104fa:	d101      	bne.n	8010500 <create_chain+0xaa>
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	e03e      	b.n	801057e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8010500:	69fa      	ldr	r2, [r7, #28]
 8010502:	69bb      	ldr	r3, [r7, #24]
 8010504:	429a      	cmp	r2, r3
 8010506:	d1da      	bne.n	80104be <create_chain+0x68>
 8010508:	2300      	movs	r3, #0
 801050a:	e038      	b.n	801057e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801050c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801050e:	f04f 32ff 	mov.w	r2, #4294967295
 8010512:	69f9      	ldr	r1, [r7, #28]
 8010514:	6938      	ldr	r0, [r7, #16]
 8010516:	f7ff fe22 	bl	801015e <put_fat>
 801051a:	4603      	mov	r3, r0
 801051c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801051e:	7dfb      	ldrb	r3, [r7, #23]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d109      	bne.n	8010538 <create_chain+0xe2>
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d006      	beq.n	8010538 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801052a:	69fa      	ldr	r2, [r7, #28]
 801052c:	6839      	ldr	r1, [r7, #0]
 801052e:	6938      	ldr	r0, [r7, #16]
 8010530:	f7ff fe15 	bl	801015e <put_fat>
 8010534:	4603      	mov	r3, r0
 8010536:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8010538:	7dfb      	ldrb	r3, [r7, #23]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d116      	bne.n	801056c <create_chain+0x116>
		fs->last_clst = ncl;
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	69fa      	ldr	r2, [r7, #28]
 8010542:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8010544:	693b      	ldr	r3, [r7, #16]
 8010546:	695a      	ldr	r2, [r3, #20]
 8010548:	693b      	ldr	r3, [r7, #16]
 801054a:	69db      	ldr	r3, [r3, #28]
 801054c:	3b02      	subs	r3, #2
 801054e:	429a      	cmp	r2, r3
 8010550:	d804      	bhi.n	801055c <create_chain+0x106>
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	695b      	ldr	r3, [r3, #20]
 8010556:	1e5a      	subs	r2, r3, #1
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	791b      	ldrb	r3, [r3, #4]
 8010560:	f043 0301 	orr.w	r3, r3, #1
 8010564:	b2da      	uxtb	r2, r3
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	711a      	strb	r2, [r3, #4]
 801056a:	e007      	b.n	801057c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801056c:	7dfb      	ldrb	r3, [r7, #23]
 801056e:	2b01      	cmp	r3, #1
 8010570:	d102      	bne.n	8010578 <create_chain+0x122>
 8010572:	f04f 33ff 	mov.w	r3, #4294967295
 8010576:	e000      	b.n	801057a <create_chain+0x124>
 8010578:	2301      	movs	r3, #1
 801057a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801057c:	69fb      	ldr	r3, [r7, #28]
}
 801057e:	4618      	mov	r0, r3
 8010580:	3720      	adds	r7, #32
 8010582:	46bd      	mov	sp, r7
 8010584:	bd80      	pop	{r7, pc}

08010586 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8010586:	b480      	push	{r7}
 8010588:	b087      	sub	sp, #28
 801058a:	af00      	add	r7, sp, #0
 801058c:	6078      	str	r0, [r7, #4]
 801058e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801059a:	3304      	adds	r3, #4
 801059c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	899b      	ldrh	r3, [r3, #12]
 80105a2:	461a      	mov	r2, r3
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80105aa:	68fa      	ldr	r2, [r7, #12]
 80105ac:	8952      	ldrh	r2, [r2, #10]
 80105ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80105b2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80105b4:	693b      	ldr	r3, [r7, #16]
 80105b6:	1d1a      	adds	r2, r3, #4
 80105b8:	613a      	str	r2, [r7, #16]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80105be:	68bb      	ldr	r3, [r7, #8]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d101      	bne.n	80105c8 <clmt_clust+0x42>
 80105c4:	2300      	movs	r3, #0
 80105c6:	e010      	b.n	80105ea <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80105c8:	697a      	ldr	r2, [r7, #20]
 80105ca:	68bb      	ldr	r3, [r7, #8]
 80105cc:	429a      	cmp	r2, r3
 80105ce:	d307      	bcc.n	80105e0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80105d0:	697a      	ldr	r2, [r7, #20]
 80105d2:	68bb      	ldr	r3, [r7, #8]
 80105d4:	1ad3      	subs	r3, r2, r3
 80105d6:	617b      	str	r3, [r7, #20]
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	3304      	adds	r3, #4
 80105dc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80105de:	e7e9      	b.n	80105b4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80105e0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80105e2:	693b      	ldr	r3, [r7, #16]
 80105e4:	681a      	ldr	r2, [r3, #0]
 80105e6:	697b      	ldr	r3, [r7, #20]
 80105e8:	4413      	add	r3, r2
}
 80105ea:	4618      	mov	r0, r3
 80105ec:	371c      	adds	r7, #28
 80105ee:	46bd      	mov	sp, r7
 80105f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f4:	4770      	bx	lr

080105f6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80105f6:	b580      	push	{r7, lr}
 80105f8:	b086      	sub	sp, #24
 80105fa:	af00      	add	r7, sp, #0
 80105fc:	6078      	str	r0, [r7, #4]
 80105fe:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801060c:	d204      	bcs.n	8010618 <dir_sdi+0x22>
 801060e:	683b      	ldr	r3, [r7, #0]
 8010610:	f003 031f 	and.w	r3, r3, #31
 8010614:	2b00      	cmp	r3, #0
 8010616:	d001      	beq.n	801061c <dir_sdi+0x26>
		return FR_INT_ERR;
 8010618:	2302      	movs	r3, #2
 801061a:	e071      	b.n	8010700 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	683a      	ldr	r2, [r7, #0]
 8010620:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	689b      	ldr	r3, [r3, #8]
 8010626:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d106      	bne.n	801063c <dir_sdi+0x46>
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	781b      	ldrb	r3, [r3, #0]
 8010632:	2b02      	cmp	r3, #2
 8010634:	d902      	bls.n	801063c <dir_sdi+0x46>
		clst = fs->dirbase;
 8010636:	693b      	ldr	r3, [r7, #16]
 8010638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801063a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801063c:	697b      	ldr	r3, [r7, #20]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d10c      	bne.n	801065c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8010642:	683b      	ldr	r3, [r7, #0]
 8010644:	095b      	lsrs	r3, r3, #5
 8010646:	693a      	ldr	r2, [r7, #16]
 8010648:	8912      	ldrh	r2, [r2, #8]
 801064a:	4293      	cmp	r3, r2
 801064c:	d301      	bcc.n	8010652 <dir_sdi+0x5c>
 801064e:	2302      	movs	r3, #2
 8010650:	e056      	b.n	8010700 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8010652:	693b      	ldr	r3, [r7, #16]
 8010654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	61da      	str	r2, [r3, #28]
 801065a:	e02d      	b.n	80106b8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	895b      	ldrh	r3, [r3, #10]
 8010660:	461a      	mov	r2, r3
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	899b      	ldrh	r3, [r3, #12]
 8010666:	fb03 f302 	mul.w	r3, r3, r2
 801066a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801066c:	e019      	b.n	80106a2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	6979      	ldr	r1, [r7, #20]
 8010672:	4618      	mov	r0, r3
 8010674:	f7ff fca3 	bl	800ffbe <get_fat>
 8010678:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801067a:	697b      	ldr	r3, [r7, #20]
 801067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010680:	d101      	bne.n	8010686 <dir_sdi+0x90>
 8010682:	2301      	movs	r3, #1
 8010684:	e03c      	b.n	8010700 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	2b01      	cmp	r3, #1
 801068a:	d904      	bls.n	8010696 <dir_sdi+0xa0>
 801068c:	693b      	ldr	r3, [r7, #16]
 801068e:	69db      	ldr	r3, [r3, #28]
 8010690:	697a      	ldr	r2, [r7, #20]
 8010692:	429a      	cmp	r2, r3
 8010694:	d301      	bcc.n	801069a <dir_sdi+0xa4>
 8010696:	2302      	movs	r3, #2
 8010698:	e032      	b.n	8010700 <dir_sdi+0x10a>
			ofs -= csz;
 801069a:	683a      	ldr	r2, [r7, #0]
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	1ad3      	subs	r3, r2, r3
 80106a0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80106a2:	683a      	ldr	r2, [r7, #0]
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	429a      	cmp	r2, r3
 80106a8:	d2e1      	bcs.n	801066e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80106aa:	6979      	ldr	r1, [r7, #20]
 80106ac:	6938      	ldr	r0, [r7, #16]
 80106ae:	f7ff fc67 	bl	800ff80 <clust2sect>
 80106b2:	4602      	mov	r2, r0
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	697a      	ldr	r2, [r7, #20]
 80106bc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	69db      	ldr	r3, [r3, #28]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d101      	bne.n	80106ca <dir_sdi+0xd4>
 80106c6:	2302      	movs	r3, #2
 80106c8:	e01a      	b.n	8010700 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	69da      	ldr	r2, [r3, #28]
 80106ce:	693b      	ldr	r3, [r7, #16]
 80106d0:	899b      	ldrh	r3, [r3, #12]
 80106d2:	4619      	mov	r1, r3
 80106d4:	683b      	ldr	r3, [r7, #0]
 80106d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80106da:	441a      	add	r2, r3
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80106e0:	693b      	ldr	r3, [r7, #16]
 80106e2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80106e6:	693b      	ldr	r3, [r7, #16]
 80106e8:	899b      	ldrh	r3, [r3, #12]
 80106ea:	461a      	mov	r2, r3
 80106ec:	683b      	ldr	r3, [r7, #0]
 80106ee:	fbb3 f0f2 	udiv	r0, r3, r2
 80106f2:	fb02 f200 	mul.w	r2, r2, r0
 80106f6:	1a9b      	subs	r3, r3, r2
 80106f8:	18ca      	adds	r2, r1, r3
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80106fe:	2300      	movs	r3, #0
}
 8010700:	4618      	mov	r0, r3
 8010702:	3718      	adds	r7, #24
 8010704:	46bd      	mov	sp, r7
 8010706:	bd80      	pop	{r7, pc}

08010708 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010708:	b580      	push	{r7, lr}
 801070a:	b086      	sub	sp, #24
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
 8010710:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	695b      	ldr	r3, [r3, #20]
 801071c:	3320      	adds	r3, #32
 801071e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	69db      	ldr	r3, [r3, #28]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d003      	beq.n	8010730 <dir_next+0x28>
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801072e:	d301      	bcc.n	8010734 <dir_next+0x2c>
 8010730:	2304      	movs	r3, #4
 8010732:	e0bb      	b.n	80108ac <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	899b      	ldrh	r3, [r3, #12]
 8010738:	461a      	mov	r2, r3
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010740:	fb02 f201 	mul.w	r2, r2, r1
 8010744:	1a9b      	subs	r3, r3, r2
 8010746:	2b00      	cmp	r3, #0
 8010748:	f040 809d 	bne.w	8010886 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	69db      	ldr	r3, [r3, #28]
 8010750:	1c5a      	adds	r2, r3, #1
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	699b      	ldr	r3, [r3, #24]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d10b      	bne.n	8010776 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	095b      	lsrs	r3, r3, #5
 8010762:	68fa      	ldr	r2, [r7, #12]
 8010764:	8912      	ldrh	r2, [r2, #8]
 8010766:	4293      	cmp	r3, r2
 8010768:	f0c0 808d 	bcc.w	8010886 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2200      	movs	r2, #0
 8010770:	61da      	str	r2, [r3, #28]
 8010772:	2304      	movs	r3, #4
 8010774:	e09a      	b.n	80108ac <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	899b      	ldrh	r3, [r3, #12]
 801077a:	461a      	mov	r2, r3
 801077c:	68bb      	ldr	r3, [r7, #8]
 801077e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010782:	68fa      	ldr	r2, [r7, #12]
 8010784:	8952      	ldrh	r2, [r2, #10]
 8010786:	3a01      	subs	r2, #1
 8010788:	4013      	ands	r3, r2
 801078a:	2b00      	cmp	r3, #0
 801078c:	d17b      	bne.n	8010886 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801078e:	687a      	ldr	r2, [r7, #4]
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	699b      	ldr	r3, [r3, #24]
 8010794:	4619      	mov	r1, r3
 8010796:	4610      	mov	r0, r2
 8010798:	f7ff fc11 	bl	800ffbe <get_fat>
 801079c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801079e:	697b      	ldr	r3, [r7, #20]
 80107a0:	2b01      	cmp	r3, #1
 80107a2:	d801      	bhi.n	80107a8 <dir_next+0xa0>
 80107a4:	2302      	movs	r3, #2
 80107a6:	e081      	b.n	80108ac <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80107a8:	697b      	ldr	r3, [r7, #20]
 80107aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107ae:	d101      	bne.n	80107b4 <dir_next+0xac>
 80107b0:	2301      	movs	r3, #1
 80107b2:	e07b      	b.n	80108ac <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	69db      	ldr	r3, [r3, #28]
 80107b8:	697a      	ldr	r2, [r7, #20]
 80107ba:	429a      	cmp	r2, r3
 80107bc:	d359      	bcc.n	8010872 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80107be:	683b      	ldr	r3, [r7, #0]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d104      	bne.n	80107ce <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2200      	movs	r2, #0
 80107c8:	61da      	str	r2, [r3, #28]
 80107ca:	2304      	movs	r3, #4
 80107cc:	e06e      	b.n	80108ac <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80107ce:	687a      	ldr	r2, [r7, #4]
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	699b      	ldr	r3, [r3, #24]
 80107d4:	4619      	mov	r1, r3
 80107d6:	4610      	mov	r0, r2
 80107d8:	f7ff fe3d 	bl	8010456 <create_chain>
 80107dc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80107de:	697b      	ldr	r3, [r7, #20]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d101      	bne.n	80107e8 <dir_next+0xe0>
 80107e4:	2307      	movs	r3, #7
 80107e6:	e061      	b.n	80108ac <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80107e8:	697b      	ldr	r3, [r7, #20]
 80107ea:	2b01      	cmp	r3, #1
 80107ec:	d101      	bne.n	80107f2 <dir_next+0xea>
 80107ee:	2302      	movs	r3, #2
 80107f0:	e05c      	b.n	80108ac <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80107f2:	697b      	ldr	r3, [r7, #20]
 80107f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107f8:	d101      	bne.n	80107fe <dir_next+0xf6>
 80107fa:	2301      	movs	r3, #1
 80107fc:	e056      	b.n	80108ac <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80107fe:	68f8      	ldr	r0, [r7, #12]
 8010800:	f7ff fadc 	bl	800fdbc <sync_window>
 8010804:	4603      	mov	r3, r0
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <dir_next+0x106>
 801080a:	2301      	movs	r3, #1
 801080c:	e04e      	b.n	80108ac <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	899b      	ldrh	r3, [r3, #12]
 8010818:	461a      	mov	r2, r3
 801081a:	2100      	movs	r1, #0
 801081c:	f7ff f905 	bl	800fa2a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010820:	2300      	movs	r3, #0
 8010822:	613b      	str	r3, [r7, #16]
 8010824:	6979      	ldr	r1, [r7, #20]
 8010826:	68f8      	ldr	r0, [r7, #12]
 8010828:	f7ff fbaa 	bl	800ff80 <clust2sect>
 801082c:	4602      	mov	r2, r0
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	635a      	str	r2, [r3, #52]	; 0x34
 8010832:	e012      	b.n	801085a <dir_next+0x152>
						fs->wflag = 1;
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	2201      	movs	r2, #1
 8010838:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801083a:	68f8      	ldr	r0, [r7, #12]
 801083c:	f7ff fabe 	bl	800fdbc <sync_window>
 8010840:	4603      	mov	r3, r0
 8010842:	2b00      	cmp	r3, #0
 8010844:	d001      	beq.n	801084a <dir_next+0x142>
 8010846:	2301      	movs	r3, #1
 8010848:	e030      	b.n	80108ac <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801084a:	693b      	ldr	r3, [r7, #16]
 801084c:	3301      	adds	r3, #1
 801084e:	613b      	str	r3, [r7, #16]
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010854:	1c5a      	adds	r2, r3, #1
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	635a      	str	r2, [r3, #52]	; 0x34
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	895b      	ldrh	r3, [r3, #10]
 801085e:	461a      	mov	r2, r3
 8010860:	693b      	ldr	r3, [r7, #16]
 8010862:	4293      	cmp	r3, r2
 8010864:	d3e6      	bcc.n	8010834 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801086a:	693b      	ldr	r3, [r7, #16]
 801086c:	1ad2      	subs	r2, r2, r3
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	697a      	ldr	r2, [r7, #20]
 8010876:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010878:	6979      	ldr	r1, [r7, #20]
 801087a:	68f8      	ldr	r0, [r7, #12]
 801087c:	f7ff fb80 	bl	800ff80 <clust2sect>
 8010880:	4602      	mov	r2, r0
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	68ba      	ldr	r2, [r7, #8]
 801088a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	899b      	ldrh	r3, [r3, #12]
 8010896:	461a      	mov	r2, r3
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	fbb3 f0f2 	udiv	r0, r3, r2
 801089e:	fb02 f200 	mul.w	r2, r2, r0
 80108a2:	1a9b      	subs	r3, r3, r2
 80108a4:	18ca      	adds	r2, r1, r3
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80108aa:	2300      	movs	r3, #0
}
 80108ac:	4618      	mov	r0, r3
 80108ae:	3718      	adds	r7, #24
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}

080108b4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b086      	sub	sp, #24
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
 80108bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80108c4:	2100      	movs	r1, #0
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f7ff fe95 	bl	80105f6 <dir_sdi>
 80108cc:	4603      	mov	r3, r0
 80108ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80108d0:	7dfb      	ldrb	r3, [r7, #23]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d12b      	bne.n	801092e <dir_alloc+0x7a>
		n = 0;
 80108d6:	2300      	movs	r3, #0
 80108d8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	69db      	ldr	r3, [r3, #28]
 80108de:	4619      	mov	r1, r3
 80108e0:	68f8      	ldr	r0, [r7, #12]
 80108e2:	f7ff faaf 	bl	800fe44 <move_window>
 80108e6:	4603      	mov	r3, r0
 80108e8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80108ea:	7dfb      	ldrb	r3, [r7, #23]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d11d      	bne.n	801092c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	6a1b      	ldr	r3, [r3, #32]
 80108f4:	781b      	ldrb	r3, [r3, #0]
 80108f6:	2be5      	cmp	r3, #229	; 0xe5
 80108f8:	d004      	beq.n	8010904 <dir_alloc+0x50>
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6a1b      	ldr	r3, [r3, #32]
 80108fe:	781b      	ldrb	r3, [r3, #0]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d107      	bne.n	8010914 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010904:	693b      	ldr	r3, [r7, #16]
 8010906:	3301      	adds	r3, #1
 8010908:	613b      	str	r3, [r7, #16]
 801090a:	693a      	ldr	r2, [r7, #16]
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	429a      	cmp	r2, r3
 8010910:	d102      	bne.n	8010918 <dir_alloc+0x64>
 8010912:	e00c      	b.n	801092e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010914:	2300      	movs	r3, #0
 8010916:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010918:	2101      	movs	r1, #1
 801091a:	6878      	ldr	r0, [r7, #4]
 801091c:	f7ff fef4 	bl	8010708 <dir_next>
 8010920:	4603      	mov	r3, r0
 8010922:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010924:	7dfb      	ldrb	r3, [r7, #23]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d0d7      	beq.n	80108da <dir_alloc+0x26>
 801092a:	e000      	b.n	801092e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801092c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801092e:	7dfb      	ldrb	r3, [r7, #23]
 8010930:	2b04      	cmp	r3, #4
 8010932:	d101      	bne.n	8010938 <dir_alloc+0x84>
 8010934:	2307      	movs	r3, #7
 8010936:	75fb      	strb	r3, [r7, #23]
	return res;
 8010938:	7dfb      	ldrb	r3, [r7, #23]
}
 801093a:	4618      	mov	r0, r3
 801093c:	3718      	adds	r7, #24
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}

08010942 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010942:	b580      	push	{r7, lr}
 8010944:	b084      	sub	sp, #16
 8010946:	af00      	add	r7, sp, #0
 8010948:	6078      	str	r0, [r7, #4]
 801094a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801094c:	683b      	ldr	r3, [r7, #0]
 801094e:	331a      	adds	r3, #26
 8010950:	4618      	mov	r0, r3
 8010952:	f7fe ffc7 	bl	800f8e4 <ld_word>
 8010956:	4603      	mov	r3, r0
 8010958:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	781b      	ldrb	r3, [r3, #0]
 801095e:	2b03      	cmp	r3, #3
 8010960:	d109      	bne.n	8010976 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	3314      	adds	r3, #20
 8010966:	4618      	mov	r0, r3
 8010968:	f7fe ffbc 	bl	800f8e4 <ld_word>
 801096c:	4603      	mov	r3, r0
 801096e:	041b      	lsls	r3, r3, #16
 8010970:	68fa      	ldr	r2, [r7, #12]
 8010972:	4313      	orrs	r3, r2
 8010974:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010976:	68fb      	ldr	r3, [r7, #12]
}
 8010978:	4618      	mov	r0, r3
 801097a:	3710      	adds	r7, #16
 801097c:	46bd      	mov	sp, r7
 801097e:	bd80      	pop	{r7, pc}

08010980 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010980:	b580      	push	{r7, lr}
 8010982:	b084      	sub	sp, #16
 8010984:	af00      	add	r7, sp, #0
 8010986:	60f8      	str	r0, [r7, #12]
 8010988:	60b9      	str	r1, [r7, #8]
 801098a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801098c:	68bb      	ldr	r3, [r7, #8]
 801098e:	331a      	adds	r3, #26
 8010990:	687a      	ldr	r2, [r7, #4]
 8010992:	b292      	uxth	r2, r2
 8010994:	4611      	mov	r1, r2
 8010996:	4618      	mov	r0, r3
 8010998:	f7fe ffdf 	bl	800f95a <st_word>
	if (fs->fs_type == FS_FAT32) {
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	781b      	ldrb	r3, [r3, #0]
 80109a0:	2b03      	cmp	r3, #3
 80109a2:	d109      	bne.n	80109b8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80109a4:	68bb      	ldr	r3, [r7, #8]
 80109a6:	f103 0214 	add.w	r2, r3, #20
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	0c1b      	lsrs	r3, r3, #16
 80109ae:	b29b      	uxth	r3, r3
 80109b0:	4619      	mov	r1, r3
 80109b2:	4610      	mov	r0, r2
 80109b4:	f7fe ffd1 	bl	800f95a <st_word>
	}
}
 80109b8:	bf00      	nop
 80109ba:	3710      	adds	r7, #16
 80109bc:	46bd      	mov	sp, r7
 80109be:	bd80      	pop	{r7, pc}

080109c0 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b086      	sub	sp, #24
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80109ca:	2304      	movs	r3, #4
 80109cc:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80109d4:	e03c      	b.n	8010a50 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	69db      	ldr	r3, [r3, #28]
 80109da:	4619      	mov	r1, r3
 80109dc:	6938      	ldr	r0, [r7, #16]
 80109de:	f7ff fa31 	bl	800fe44 <move_window>
 80109e2:	4603      	mov	r3, r0
 80109e4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80109e6:	7dfb      	ldrb	r3, [r7, #23]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d136      	bne.n	8010a5a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	6a1b      	ldr	r3, [r3, #32]
 80109f0:	781b      	ldrb	r3, [r3, #0]
 80109f2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80109f4:	7bfb      	ldrb	r3, [r7, #15]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d102      	bne.n	8010a00 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80109fa:	2304      	movs	r3, #4
 80109fc:	75fb      	strb	r3, [r7, #23]
 80109fe:	e031      	b.n	8010a64 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	6a1b      	ldr	r3, [r3, #32]
 8010a04:	330b      	adds	r3, #11
 8010a06:	781b      	ldrb	r3, [r3, #0]
 8010a08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010a0c:	73bb      	strb	r3, [r7, #14]
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	7bba      	ldrb	r2, [r7, #14]
 8010a12:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8010a14:	7bfb      	ldrb	r3, [r7, #15]
 8010a16:	2be5      	cmp	r3, #229	; 0xe5
 8010a18:	d011      	beq.n	8010a3e <dir_read+0x7e>
 8010a1a:	7bfb      	ldrb	r3, [r7, #15]
 8010a1c:	2b2e      	cmp	r3, #46	; 0x2e
 8010a1e:	d00e      	beq.n	8010a3e <dir_read+0x7e>
 8010a20:	7bbb      	ldrb	r3, [r7, #14]
 8010a22:	2b0f      	cmp	r3, #15
 8010a24:	d00b      	beq.n	8010a3e <dir_read+0x7e>
 8010a26:	7bbb      	ldrb	r3, [r7, #14]
 8010a28:	f023 0320 	bic.w	r3, r3, #32
 8010a2c:	2b08      	cmp	r3, #8
 8010a2e:	bf0c      	ite	eq
 8010a30:	2301      	moveq	r3, #1
 8010a32:	2300      	movne	r3, #0
 8010a34:	b2db      	uxtb	r3, r3
 8010a36:	461a      	mov	r2, r3
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	4293      	cmp	r3, r2
 8010a3c:	d00f      	beq.n	8010a5e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8010a3e:	2100      	movs	r1, #0
 8010a40:	6878      	ldr	r0, [r7, #4]
 8010a42:	f7ff fe61 	bl	8010708 <dir_next>
 8010a46:	4603      	mov	r3, r0
 8010a48:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010a4a:	7dfb      	ldrb	r3, [r7, #23]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d108      	bne.n	8010a62 <dir_read+0xa2>
	while (dp->sect) {
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	69db      	ldr	r3, [r3, #28]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d1be      	bne.n	80109d6 <dir_read+0x16>
 8010a58:	e004      	b.n	8010a64 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010a5a:	bf00      	nop
 8010a5c:	e002      	b.n	8010a64 <dir_read+0xa4>
				break;
 8010a5e:	bf00      	nop
 8010a60:	e000      	b.n	8010a64 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010a62:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8010a64:	7dfb      	ldrb	r3, [r7, #23]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d002      	beq.n	8010a70 <dir_read+0xb0>
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	61da      	str	r2, [r3, #28]
	return res;
 8010a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3718      	adds	r7, #24
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}

08010a7a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010a7a:	b580      	push	{r7, lr}
 8010a7c:	b086      	sub	sp, #24
 8010a7e:	af00      	add	r7, sp, #0
 8010a80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010a88:	2100      	movs	r1, #0
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f7ff fdb3 	bl	80105f6 <dir_sdi>
 8010a90:	4603      	mov	r3, r0
 8010a92:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010a94:	7dfb      	ldrb	r3, [r7, #23]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d001      	beq.n	8010a9e <dir_find+0x24>
 8010a9a:	7dfb      	ldrb	r3, [r7, #23]
 8010a9c:	e03e      	b.n	8010b1c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	69db      	ldr	r3, [r3, #28]
 8010aa2:	4619      	mov	r1, r3
 8010aa4:	6938      	ldr	r0, [r7, #16]
 8010aa6:	f7ff f9cd 	bl	800fe44 <move_window>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010aae:	7dfb      	ldrb	r3, [r7, #23]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d12f      	bne.n	8010b14 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	6a1b      	ldr	r3, [r3, #32]
 8010ab8:	781b      	ldrb	r3, [r3, #0]
 8010aba:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010abc:	7bfb      	ldrb	r3, [r7, #15]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d102      	bne.n	8010ac8 <dir_find+0x4e>
 8010ac2:	2304      	movs	r3, #4
 8010ac4:	75fb      	strb	r3, [r7, #23]
 8010ac6:	e028      	b.n	8010b1a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	6a1b      	ldr	r3, [r3, #32]
 8010acc:	330b      	adds	r3, #11
 8010ace:	781b      	ldrb	r3, [r3, #0]
 8010ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010ad4:	b2da      	uxtb	r2, r3
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6a1b      	ldr	r3, [r3, #32]
 8010ade:	330b      	adds	r3, #11
 8010ae0:	781b      	ldrb	r3, [r3, #0]
 8010ae2:	f003 0308 	and.w	r3, r3, #8
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d10a      	bne.n	8010b00 <dir_find+0x86>
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	6a18      	ldr	r0, [r3, #32]
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	3324      	adds	r3, #36	; 0x24
 8010af2:	220b      	movs	r2, #11
 8010af4:	4619      	mov	r1, r3
 8010af6:	f7fe ffb2 	bl	800fa5e <mem_cmp>
 8010afa:	4603      	mov	r3, r0
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d00b      	beq.n	8010b18 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010b00:	2100      	movs	r1, #0
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f7ff fe00 	bl	8010708 <dir_next>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010b0c:	7dfb      	ldrb	r3, [r7, #23]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d0c5      	beq.n	8010a9e <dir_find+0x24>
 8010b12:	e002      	b.n	8010b1a <dir_find+0xa0>
		if (res != FR_OK) break;
 8010b14:	bf00      	nop
 8010b16:	e000      	b.n	8010b1a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8010b18:	bf00      	nop

	return res;
 8010b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b1c:	4618      	mov	r0, r3
 8010b1e:	3718      	adds	r7, #24
 8010b20:	46bd      	mov	sp, r7
 8010b22:	bd80      	pop	{r7, pc}

08010b24 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b084      	sub	sp, #16
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010b32:	2101      	movs	r1, #1
 8010b34:	6878      	ldr	r0, [r7, #4]
 8010b36:	f7ff febd 	bl	80108b4 <dir_alloc>
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010b3e:	7bfb      	ldrb	r3, [r7, #15]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d11c      	bne.n	8010b7e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	69db      	ldr	r3, [r3, #28]
 8010b48:	4619      	mov	r1, r3
 8010b4a:	68b8      	ldr	r0, [r7, #8]
 8010b4c:	f7ff f97a 	bl	800fe44 <move_window>
 8010b50:	4603      	mov	r3, r0
 8010b52:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010b54:	7bfb      	ldrb	r3, [r7, #15]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d111      	bne.n	8010b7e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	6a1b      	ldr	r3, [r3, #32]
 8010b5e:	2220      	movs	r2, #32
 8010b60:	2100      	movs	r1, #0
 8010b62:	4618      	mov	r0, r3
 8010b64:	f7fe ff61 	bl	800fa2a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	6a18      	ldr	r0, [r3, #32]
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	3324      	adds	r3, #36	; 0x24
 8010b70:	220b      	movs	r2, #11
 8010b72:	4619      	mov	r1, r3
 8010b74:	f7fe ff38 	bl	800f9e8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010b78:	68bb      	ldr	r3, [r7, #8]
 8010b7a:	2201      	movs	r2, #1
 8010b7c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b80:	4618      	mov	r0, r3
 8010b82:	3710      	adds	r7, #16
 8010b84:	46bd      	mov	sp, r7
 8010b86:	bd80      	pop	{r7, pc}

08010b88 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b084      	sub	sp, #16
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	69db      	ldr	r3, [r3, #28]
 8010b9a:	4619      	mov	r1, r3
 8010b9c:	68f8      	ldr	r0, [r7, #12]
 8010b9e:	f7ff f951 	bl	800fe44 <move_window>
 8010ba2:	4603      	mov	r3, r0
 8010ba4:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8010ba6:	7afb      	ldrb	r3, [r7, #11]
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d106      	bne.n	8010bba <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	6a1b      	ldr	r3, [r3, #32]
 8010bb0:	22e5      	movs	r2, #229	; 0xe5
 8010bb2:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	2201      	movs	r2, #1
 8010bb8:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8010bba:	7afb      	ldrb	r3, [r7, #11]
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	3710      	adds	r7, #16
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bd80      	pop	{r7, pc}

08010bc4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b088      	sub	sp, #32
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
 8010bcc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8010bce:	683b      	ldr	r3, [r7, #0]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	60fb      	str	r3, [r7, #12]
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	3324      	adds	r3, #36	; 0x24
 8010bd8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8010bda:	220b      	movs	r2, #11
 8010bdc:	2120      	movs	r1, #32
 8010bde:	68b8      	ldr	r0, [r7, #8]
 8010be0:	f7fe ff23 	bl	800fa2a <mem_set>
	si = i = 0; ni = 8;
 8010be4:	2300      	movs	r3, #0
 8010be6:	613b      	str	r3, [r7, #16]
 8010be8:	693b      	ldr	r3, [r7, #16]
 8010bea:	617b      	str	r3, [r7, #20]
 8010bec:	2308      	movs	r3, #8
 8010bee:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 8010bf0:	68fa      	ldr	r2, [r7, #12]
 8010bf2:	697b      	ldr	r3, [r7, #20]
 8010bf4:	4413      	add	r3, r2
 8010bf6:	781b      	ldrb	r3, [r3, #0]
 8010bf8:	2b2e      	cmp	r3, #46	; 0x2e
 8010bfa:	d12f      	bne.n	8010c5c <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8010bfc:	697b      	ldr	r3, [r7, #20]
 8010bfe:	1c5a      	adds	r2, r3, #1
 8010c00:	617a      	str	r2, [r7, #20]
 8010c02:	68fa      	ldr	r2, [r7, #12]
 8010c04:	4413      	add	r3, r2
 8010c06:	781b      	ldrb	r3, [r3, #0]
 8010c08:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8010c0a:	7ffb      	ldrb	r3, [r7, #31]
 8010c0c:	2b2e      	cmp	r3, #46	; 0x2e
 8010c0e:	d10a      	bne.n	8010c26 <create_name+0x62>
 8010c10:	697b      	ldr	r3, [r7, #20]
 8010c12:	2b02      	cmp	r3, #2
 8010c14:	d807      	bhi.n	8010c26 <create_name+0x62>
			sfn[i++] = c;
 8010c16:	693b      	ldr	r3, [r7, #16]
 8010c18:	1c5a      	adds	r2, r3, #1
 8010c1a:	613a      	str	r2, [r7, #16]
 8010c1c:	68ba      	ldr	r2, [r7, #8]
 8010c1e:	4413      	add	r3, r2
 8010c20:	7ffa      	ldrb	r2, [r7, #31]
 8010c22:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8010c24:	e7ea      	b.n	8010bfc <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8010c26:	7ffb      	ldrb	r3, [r7, #31]
 8010c28:	2b2f      	cmp	r3, #47	; 0x2f
 8010c2a:	d007      	beq.n	8010c3c <create_name+0x78>
 8010c2c:	7ffb      	ldrb	r3, [r7, #31]
 8010c2e:	2b5c      	cmp	r3, #92	; 0x5c
 8010c30:	d004      	beq.n	8010c3c <create_name+0x78>
 8010c32:	7ffb      	ldrb	r3, [r7, #31]
 8010c34:	2b20      	cmp	r3, #32
 8010c36:	d901      	bls.n	8010c3c <create_name+0x78>
 8010c38:	2306      	movs	r3, #6
 8010c3a:	e084      	b.n	8010d46 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 8010c3c:	68fa      	ldr	r2, [r7, #12]
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	441a      	add	r2, r3
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 8010c46:	7ffb      	ldrb	r3, [r7, #31]
 8010c48:	2b20      	cmp	r3, #32
 8010c4a:	d801      	bhi.n	8010c50 <create_name+0x8c>
 8010c4c:	2224      	movs	r2, #36	; 0x24
 8010c4e:	e000      	b.n	8010c52 <create_name+0x8e>
 8010c50:	2220      	movs	r2, #32
 8010c52:	68bb      	ldr	r3, [r7, #8]
 8010c54:	330b      	adds	r3, #11
 8010c56:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	e074      	b.n	8010d46 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010c5c:	697b      	ldr	r3, [r7, #20]
 8010c5e:	1c5a      	adds	r2, r3, #1
 8010c60:	617a      	str	r2, [r7, #20]
 8010c62:	68fa      	ldr	r2, [r7, #12]
 8010c64:	4413      	add	r3, r2
 8010c66:	781b      	ldrb	r3, [r3, #0]
 8010c68:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010c6a:	7ffb      	ldrb	r3, [r7, #31]
 8010c6c:	2b20      	cmp	r3, #32
 8010c6e:	d94e      	bls.n	8010d0e <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8010c70:	7ffb      	ldrb	r3, [r7, #31]
 8010c72:	2b2f      	cmp	r3, #47	; 0x2f
 8010c74:	d006      	beq.n	8010c84 <create_name+0xc0>
 8010c76:	7ffb      	ldrb	r3, [r7, #31]
 8010c78:	2b5c      	cmp	r3, #92	; 0x5c
 8010c7a:	d110      	bne.n	8010c9e <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010c7c:	e002      	b.n	8010c84 <create_name+0xc0>
 8010c7e:	697b      	ldr	r3, [r7, #20]
 8010c80:	3301      	adds	r3, #1
 8010c82:	617b      	str	r3, [r7, #20]
 8010c84:	68fa      	ldr	r2, [r7, #12]
 8010c86:	697b      	ldr	r3, [r7, #20]
 8010c88:	4413      	add	r3, r2
 8010c8a:	781b      	ldrb	r3, [r3, #0]
 8010c8c:	2b2f      	cmp	r3, #47	; 0x2f
 8010c8e:	d0f6      	beq.n	8010c7e <create_name+0xba>
 8010c90:	68fa      	ldr	r2, [r7, #12]
 8010c92:	697b      	ldr	r3, [r7, #20]
 8010c94:	4413      	add	r3, r2
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	2b5c      	cmp	r3, #92	; 0x5c
 8010c9a:	d0f0      	beq.n	8010c7e <create_name+0xba>
			break;
 8010c9c:	e038      	b.n	8010d10 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8010c9e:	7ffb      	ldrb	r3, [r7, #31]
 8010ca0:	2b2e      	cmp	r3, #46	; 0x2e
 8010ca2:	d003      	beq.n	8010cac <create_name+0xe8>
 8010ca4:	693a      	ldr	r2, [r7, #16]
 8010ca6:	69bb      	ldr	r3, [r7, #24]
 8010ca8:	429a      	cmp	r2, r3
 8010caa:	d30c      	bcc.n	8010cc6 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8010cac:	69bb      	ldr	r3, [r7, #24]
 8010cae:	2b0b      	cmp	r3, #11
 8010cb0:	d002      	beq.n	8010cb8 <create_name+0xf4>
 8010cb2:	7ffb      	ldrb	r3, [r7, #31]
 8010cb4:	2b2e      	cmp	r3, #46	; 0x2e
 8010cb6:	d001      	beq.n	8010cbc <create_name+0xf8>
 8010cb8:	2306      	movs	r3, #6
 8010cba:	e044      	b.n	8010d46 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8010cbc:	2308      	movs	r3, #8
 8010cbe:	613b      	str	r3, [r7, #16]
 8010cc0:	230b      	movs	r3, #11
 8010cc2:	61bb      	str	r3, [r7, #24]
			continue;
 8010cc4:	e022      	b.n	8010d0c <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010cc6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	da04      	bge.n	8010cd8 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010cce:	7ffb      	ldrb	r3, [r7, #31]
 8010cd0:	3b80      	subs	r3, #128	; 0x80
 8010cd2:	4a1f      	ldr	r2, [pc, #124]	; (8010d50 <create_name+0x18c>)
 8010cd4:	5cd3      	ldrb	r3, [r2, r3]
 8010cd6:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010cd8:	7ffb      	ldrb	r3, [r7, #31]
 8010cda:	4619      	mov	r1, r3
 8010cdc:	481d      	ldr	r0, [pc, #116]	; (8010d54 <create_name+0x190>)
 8010cde:	f7fe fee5 	bl	800faac <chk_chr>
 8010ce2:	4603      	mov	r3, r0
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d001      	beq.n	8010cec <create_name+0x128>
 8010ce8:	2306      	movs	r3, #6
 8010cea:	e02c      	b.n	8010d46 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8010cec:	7ffb      	ldrb	r3, [r7, #31]
 8010cee:	2b60      	cmp	r3, #96	; 0x60
 8010cf0:	d905      	bls.n	8010cfe <create_name+0x13a>
 8010cf2:	7ffb      	ldrb	r3, [r7, #31]
 8010cf4:	2b7a      	cmp	r3, #122	; 0x7a
 8010cf6:	d802      	bhi.n	8010cfe <create_name+0x13a>
 8010cf8:	7ffb      	ldrb	r3, [r7, #31]
 8010cfa:	3b20      	subs	r3, #32
 8010cfc:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8010cfe:	693b      	ldr	r3, [r7, #16]
 8010d00:	1c5a      	adds	r2, r3, #1
 8010d02:	613a      	str	r2, [r7, #16]
 8010d04:	68ba      	ldr	r2, [r7, #8]
 8010d06:	4413      	add	r3, r2
 8010d08:	7ffa      	ldrb	r2, [r7, #31]
 8010d0a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8010d0c:	e7a6      	b.n	8010c5c <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010d0e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8010d10:	68fa      	ldr	r2, [r7, #12]
 8010d12:	697b      	ldr	r3, [r7, #20]
 8010d14:	441a      	add	r2, r3
 8010d16:	683b      	ldr	r3, [r7, #0]
 8010d18:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8010d1a:	693b      	ldr	r3, [r7, #16]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d101      	bne.n	8010d24 <create_name+0x160>
 8010d20:	2306      	movs	r3, #6
 8010d22:	e010      	b.n	8010d46 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	781b      	ldrb	r3, [r3, #0]
 8010d28:	2be5      	cmp	r3, #229	; 0xe5
 8010d2a:	d102      	bne.n	8010d32 <create_name+0x16e>
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	2205      	movs	r2, #5
 8010d30:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010d32:	7ffb      	ldrb	r3, [r7, #31]
 8010d34:	2b20      	cmp	r3, #32
 8010d36:	d801      	bhi.n	8010d3c <create_name+0x178>
 8010d38:	2204      	movs	r2, #4
 8010d3a:	e000      	b.n	8010d3e <create_name+0x17a>
 8010d3c:	2200      	movs	r2, #0
 8010d3e:	68bb      	ldr	r3, [r7, #8]
 8010d40:	330b      	adds	r3, #11
 8010d42:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010d44:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8010d46:	4618      	mov	r0, r3
 8010d48:	3720      	adds	r7, #32
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	bf00      	nop
 8010d50:	080184c4 	.word	0x080184c4
 8010d54:	08018474 	.word	0x08018474

08010d58 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	b086      	sub	sp, #24
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
 8010d60:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010d66:	693b      	ldr	r3, [r7, #16]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8010d6c:	683b      	ldr	r3, [r7, #0]
 8010d6e:	781b      	ldrb	r3, [r3, #0]
 8010d70:	2b2f      	cmp	r3, #47	; 0x2f
 8010d72:	d00b      	beq.n	8010d8c <follow_path+0x34>
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	781b      	ldrb	r3, [r3, #0]
 8010d78:	2b5c      	cmp	r3, #92	; 0x5c
 8010d7a:	d007      	beq.n	8010d8c <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	699a      	ldr	r2, [r3, #24]
 8010d80:	693b      	ldr	r3, [r7, #16]
 8010d82:	609a      	str	r2, [r3, #8]
 8010d84:	e00d      	b.n	8010da2 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	3301      	adds	r3, #1
 8010d8a:	603b      	str	r3, [r7, #0]
 8010d8c:	683b      	ldr	r3, [r7, #0]
 8010d8e:	781b      	ldrb	r3, [r3, #0]
 8010d90:	2b2f      	cmp	r3, #47	; 0x2f
 8010d92:	d0f8      	beq.n	8010d86 <follow_path+0x2e>
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	781b      	ldrb	r3, [r3, #0]
 8010d98:	2b5c      	cmp	r3, #92	; 0x5c
 8010d9a:	d0f4      	beq.n	8010d86 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8010d9c:	693b      	ldr	r3, [r7, #16]
 8010d9e:	2200      	movs	r2, #0
 8010da0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010da2:	683b      	ldr	r3, [r7, #0]
 8010da4:	781b      	ldrb	r3, [r3, #0]
 8010da6:	2b1f      	cmp	r3, #31
 8010da8:	d80a      	bhi.n	8010dc0 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	2280      	movs	r2, #128	; 0x80
 8010dae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8010db2:	2100      	movs	r1, #0
 8010db4:	6878      	ldr	r0, [r7, #4]
 8010db6:	f7ff fc1e 	bl	80105f6 <dir_sdi>
 8010dba:	4603      	mov	r3, r0
 8010dbc:	75fb      	strb	r3, [r7, #23]
 8010dbe:	e05b      	b.n	8010e78 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010dc0:	463b      	mov	r3, r7
 8010dc2:	4619      	mov	r1, r3
 8010dc4:	6878      	ldr	r0, [r7, #4]
 8010dc6:	f7ff fefd 	bl	8010bc4 <create_name>
 8010dca:	4603      	mov	r3, r0
 8010dcc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010dce:	7dfb      	ldrb	r3, [r7, #23]
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d14c      	bne.n	8010e6e <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010dd4:	6878      	ldr	r0, [r7, #4]
 8010dd6:	f7ff fe50 	bl	8010a7a <dir_find>
 8010dda:	4603      	mov	r3, r0
 8010ddc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010de4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010de6:	7dfb      	ldrb	r3, [r7, #23]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d01b      	beq.n	8010e24 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010dec:	7dfb      	ldrb	r3, [r7, #23]
 8010dee:	2b04      	cmp	r3, #4
 8010df0:	d13f      	bne.n	8010e72 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8010df2:	7afb      	ldrb	r3, [r7, #11]
 8010df4:	f003 0320 	and.w	r3, r3, #32
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d00b      	beq.n	8010e14 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8010dfc:	7afb      	ldrb	r3, [r7, #11]
 8010dfe:	f003 0304 	and.w	r3, r3, #4
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d031      	beq.n	8010e6a <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	2280      	movs	r2, #128	; 0x80
 8010e0a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8010e12:	e02e      	b.n	8010e72 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010e14:	7afb      	ldrb	r3, [r7, #11]
 8010e16:	f003 0304 	and.w	r3, r3, #4
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d129      	bne.n	8010e72 <follow_path+0x11a>
 8010e1e:	2305      	movs	r3, #5
 8010e20:	75fb      	strb	r3, [r7, #23]
				break;
 8010e22:	e026      	b.n	8010e72 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010e24:	7afb      	ldrb	r3, [r7, #11]
 8010e26:	f003 0304 	and.w	r3, r3, #4
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d123      	bne.n	8010e76 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010e2e:	693b      	ldr	r3, [r7, #16]
 8010e30:	799b      	ldrb	r3, [r3, #6]
 8010e32:	f003 0310 	and.w	r3, r3, #16
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d102      	bne.n	8010e40 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8010e3a:	2305      	movs	r3, #5
 8010e3c:	75fb      	strb	r3, [r7, #23]
 8010e3e:	e01b      	b.n	8010e78 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	695b      	ldr	r3, [r3, #20]
 8010e4a:	68fa      	ldr	r2, [r7, #12]
 8010e4c:	8992      	ldrh	r2, [r2, #12]
 8010e4e:	fbb3 f0f2 	udiv	r0, r3, r2
 8010e52:	fb02 f200 	mul.w	r2, r2, r0
 8010e56:	1a9b      	subs	r3, r3, r2
 8010e58:	440b      	add	r3, r1
 8010e5a:	4619      	mov	r1, r3
 8010e5c:	68f8      	ldr	r0, [r7, #12]
 8010e5e:	f7ff fd70 	bl	8010942 <ld_clust>
 8010e62:	4602      	mov	r2, r0
 8010e64:	693b      	ldr	r3, [r7, #16]
 8010e66:	609a      	str	r2, [r3, #8]
 8010e68:	e7aa      	b.n	8010dc0 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8010e6a:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010e6c:	e7a8      	b.n	8010dc0 <follow_path+0x68>
			if (res != FR_OK) break;
 8010e6e:	bf00      	nop
 8010e70:	e002      	b.n	8010e78 <follow_path+0x120>
				break;
 8010e72:	bf00      	nop
 8010e74:	e000      	b.n	8010e78 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010e76:	bf00      	nop
			}
		}
	}

	return res;
 8010e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	3718      	adds	r7, #24
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	bd80      	pop	{r7, pc}

08010e82 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010e82:	b480      	push	{r7}
 8010e84:	b087      	sub	sp, #28
 8010e86:	af00      	add	r7, sp, #0
 8010e88:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8010e8e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d031      	beq.n	8010efc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	617b      	str	r3, [r7, #20]
 8010e9e:	e002      	b.n	8010ea6 <get_ldnumber+0x24>
 8010ea0:	697b      	ldr	r3, [r7, #20]
 8010ea2:	3301      	adds	r3, #1
 8010ea4:	617b      	str	r3, [r7, #20]
 8010ea6:	697b      	ldr	r3, [r7, #20]
 8010ea8:	781b      	ldrb	r3, [r3, #0]
 8010eaa:	2b20      	cmp	r3, #32
 8010eac:	d903      	bls.n	8010eb6 <get_ldnumber+0x34>
 8010eae:	697b      	ldr	r3, [r7, #20]
 8010eb0:	781b      	ldrb	r3, [r3, #0]
 8010eb2:	2b3a      	cmp	r3, #58	; 0x3a
 8010eb4:	d1f4      	bne.n	8010ea0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010eb6:	697b      	ldr	r3, [r7, #20]
 8010eb8:	781b      	ldrb	r3, [r3, #0]
 8010eba:	2b3a      	cmp	r3, #58	; 0x3a
 8010ebc:	d11c      	bne.n	8010ef8 <get_ldnumber+0x76>
			tp = *path;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	1c5a      	adds	r2, r3, #1
 8010ec8:	60fa      	str	r2, [r7, #12]
 8010eca:	781b      	ldrb	r3, [r3, #0]
 8010ecc:	3b30      	subs	r3, #48	; 0x30
 8010ece:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010ed0:	68bb      	ldr	r3, [r7, #8]
 8010ed2:	2b09      	cmp	r3, #9
 8010ed4:	d80e      	bhi.n	8010ef4 <get_ldnumber+0x72>
 8010ed6:	68fa      	ldr	r2, [r7, #12]
 8010ed8:	697b      	ldr	r3, [r7, #20]
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d10a      	bne.n	8010ef4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010ede:	68bb      	ldr	r3, [r7, #8]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d107      	bne.n	8010ef4 <get_ldnumber+0x72>
					vol = (int)i;
 8010ee4:	68bb      	ldr	r3, [r7, #8]
 8010ee6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010ee8:	697b      	ldr	r3, [r7, #20]
 8010eea:	3301      	adds	r3, #1
 8010eec:	617b      	str	r3, [r7, #20]
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	697a      	ldr	r2, [r7, #20]
 8010ef2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010ef4:	693b      	ldr	r3, [r7, #16]
 8010ef6:	e002      	b.n	8010efe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010ef8:	2300      	movs	r3, #0
 8010efa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010efc:	693b      	ldr	r3, [r7, #16]
}
 8010efe:	4618      	mov	r0, r3
 8010f00:	371c      	adds	r7, #28
 8010f02:	46bd      	mov	sp, r7
 8010f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f08:	4770      	bx	lr
	...

08010f0c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b082      	sub	sp, #8
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	6078      	str	r0, [r7, #4]
 8010f14:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	2200      	movs	r2, #0
 8010f1a:	70da      	strb	r2, [r3, #3]
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8010f22:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010f24:	6839      	ldr	r1, [r7, #0]
 8010f26:	6878      	ldr	r0, [r7, #4]
 8010f28:	f7fe ff8c 	bl	800fe44 <move_window>
 8010f2c:	4603      	mov	r3, r0
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d001      	beq.n	8010f36 <check_fs+0x2a>
 8010f32:	2304      	movs	r3, #4
 8010f34:	e038      	b.n	8010fa8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	3338      	adds	r3, #56	; 0x38
 8010f3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010f3e:	4618      	mov	r0, r3
 8010f40:	f7fe fcd0 	bl	800f8e4 <ld_word>
 8010f44:	4603      	mov	r3, r0
 8010f46:	461a      	mov	r2, r3
 8010f48:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010f4c:	429a      	cmp	r2, r3
 8010f4e:	d001      	beq.n	8010f54 <check_fs+0x48>
 8010f50:	2303      	movs	r3, #3
 8010f52:	e029      	b.n	8010fa8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010f5a:	2be9      	cmp	r3, #233	; 0xe9
 8010f5c:	d009      	beq.n	8010f72 <check_fs+0x66>
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010f64:	2beb      	cmp	r3, #235	; 0xeb
 8010f66:	d11e      	bne.n	8010fa6 <check_fs+0x9a>
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010f6e:	2b90      	cmp	r3, #144	; 0x90
 8010f70:	d119      	bne.n	8010fa6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	3338      	adds	r3, #56	; 0x38
 8010f76:	3336      	adds	r3, #54	; 0x36
 8010f78:	4618      	mov	r0, r3
 8010f7a:	f7fe fccb 	bl	800f914 <ld_dword>
 8010f7e:	4603      	mov	r3, r0
 8010f80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010f84:	4a0a      	ldr	r2, [pc, #40]	; (8010fb0 <check_fs+0xa4>)
 8010f86:	4293      	cmp	r3, r2
 8010f88:	d101      	bne.n	8010f8e <check_fs+0x82>
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	e00c      	b.n	8010fa8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	3338      	adds	r3, #56	; 0x38
 8010f92:	3352      	adds	r3, #82	; 0x52
 8010f94:	4618      	mov	r0, r3
 8010f96:	f7fe fcbd 	bl	800f914 <ld_dword>
 8010f9a:	4602      	mov	r2, r0
 8010f9c:	4b05      	ldr	r3, [pc, #20]	; (8010fb4 <check_fs+0xa8>)
 8010f9e:	429a      	cmp	r2, r3
 8010fa0:	d101      	bne.n	8010fa6 <check_fs+0x9a>
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	e000      	b.n	8010fa8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010fa6:	2302      	movs	r3, #2
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3708      	adds	r7, #8
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	00544146 	.word	0x00544146
 8010fb4:	33544146 	.word	0x33544146

08010fb8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b096      	sub	sp, #88	; 0x58
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	60f8      	str	r0, [r7, #12]
 8010fc0:	60b9      	str	r1, [r7, #8]
 8010fc2:	4613      	mov	r3, r2
 8010fc4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010fc6:	68bb      	ldr	r3, [r7, #8]
 8010fc8:	2200      	movs	r2, #0
 8010fca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010fcc:	68f8      	ldr	r0, [r7, #12]
 8010fce:	f7ff ff58 	bl	8010e82 <get_ldnumber>
 8010fd2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010fd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	da01      	bge.n	8010fde <find_volume+0x26>
 8010fda:	230b      	movs	r3, #11
 8010fdc:	e268      	b.n	80114b0 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010fde:	4ab0      	ldr	r2, [pc, #704]	; (80112a0 <find_volume+0x2e8>)
 8010fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fe6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d101      	bne.n	8010ff2 <find_volume+0x3a>
 8010fee:	230c      	movs	r3, #12
 8010ff0:	e25e      	b.n	80114b0 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8010ff2:	68bb      	ldr	r3, [r7, #8]
 8010ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ff6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010ff8:	79fb      	ldrb	r3, [r7, #7]
 8010ffa:	f023 0301 	bic.w	r3, r3, #1
 8010ffe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011002:	781b      	ldrb	r3, [r3, #0]
 8011004:	2b00      	cmp	r3, #0
 8011006:	d01a      	beq.n	801103e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801100a:	785b      	ldrb	r3, [r3, #1]
 801100c:	4618      	mov	r0, r3
 801100e:	f7fe fbcb 	bl	800f7a8 <disk_status>
 8011012:	4603      	mov	r3, r0
 8011014:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011018:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801101c:	f003 0301 	and.w	r3, r3, #1
 8011020:	2b00      	cmp	r3, #0
 8011022:	d10c      	bne.n	801103e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011024:	79fb      	ldrb	r3, [r7, #7]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d007      	beq.n	801103a <find_volume+0x82>
 801102a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801102e:	f003 0304 	and.w	r3, r3, #4
 8011032:	2b00      	cmp	r3, #0
 8011034:	d001      	beq.n	801103a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011036:	230a      	movs	r3, #10
 8011038:	e23a      	b.n	80114b0 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 801103a:	2300      	movs	r3, #0
 801103c:	e238      	b.n	80114b0 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801103e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011040:	2200      	movs	r2, #0
 8011042:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011046:	b2da      	uxtb	r2, r3
 8011048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801104a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801104c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801104e:	785b      	ldrb	r3, [r3, #1]
 8011050:	4618      	mov	r0, r3
 8011052:	f7fe fbc3 	bl	800f7dc <disk_initialize>
 8011056:	4603      	mov	r3, r0
 8011058:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801105c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011060:	f003 0301 	and.w	r3, r3, #1
 8011064:	2b00      	cmp	r3, #0
 8011066:	d001      	beq.n	801106c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011068:	2303      	movs	r3, #3
 801106a:	e221      	b.n	80114b0 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801106c:	79fb      	ldrb	r3, [r7, #7]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d007      	beq.n	8011082 <find_volume+0xca>
 8011072:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011076:	f003 0304 	and.w	r3, r3, #4
 801107a:	2b00      	cmp	r3, #0
 801107c:	d001      	beq.n	8011082 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801107e:	230a      	movs	r3, #10
 8011080:	e216      	b.n	80114b0 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8011082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011084:	7858      	ldrb	r0, [r3, #1]
 8011086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011088:	330c      	adds	r3, #12
 801108a:	461a      	mov	r2, r3
 801108c:	2102      	movs	r1, #2
 801108e:	f7fe fc0b 	bl	800f8a8 <disk_ioctl>
 8011092:	4603      	mov	r3, r0
 8011094:	2b00      	cmp	r3, #0
 8011096:	d001      	beq.n	801109c <find_volume+0xe4>
 8011098:	2301      	movs	r3, #1
 801109a:	e209      	b.n	80114b0 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 801109c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801109e:	899b      	ldrh	r3, [r3, #12]
 80110a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80110a4:	d80d      	bhi.n	80110c2 <find_volume+0x10a>
 80110a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110a8:	899b      	ldrh	r3, [r3, #12]
 80110aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80110ae:	d308      	bcc.n	80110c2 <find_volume+0x10a>
 80110b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110b2:	899b      	ldrh	r3, [r3, #12]
 80110b4:	461a      	mov	r2, r3
 80110b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110b8:	899b      	ldrh	r3, [r3, #12]
 80110ba:	3b01      	subs	r3, #1
 80110bc:	4013      	ands	r3, r2
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d001      	beq.n	80110c6 <find_volume+0x10e>
 80110c2:	2301      	movs	r3, #1
 80110c4:	e1f4      	b.n	80114b0 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80110c6:	2300      	movs	r3, #0
 80110c8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80110ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80110cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80110ce:	f7ff ff1d 	bl	8010f0c <check_fs>
 80110d2:	4603      	mov	r3, r0
 80110d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80110d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80110dc:	2b02      	cmp	r3, #2
 80110de:	d14b      	bne.n	8011178 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80110e0:	2300      	movs	r3, #0
 80110e2:	643b      	str	r3, [r7, #64]	; 0x40
 80110e4:	e01f      	b.n	8011126 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80110e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110e8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80110ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80110ee:	011b      	lsls	r3, r3, #4
 80110f0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80110f4:	4413      	add	r3, r2
 80110f6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80110f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110fa:	3304      	adds	r3, #4
 80110fc:	781b      	ldrb	r3, [r3, #0]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d006      	beq.n	8011110 <find_volume+0x158>
 8011102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011104:	3308      	adds	r3, #8
 8011106:	4618      	mov	r0, r3
 8011108:	f7fe fc04 	bl	800f914 <ld_dword>
 801110c:	4602      	mov	r2, r0
 801110e:	e000      	b.n	8011112 <find_volume+0x15a>
 8011110:	2200      	movs	r2, #0
 8011112:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011114:	009b      	lsls	r3, r3, #2
 8011116:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801111a:	440b      	add	r3, r1
 801111c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011122:	3301      	adds	r3, #1
 8011124:	643b      	str	r3, [r7, #64]	; 0x40
 8011126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011128:	2b03      	cmp	r3, #3
 801112a:	d9dc      	bls.n	80110e6 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801112c:	2300      	movs	r3, #0
 801112e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8011130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011132:	2b00      	cmp	r3, #0
 8011134:	d002      	beq.n	801113c <find_volume+0x184>
 8011136:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011138:	3b01      	subs	r3, #1
 801113a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801113c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801113e:	009b      	lsls	r3, r3, #2
 8011140:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8011144:	4413      	add	r3, r2
 8011146:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801114a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801114c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801114e:	2b00      	cmp	r3, #0
 8011150:	d005      	beq.n	801115e <find_volume+0x1a6>
 8011152:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011154:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011156:	f7ff fed9 	bl	8010f0c <check_fs>
 801115a:	4603      	mov	r3, r0
 801115c:	e000      	b.n	8011160 <find_volume+0x1a8>
 801115e:	2303      	movs	r3, #3
 8011160:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011164:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011168:	2b01      	cmp	r3, #1
 801116a:	d905      	bls.n	8011178 <find_volume+0x1c0>
 801116c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801116e:	3301      	adds	r3, #1
 8011170:	643b      	str	r3, [r7, #64]	; 0x40
 8011172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011174:	2b03      	cmp	r3, #3
 8011176:	d9e1      	bls.n	801113c <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011178:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801117c:	2b04      	cmp	r3, #4
 801117e:	d101      	bne.n	8011184 <find_volume+0x1cc>
 8011180:	2301      	movs	r3, #1
 8011182:	e195      	b.n	80114b0 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011184:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011188:	2b01      	cmp	r3, #1
 801118a:	d901      	bls.n	8011190 <find_volume+0x1d8>
 801118c:	230d      	movs	r3, #13
 801118e:	e18f      	b.n	80114b0 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011192:	3338      	adds	r3, #56	; 0x38
 8011194:	330b      	adds	r3, #11
 8011196:	4618      	mov	r0, r3
 8011198:	f7fe fba4 	bl	800f8e4 <ld_word>
 801119c:	4603      	mov	r3, r0
 801119e:	461a      	mov	r2, r3
 80111a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111a2:	899b      	ldrh	r3, [r3, #12]
 80111a4:	429a      	cmp	r2, r3
 80111a6:	d001      	beq.n	80111ac <find_volume+0x1f4>
 80111a8:	230d      	movs	r3, #13
 80111aa:	e181      	b.n	80114b0 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80111ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111ae:	3338      	adds	r3, #56	; 0x38
 80111b0:	3316      	adds	r3, #22
 80111b2:	4618      	mov	r0, r3
 80111b4:	f7fe fb96 	bl	800f8e4 <ld_word>
 80111b8:	4603      	mov	r3, r0
 80111ba:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80111bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d106      	bne.n	80111d0 <find_volume+0x218>
 80111c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111c4:	3338      	adds	r3, #56	; 0x38
 80111c6:	3324      	adds	r3, #36	; 0x24
 80111c8:	4618      	mov	r0, r3
 80111ca:	f7fe fba3 	bl	800f914 <ld_dword>
 80111ce:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80111d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80111d4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80111d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111d8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80111dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111de:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80111e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111e2:	789b      	ldrb	r3, [r3, #2]
 80111e4:	2b01      	cmp	r3, #1
 80111e6:	d005      	beq.n	80111f4 <find_volume+0x23c>
 80111e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111ea:	789b      	ldrb	r3, [r3, #2]
 80111ec:	2b02      	cmp	r3, #2
 80111ee:	d001      	beq.n	80111f4 <find_volume+0x23c>
 80111f0:	230d      	movs	r3, #13
 80111f2:	e15d      	b.n	80114b0 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80111f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111f6:	789b      	ldrb	r3, [r3, #2]
 80111f8:	461a      	mov	r2, r3
 80111fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80111fc:	fb02 f303 	mul.w	r3, r2, r3
 8011200:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8011202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011204:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011208:	b29a      	uxth	r2, r3
 801120a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801120c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801120e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011210:	895b      	ldrh	r3, [r3, #10]
 8011212:	2b00      	cmp	r3, #0
 8011214:	d008      	beq.n	8011228 <find_volume+0x270>
 8011216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011218:	895b      	ldrh	r3, [r3, #10]
 801121a:	461a      	mov	r2, r3
 801121c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801121e:	895b      	ldrh	r3, [r3, #10]
 8011220:	3b01      	subs	r3, #1
 8011222:	4013      	ands	r3, r2
 8011224:	2b00      	cmp	r3, #0
 8011226:	d001      	beq.n	801122c <find_volume+0x274>
 8011228:	230d      	movs	r3, #13
 801122a:	e141      	b.n	80114b0 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801122c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801122e:	3338      	adds	r3, #56	; 0x38
 8011230:	3311      	adds	r3, #17
 8011232:	4618      	mov	r0, r3
 8011234:	f7fe fb56 	bl	800f8e4 <ld_word>
 8011238:	4603      	mov	r3, r0
 801123a:	461a      	mov	r2, r3
 801123c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801123e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011242:	891b      	ldrh	r3, [r3, #8]
 8011244:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011246:	8992      	ldrh	r2, [r2, #12]
 8011248:	0952      	lsrs	r2, r2, #5
 801124a:	b292      	uxth	r2, r2
 801124c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011250:	fb02 f201 	mul.w	r2, r2, r1
 8011254:	1a9b      	subs	r3, r3, r2
 8011256:	b29b      	uxth	r3, r3
 8011258:	2b00      	cmp	r3, #0
 801125a:	d001      	beq.n	8011260 <find_volume+0x2a8>
 801125c:	230d      	movs	r3, #13
 801125e:	e127      	b.n	80114b0 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011262:	3338      	adds	r3, #56	; 0x38
 8011264:	3313      	adds	r3, #19
 8011266:	4618      	mov	r0, r3
 8011268:	f7fe fb3c 	bl	800f8e4 <ld_word>
 801126c:	4603      	mov	r3, r0
 801126e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011270:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011272:	2b00      	cmp	r3, #0
 8011274:	d106      	bne.n	8011284 <find_volume+0x2cc>
 8011276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011278:	3338      	adds	r3, #56	; 0x38
 801127a:	3320      	adds	r3, #32
 801127c:	4618      	mov	r0, r3
 801127e:	f7fe fb49 	bl	800f914 <ld_dword>
 8011282:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011286:	3338      	adds	r3, #56	; 0x38
 8011288:	330e      	adds	r3, #14
 801128a:	4618      	mov	r0, r3
 801128c:	f7fe fb2a 	bl	800f8e4 <ld_word>
 8011290:	4603      	mov	r3, r0
 8011292:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011294:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011296:	2b00      	cmp	r3, #0
 8011298:	d104      	bne.n	80112a4 <find_volume+0x2ec>
 801129a:	230d      	movs	r3, #13
 801129c:	e108      	b.n	80114b0 <find_volume+0x4f8>
 801129e:	bf00      	nop
 80112a0:	2003c460 	.word	0x2003c460

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80112a4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80112a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80112a8:	4413      	add	r3, r2
 80112aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112ac:	8911      	ldrh	r1, [r2, #8]
 80112ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112b0:	8992      	ldrh	r2, [r2, #12]
 80112b2:	0952      	lsrs	r2, r2, #5
 80112b4:	b292      	uxth	r2, r2
 80112b6:	fbb1 f2f2 	udiv	r2, r1, r2
 80112ba:	b292      	uxth	r2, r2
 80112bc:	4413      	add	r3, r2
 80112be:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80112c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80112c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112c4:	429a      	cmp	r2, r3
 80112c6:	d201      	bcs.n	80112cc <find_volume+0x314>
 80112c8:	230d      	movs	r3, #13
 80112ca:	e0f1      	b.n	80114b0 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80112cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80112ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112d0:	1ad3      	subs	r3, r2, r3
 80112d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112d4:	8952      	ldrh	r2, [r2, #10]
 80112d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80112da:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80112dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d101      	bne.n	80112e6 <find_volume+0x32e>
 80112e2:	230d      	movs	r3, #13
 80112e4:	e0e4      	b.n	80114b0 <find_volume+0x4f8>
		fmt = FS_FAT32;
 80112e6:	2303      	movs	r3, #3
 80112e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80112ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ee:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80112f2:	4293      	cmp	r3, r2
 80112f4:	d802      	bhi.n	80112fc <find_volume+0x344>
 80112f6:	2302      	movs	r3, #2
 80112f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80112fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112fe:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011302:	4293      	cmp	r3, r2
 8011304:	d802      	bhi.n	801130c <find_volume+0x354>
 8011306:	2301      	movs	r3, #1
 8011308:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801130e:	1c9a      	adds	r2, r3, #2
 8011310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011312:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8011314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011316:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011318:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801131a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801131c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801131e:	441a      	add	r2, r3
 8011320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011322:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8011324:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011328:	441a      	add	r2, r3
 801132a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801132c:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 801132e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011332:	2b03      	cmp	r3, #3
 8011334:	d11e      	bne.n	8011374 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011338:	3338      	adds	r3, #56	; 0x38
 801133a:	332a      	adds	r3, #42	; 0x2a
 801133c:	4618      	mov	r0, r3
 801133e:	f7fe fad1 	bl	800f8e4 <ld_word>
 8011342:	4603      	mov	r3, r0
 8011344:	2b00      	cmp	r3, #0
 8011346:	d001      	beq.n	801134c <find_volume+0x394>
 8011348:	230d      	movs	r3, #13
 801134a:	e0b1      	b.n	80114b0 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801134c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801134e:	891b      	ldrh	r3, [r3, #8]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d001      	beq.n	8011358 <find_volume+0x3a0>
 8011354:	230d      	movs	r3, #13
 8011356:	e0ab      	b.n	80114b0 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801135a:	3338      	adds	r3, #56	; 0x38
 801135c:	332c      	adds	r3, #44	; 0x2c
 801135e:	4618      	mov	r0, r3
 8011360:	f7fe fad8 	bl	800f914 <ld_dword>
 8011364:	4602      	mov	r2, r0
 8011366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011368:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801136a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801136c:	69db      	ldr	r3, [r3, #28]
 801136e:	009b      	lsls	r3, r3, #2
 8011370:	647b      	str	r3, [r7, #68]	; 0x44
 8011372:	e01f      	b.n	80113b4 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8011374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011376:	891b      	ldrh	r3, [r3, #8]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d101      	bne.n	8011380 <find_volume+0x3c8>
 801137c:	230d      	movs	r3, #13
 801137e:	e097      	b.n	80114b0 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8011380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011382:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011384:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011386:	441a      	add	r2, r3
 8011388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801138a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801138c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011390:	2b02      	cmp	r3, #2
 8011392:	d103      	bne.n	801139c <find_volume+0x3e4>
 8011394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011396:	69db      	ldr	r3, [r3, #28]
 8011398:	005b      	lsls	r3, r3, #1
 801139a:	e00a      	b.n	80113b2 <find_volume+0x3fa>
 801139c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801139e:	69da      	ldr	r2, [r3, #28]
 80113a0:	4613      	mov	r3, r2
 80113a2:	005b      	lsls	r3, r3, #1
 80113a4:	4413      	add	r3, r2
 80113a6:	085a      	lsrs	r2, r3, #1
 80113a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113aa:	69db      	ldr	r3, [r3, #28]
 80113ac:	f003 0301 	and.w	r3, r3, #1
 80113b0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80113b2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80113b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113b6:	6a1a      	ldr	r2, [r3, #32]
 80113b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113ba:	899b      	ldrh	r3, [r3, #12]
 80113bc:	4619      	mov	r1, r3
 80113be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80113c0:	440b      	add	r3, r1
 80113c2:	3b01      	subs	r3, #1
 80113c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80113c6:	8989      	ldrh	r1, [r1, #12]
 80113c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80113cc:	429a      	cmp	r2, r3
 80113ce:	d201      	bcs.n	80113d4 <find_volume+0x41c>
 80113d0:	230d      	movs	r3, #13
 80113d2:	e06d      	b.n	80114b0 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80113d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113d6:	f04f 32ff 	mov.w	r2, #4294967295
 80113da:	615a      	str	r2, [r3, #20]
 80113dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113de:	695a      	ldr	r2, [r3, #20]
 80113e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113e2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80113e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113e6:	2280      	movs	r2, #128	; 0x80
 80113e8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80113ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113ee:	2b03      	cmp	r3, #3
 80113f0:	d149      	bne.n	8011486 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80113f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113f4:	3338      	adds	r3, #56	; 0x38
 80113f6:	3330      	adds	r3, #48	; 0x30
 80113f8:	4618      	mov	r0, r3
 80113fa:	f7fe fa73 	bl	800f8e4 <ld_word>
 80113fe:	4603      	mov	r3, r0
 8011400:	2b01      	cmp	r3, #1
 8011402:	d140      	bne.n	8011486 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011404:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011406:	3301      	adds	r3, #1
 8011408:	4619      	mov	r1, r3
 801140a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801140c:	f7fe fd1a 	bl	800fe44 <move_window>
 8011410:	4603      	mov	r3, r0
 8011412:	2b00      	cmp	r3, #0
 8011414:	d137      	bne.n	8011486 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8011416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011418:	2200      	movs	r2, #0
 801141a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801141c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801141e:	3338      	adds	r3, #56	; 0x38
 8011420:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011424:	4618      	mov	r0, r3
 8011426:	f7fe fa5d 	bl	800f8e4 <ld_word>
 801142a:	4603      	mov	r3, r0
 801142c:	461a      	mov	r2, r3
 801142e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8011432:	429a      	cmp	r2, r3
 8011434:	d127      	bne.n	8011486 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011438:	3338      	adds	r3, #56	; 0x38
 801143a:	4618      	mov	r0, r3
 801143c:	f7fe fa6a 	bl	800f914 <ld_dword>
 8011440:	4602      	mov	r2, r0
 8011442:	4b1d      	ldr	r3, [pc, #116]	; (80114b8 <find_volume+0x500>)
 8011444:	429a      	cmp	r2, r3
 8011446:	d11e      	bne.n	8011486 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801144a:	3338      	adds	r3, #56	; 0x38
 801144c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011450:	4618      	mov	r0, r3
 8011452:	f7fe fa5f 	bl	800f914 <ld_dword>
 8011456:	4602      	mov	r2, r0
 8011458:	4b18      	ldr	r3, [pc, #96]	; (80114bc <find_volume+0x504>)
 801145a:	429a      	cmp	r2, r3
 801145c:	d113      	bne.n	8011486 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801145e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011460:	3338      	adds	r3, #56	; 0x38
 8011462:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8011466:	4618      	mov	r0, r3
 8011468:	f7fe fa54 	bl	800f914 <ld_dword>
 801146c:	4602      	mov	r2, r0
 801146e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011470:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011474:	3338      	adds	r3, #56	; 0x38
 8011476:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801147a:	4618      	mov	r0, r3
 801147c:	f7fe fa4a 	bl	800f914 <ld_dword>
 8011480:	4602      	mov	r2, r0
 8011482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011484:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011488:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801148c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801148e:	4b0c      	ldr	r3, [pc, #48]	; (80114c0 <find_volume+0x508>)
 8011490:	881b      	ldrh	r3, [r3, #0]
 8011492:	3301      	adds	r3, #1
 8011494:	b29a      	uxth	r2, r3
 8011496:	4b0a      	ldr	r3, [pc, #40]	; (80114c0 <find_volume+0x508>)
 8011498:	801a      	strh	r2, [r3, #0]
 801149a:	4b09      	ldr	r3, [pc, #36]	; (80114c0 <find_volume+0x508>)
 801149c:	881a      	ldrh	r2, [r3, #0]
 801149e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114a0:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 80114a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114a4:	2200      	movs	r2, #0
 80114a6:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80114a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80114aa:	f7fe fc63 	bl	800fd74 <clear_lock>
#endif
	return FR_OK;
 80114ae:	2300      	movs	r3, #0
}
 80114b0:	4618      	mov	r0, r3
 80114b2:	3758      	adds	r7, #88	; 0x58
 80114b4:	46bd      	mov	sp, r7
 80114b6:	bd80      	pop	{r7, pc}
 80114b8:	41615252 	.word	0x41615252
 80114bc:	61417272 	.word	0x61417272
 80114c0:	2003c464 	.word	0x2003c464

080114c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b084      	sub	sp, #16
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
 80114cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80114ce:	2309      	movs	r3, #9
 80114d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d01c      	beq.n	8011512 <validate+0x4e>
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d018      	beq.n	8011512 <validate+0x4e>
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	781b      	ldrb	r3, [r3, #0]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d013      	beq.n	8011512 <validate+0x4e>
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	889a      	ldrh	r2, [r3, #4]
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	88db      	ldrh	r3, [r3, #6]
 80114f4:	429a      	cmp	r2, r3
 80114f6:	d10c      	bne.n	8011512 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	785b      	ldrb	r3, [r3, #1]
 80114fe:	4618      	mov	r0, r3
 8011500:	f7fe f952 	bl	800f7a8 <disk_status>
 8011504:	4603      	mov	r3, r0
 8011506:	f003 0301 	and.w	r3, r3, #1
 801150a:	2b00      	cmp	r3, #0
 801150c:	d101      	bne.n	8011512 <validate+0x4e>
			res = FR_OK;
 801150e:	2300      	movs	r3, #0
 8011510:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8011512:	7bfb      	ldrb	r3, [r7, #15]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d102      	bne.n	801151e <validate+0x5a>
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	e000      	b.n	8011520 <validate+0x5c>
 801151e:	2300      	movs	r3, #0
 8011520:	683a      	ldr	r2, [r7, #0]
 8011522:	6013      	str	r3, [r2, #0]
	return res;
 8011524:	7bfb      	ldrb	r3, [r7, #15]
}
 8011526:	4618      	mov	r0, r3
 8011528:	3710      	adds	r7, #16
 801152a:	46bd      	mov	sp, r7
 801152c:	bd80      	pop	{r7, pc}
	...

08011530 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011530:	b580      	push	{r7, lr}
 8011532:	b088      	sub	sp, #32
 8011534:	af00      	add	r7, sp, #0
 8011536:	60f8      	str	r0, [r7, #12]
 8011538:	60b9      	str	r1, [r7, #8]
 801153a:	4613      	mov	r3, r2
 801153c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8011542:	f107 0310 	add.w	r3, r7, #16
 8011546:	4618      	mov	r0, r3
 8011548:	f7ff fc9b 	bl	8010e82 <get_ldnumber>
 801154c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801154e:	69fb      	ldr	r3, [r7, #28]
 8011550:	2b00      	cmp	r3, #0
 8011552:	da01      	bge.n	8011558 <f_mount+0x28>
 8011554:	230b      	movs	r3, #11
 8011556:	e02b      	b.n	80115b0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011558:	4a17      	ldr	r2, [pc, #92]	; (80115b8 <f_mount+0x88>)
 801155a:	69fb      	ldr	r3, [r7, #28]
 801155c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011560:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011562:	69bb      	ldr	r3, [r7, #24]
 8011564:	2b00      	cmp	r3, #0
 8011566:	d005      	beq.n	8011574 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011568:	69b8      	ldr	r0, [r7, #24]
 801156a:	f7fe fc03 	bl	800fd74 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801156e:	69bb      	ldr	r3, [r7, #24]
 8011570:	2200      	movs	r2, #0
 8011572:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011574:	68fb      	ldr	r3, [r7, #12]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d002      	beq.n	8011580 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	2200      	movs	r2, #0
 801157e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011580:	68fa      	ldr	r2, [r7, #12]
 8011582:	490d      	ldr	r1, [pc, #52]	; (80115b8 <f_mount+0x88>)
 8011584:	69fb      	ldr	r3, [r7, #28]
 8011586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d002      	beq.n	8011596 <f_mount+0x66>
 8011590:	79fb      	ldrb	r3, [r7, #7]
 8011592:	2b01      	cmp	r3, #1
 8011594:	d001      	beq.n	801159a <f_mount+0x6a>
 8011596:	2300      	movs	r3, #0
 8011598:	e00a      	b.n	80115b0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801159a:	f107 010c 	add.w	r1, r7, #12
 801159e:	f107 0308 	add.w	r3, r7, #8
 80115a2:	2200      	movs	r2, #0
 80115a4:	4618      	mov	r0, r3
 80115a6:	f7ff fd07 	bl	8010fb8 <find_volume>
 80115aa:	4603      	mov	r3, r0
 80115ac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80115ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80115b0:	4618      	mov	r0, r3
 80115b2:	3720      	adds	r7, #32
 80115b4:	46bd      	mov	sp, r7
 80115b6:	bd80      	pop	{r7, pc}
 80115b8:	2003c460 	.word	0x2003c460

080115bc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b098      	sub	sp, #96	; 0x60
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	60f8      	str	r0, [r7, #12]
 80115c4:	60b9      	str	r1, [r7, #8]
 80115c6:	4613      	mov	r3, r2
 80115c8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d101      	bne.n	80115d4 <f_open+0x18>
 80115d0:	2309      	movs	r3, #9
 80115d2:	e1ba      	b.n	801194a <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80115d4:	79fb      	ldrb	r3, [r7, #7]
 80115d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80115da:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80115dc:	79fa      	ldrb	r2, [r7, #7]
 80115de:	f107 0110 	add.w	r1, r7, #16
 80115e2:	f107 0308 	add.w	r3, r7, #8
 80115e6:	4618      	mov	r0, r3
 80115e8:	f7ff fce6 	bl	8010fb8 <find_volume>
 80115ec:	4603      	mov	r3, r0
 80115ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80115f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	f040 819e 	bne.w	8011938 <f_open+0x37c>
		dj.obj.fs = fs;
 80115fc:	693b      	ldr	r3, [r7, #16]
 80115fe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8011600:	68ba      	ldr	r2, [r7, #8]
 8011602:	f107 0314 	add.w	r3, r7, #20
 8011606:	4611      	mov	r1, r2
 8011608:	4618      	mov	r0, r3
 801160a:	f7ff fba5 	bl	8010d58 <follow_path>
 801160e:	4603      	mov	r3, r0
 8011610:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011614:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011618:	2b00      	cmp	r3, #0
 801161a:	d11a      	bne.n	8011652 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801161c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011620:	b25b      	sxtb	r3, r3
 8011622:	2b00      	cmp	r3, #0
 8011624:	da03      	bge.n	801162e <f_open+0x72>
				res = FR_INVALID_NAME;
 8011626:	2306      	movs	r3, #6
 8011628:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801162c:	e011      	b.n	8011652 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801162e:	79fb      	ldrb	r3, [r7, #7]
 8011630:	f023 0301 	bic.w	r3, r3, #1
 8011634:	2b00      	cmp	r3, #0
 8011636:	bf14      	ite	ne
 8011638:	2301      	movne	r3, #1
 801163a:	2300      	moveq	r3, #0
 801163c:	b2db      	uxtb	r3, r3
 801163e:	461a      	mov	r2, r3
 8011640:	f107 0314 	add.w	r3, r7, #20
 8011644:	4611      	mov	r1, r2
 8011646:	4618      	mov	r0, r3
 8011648:	f7fe fa4c 	bl	800fae4 <chk_lock>
 801164c:	4603      	mov	r3, r0
 801164e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011652:	79fb      	ldrb	r3, [r7, #7]
 8011654:	f003 031c 	and.w	r3, r3, #28
 8011658:	2b00      	cmp	r3, #0
 801165a:	d07e      	beq.n	801175a <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 801165c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011660:	2b00      	cmp	r3, #0
 8011662:	d017      	beq.n	8011694 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011664:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011668:	2b04      	cmp	r3, #4
 801166a:	d10e      	bne.n	801168a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801166c:	f7fe fa96 	bl	800fb9c <enq_lock>
 8011670:	4603      	mov	r3, r0
 8011672:	2b00      	cmp	r3, #0
 8011674:	d006      	beq.n	8011684 <f_open+0xc8>
 8011676:	f107 0314 	add.w	r3, r7, #20
 801167a:	4618      	mov	r0, r3
 801167c:	f7ff fa52 	bl	8010b24 <dir_register>
 8011680:	4603      	mov	r3, r0
 8011682:	e000      	b.n	8011686 <f_open+0xca>
 8011684:	2312      	movs	r3, #18
 8011686:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801168a:	79fb      	ldrb	r3, [r7, #7]
 801168c:	f043 0308 	orr.w	r3, r3, #8
 8011690:	71fb      	strb	r3, [r7, #7]
 8011692:	e010      	b.n	80116b6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011694:	7ebb      	ldrb	r3, [r7, #26]
 8011696:	f003 0311 	and.w	r3, r3, #17
 801169a:	2b00      	cmp	r3, #0
 801169c:	d003      	beq.n	80116a6 <f_open+0xea>
					res = FR_DENIED;
 801169e:	2307      	movs	r3, #7
 80116a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80116a4:	e007      	b.n	80116b6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80116a6:	79fb      	ldrb	r3, [r7, #7]
 80116a8:	f003 0304 	and.w	r3, r3, #4
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d002      	beq.n	80116b6 <f_open+0xfa>
 80116b0:	2308      	movs	r3, #8
 80116b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80116b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d167      	bne.n	801178e <f_open+0x1d2>
 80116be:	79fb      	ldrb	r3, [r7, #7]
 80116c0:	f003 0308 	and.w	r3, r3, #8
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d062      	beq.n	801178e <f_open+0x1d2>
				dw = GET_FATTIME();
 80116c8:	4ba2      	ldr	r3, [pc, #648]	; (8011954 <f_open+0x398>)
 80116ca:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80116cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80116ce:	330e      	adds	r3, #14
 80116d0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80116d2:	4618      	mov	r0, r3
 80116d4:	f7fe f95c 	bl	800f990 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80116d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80116da:	3316      	adds	r3, #22
 80116dc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80116de:	4618      	mov	r0, r3
 80116e0:	f7fe f956 	bl	800f990 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80116e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80116e6:	330b      	adds	r3, #11
 80116e8:	2220      	movs	r2, #32
 80116ea:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80116ec:	693b      	ldr	r3, [r7, #16]
 80116ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80116f0:	4611      	mov	r1, r2
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7ff f925 	bl	8010942 <ld_clust>
 80116f8:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80116fa:	693b      	ldr	r3, [r7, #16]
 80116fc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80116fe:	2200      	movs	r2, #0
 8011700:	4618      	mov	r0, r3
 8011702:	f7ff f93d 	bl	8010980 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8011706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011708:	331c      	adds	r3, #28
 801170a:	2100      	movs	r1, #0
 801170c:	4618      	mov	r0, r3
 801170e:	f7fe f93f 	bl	800f990 <st_dword>
					fs->wflag = 1;
 8011712:	693b      	ldr	r3, [r7, #16]
 8011714:	2201      	movs	r2, #1
 8011716:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8011718:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801171a:	2b00      	cmp	r3, #0
 801171c:	d037      	beq.n	801178e <f_open+0x1d2>
						dw = fs->winsect;
 801171e:	693b      	ldr	r3, [r7, #16]
 8011720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011722:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8011724:	f107 0314 	add.w	r3, r7, #20
 8011728:	2200      	movs	r2, #0
 801172a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801172c:	4618      	mov	r0, r3
 801172e:	f7fe fe2d 	bl	801038c <remove_chain>
 8011732:	4603      	mov	r3, r0
 8011734:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8011738:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801173c:	2b00      	cmp	r3, #0
 801173e:	d126      	bne.n	801178e <f_open+0x1d2>
							res = move_window(fs, dw);
 8011740:	693b      	ldr	r3, [r7, #16]
 8011742:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011744:	4618      	mov	r0, r3
 8011746:	f7fe fb7d 	bl	800fe44 <move_window>
 801174a:	4603      	mov	r3, r0
 801174c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011750:	693b      	ldr	r3, [r7, #16]
 8011752:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011754:	3a01      	subs	r2, #1
 8011756:	611a      	str	r2, [r3, #16]
 8011758:	e019      	b.n	801178e <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801175a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801175e:	2b00      	cmp	r3, #0
 8011760:	d115      	bne.n	801178e <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8011762:	7ebb      	ldrb	r3, [r7, #26]
 8011764:	f003 0310 	and.w	r3, r3, #16
 8011768:	2b00      	cmp	r3, #0
 801176a:	d003      	beq.n	8011774 <f_open+0x1b8>
					res = FR_NO_FILE;
 801176c:	2304      	movs	r3, #4
 801176e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011772:	e00c      	b.n	801178e <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8011774:	79fb      	ldrb	r3, [r7, #7]
 8011776:	f003 0302 	and.w	r3, r3, #2
 801177a:	2b00      	cmp	r3, #0
 801177c:	d007      	beq.n	801178e <f_open+0x1d2>
 801177e:	7ebb      	ldrb	r3, [r7, #26]
 8011780:	f003 0301 	and.w	r3, r3, #1
 8011784:	2b00      	cmp	r3, #0
 8011786:	d002      	beq.n	801178e <f_open+0x1d2>
						res = FR_DENIED;
 8011788:	2307      	movs	r3, #7
 801178a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801178e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011792:	2b00      	cmp	r3, #0
 8011794:	d128      	bne.n	80117e8 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011796:	79fb      	ldrb	r3, [r7, #7]
 8011798:	f003 0308 	and.w	r3, r3, #8
 801179c:	2b00      	cmp	r3, #0
 801179e:	d003      	beq.n	80117a8 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 80117a0:	79fb      	ldrb	r3, [r7, #7]
 80117a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117a6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80117a8:	693b      	ldr	r3, [r7, #16]
 80117aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80117b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80117b6:	79fb      	ldrb	r3, [r7, #7]
 80117b8:	f023 0301 	bic.w	r3, r3, #1
 80117bc:	2b00      	cmp	r3, #0
 80117be:	bf14      	ite	ne
 80117c0:	2301      	movne	r3, #1
 80117c2:	2300      	moveq	r3, #0
 80117c4:	b2db      	uxtb	r3, r3
 80117c6:	461a      	mov	r2, r3
 80117c8:	f107 0314 	add.w	r3, r7, #20
 80117cc:	4611      	mov	r1, r2
 80117ce:	4618      	mov	r0, r3
 80117d0:	f7fe fa06 	bl	800fbe0 <inc_lock>
 80117d4:	4602      	mov	r2, r0
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	691b      	ldr	r3, [r3, #16]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d102      	bne.n	80117e8 <f_open+0x22c>
 80117e2:	2302      	movs	r3, #2
 80117e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80117e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	f040 80a3 	bne.w	8011938 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80117f2:	693b      	ldr	r3, [r7, #16]
 80117f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80117f6:	4611      	mov	r1, r2
 80117f8:	4618      	mov	r0, r3
 80117fa:	f7ff f8a2 	bl	8010942 <ld_clust>
 80117fe:	4602      	mov	r2, r0
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011806:	331c      	adds	r3, #28
 8011808:	4618      	mov	r0, r3
 801180a:	f7fe f883 	bl	800f914 <ld_dword>
 801180e:	4602      	mov	r2, r0
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	2200      	movs	r2, #0
 8011818:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801181a:	693a      	ldr	r2, [r7, #16]
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011820:	693b      	ldr	r3, [r7, #16]
 8011822:	88da      	ldrh	r2, [r3, #6]
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	79fa      	ldrb	r2, [r7, #7]
 801182c:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	2200      	movs	r2, #0
 8011832:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	2200      	movs	r2, #0
 8011838:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	2200      	movs	r2, #0
 801183e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	3330      	adds	r3, #48	; 0x30
 8011844:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011848:	2100      	movs	r1, #0
 801184a:	4618      	mov	r0, r3
 801184c:	f7fe f8ed 	bl	800fa2a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011850:	79fb      	ldrb	r3, [r7, #7]
 8011852:	f003 0320 	and.w	r3, r3, #32
 8011856:	2b00      	cmp	r3, #0
 8011858:	d06e      	beq.n	8011938 <f_open+0x37c>
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	68db      	ldr	r3, [r3, #12]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d06a      	beq.n	8011938 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	68da      	ldr	r2, [r3, #12]
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801186a:	693b      	ldr	r3, [r7, #16]
 801186c:	895b      	ldrh	r3, [r3, #10]
 801186e:	461a      	mov	r2, r3
 8011870:	693b      	ldr	r3, [r7, #16]
 8011872:	899b      	ldrh	r3, [r3, #12]
 8011874:	fb03 f302 	mul.w	r3, r3, r2
 8011878:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	689b      	ldr	r3, [r3, #8]
 801187e:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	657b      	str	r3, [r7, #84]	; 0x54
 8011886:	e016      	b.n	80118b6 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8011888:	68fb      	ldr	r3, [r7, #12]
 801188a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801188c:	4618      	mov	r0, r3
 801188e:	f7fe fb96 	bl	800ffbe <get_fat>
 8011892:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011894:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011896:	2b01      	cmp	r3, #1
 8011898:	d802      	bhi.n	80118a0 <f_open+0x2e4>
 801189a:	2302      	movs	r3, #2
 801189c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80118a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80118a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118a6:	d102      	bne.n	80118ae <f_open+0x2f2>
 80118a8:	2301      	movs	r3, #1
 80118aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80118ae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80118b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80118b2:	1ad3      	subs	r3, r2, r3
 80118b4:	657b      	str	r3, [r7, #84]	; 0x54
 80118b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d103      	bne.n	80118c6 <f_open+0x30a>
 80118be:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80118c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80118c2:	429a      	cmp	r2, r3
 80118c4:	d8e0      	bhi.n	8011888 <f_open+0x2cc>
				}
				fp->clust = clst;
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80118ca:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80118cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d131      	bne.n	8011938 <f_open+0x37c>
 80118d4:	693b      	ldr	r3, [r7, #16]
 80118d6:	899b      	ldrh	r3, [r3, #12]
 80118d8:	461a      	mov	r2, r3
 80118da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80118dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80118e0:	fb02 f201 	mul.w	r2, r2, r1
 80118e4:	1a9b      	subs	r3, r3, r2
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d026      	beq.n	8011938 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80118ee:	4618      	mov	r0, r3
 80118f0:	f7fe fb46 	bl	800ff80 <clust2sect>
 80118f4:	6478      	str	r0, [r7, #68]	; 0x44
 80118f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d103      	bne.n	8011904 <f_open+0x348>
						res = FR_INT_ERR;
 80118fc:	2302      	movs	r3, #2
 80118fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011902:	e019      	b.n	8011938 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011904:	693b      	ldr	r3, [r7, #16]
 8011906:	899b      	ldrh	r3, [r3, #12]
 8011908:	461a      	mov	r2, r3
 801190a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801190c:	fbb3 f2f2 	udiv	r2, r3, r2
 8011910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011912:	441a      	add	r2, r3
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011918:	693b      	ldr	r3, [r7, #16]
 801191a:	7858      	ldrb	r0, [r3, #1]
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	6a1a      	ldr	r2, [r3, #32]
 8011926:	2301      	movs	r3, #1
 8011928:	f7fd ff7e 	bl	800f828 <disk_read>
 801192c:	4603      	mov	r3, r0
 801192e:	2b00      	cmp	r3, #0
 8011930:	d002      	beq.n	8011938 <f_open+0x37c>
 8011932:	2301      	movs	r3, #1
 8011934:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011938:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801193c:	2b00      	cmp	r3, #0
 801193e:	d002      	beq.n	8011946 <f_open+0x38a>
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	2200      	movs	r2, #0
 8011944:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011946:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801194a:	4618      	mov	r0, r3
 801194c:	3760      	adds	r7, #96	; 0x60
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}
 8011952:	bf00      	nop
 8011954:	274a0000 	.word	0x274a0000

08011958 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	b08e      	sub	sp, #56	; 0x38
 801195c:	af00      	add	r7, sp, #0
 801195e:	60f8      	str	r0, [r7, #12]
 8011960:	60b9      	str	r1, [r7, #8]
 8011962:	607a      	str	r2, [r7, #4]
 8011964:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8011966:	68bb      	ldr	r3, [r7, #8]
 8011968:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801196a:	683b      	ldr	r3, [r7, #0]
 801196c:	2200      	movs	r2, #0
 801196e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	f107 0214 	add.w	r2, r7, #20
 8011976:	4611      	mov	r1, r2
 8011978:	4618      	mov	r0, r3
 801197a:	f7ff fda3 	bl	80114c4 <validate>
 801197e:	4603      	mov	r3, r0
 8011980:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011984:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011988:	2b00      	cmp	r3, #0
 801198a:	d107      	bne.n	801199c <f_read+0x44>
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	7d5b      	ldrb	r3, [r3, #21]
 8011990:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011994:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011998:	2b00      	cmp	r3, #0
 801199a:	d002      	beq.n	80119a2 <f_read+0x4a>
 801199c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80119a0:	e135      	b.n	8011c0e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	7d1b      	ldrb	r3, [r3, #20]
 80119a6:	f003 0301 	and.w	r3, r3, #1
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d101      	bne.n	80119b2 <f_read+0x5a>
 80119ae:	2307      	movs	r3, #7
 80119b0:	e12d      	b.n	8011c0e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	68da      	ldr	r2, [r3, #12]
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	699b      	ldr	r3, [r3, #24]
 80119ba:	1ad3      	subs	r3, r2, r3
 80119bc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80119be:	687a      	ldr	r2, [r7, #4]
 80119c0:	6a3b      	ldr	r3, [r7, #32]
 80119c2:	429a      	cmp	r2, r3
 80119c4:	f240 811e 	bls.w	8011c04 <f_read+0x2ac>
 80119c8:	6a3b      	ldr	r3, [r7, #32]
 80119ca:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80119cc:	e11a      	b.n	8011c04 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	699b      	ldr	r3, [r3, #24]
 80119d2:	697a      	ldr	r2, [r7, #20]
 80119d4:	8992      	ldrh	r2, [r2, #12]
 80119d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80119da:	fb02 f201 	mul.w	r2, r2, r1
 80119de:	1a9b      	subs	r3, r3, r2
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	f040 80d5 	bne.w	8011b90 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	699b      	ldr	r3, [r3, #24]
 80119ea:	697a      	ldr	r2, [r7, #20]
 80119ec:	8992      	ldrh	r2, [r2, #12]
 80119ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80119f2:	697a      	ldr	r2, [r7, #20]
 80119f4:	8952      	ldrh	r2, [r2, #10]
 80119f6:	3a01      	subs	r2, #1
 80119f8:	4013      	ands	r3, r2
 80119fa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80119fc:	69fb      	ldr	r3, [r7, #28]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d12f      	bne.n	8011a62 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011a02:	68fb      	ldr	r3, [r7, #12]
 8011a04:	699b      	ldr	r3, [r3, #24]
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d103      	bne.n	8011a12 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	689b      	ldr	r3, [r3, #8]
 8011a0e:	633b      	str	r3, [r7, #48]	; 0x30
 8011a10:	e013      	b.n	8011a3a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d007      	beq.n	8011a2a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	699b      	ldr	r3, [r3, #24]
 8011a1e:	4619      	mov	r1, r3
 8011a20:	68f8      	ldr	r0, [r7, #12]
 8011a22:	f7fe fdb0 	bl	8010586 <clmt_clust>
 8011a26:	6338      	str	r0, [r7, #48]	; 0x30
 8011a28:	e007      	b.n	8011a3a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8011a2a:	68fa      	ldr	r2, [r7, #12]
 8011a2c:	68fb      	ldr	r3, [r7, #12]
 8011a2e:	69db      	ldr	r3, [r3, #28]
 8011a30:	4619      	mov	r1, r3
 8011a32:	4610      	mov	r0, r2
 8011a34:	f7fe fac3 	bl	800ffbe <get_fat>
 8011a38:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8011a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a3c:	2b01      	cmp	r3, #1
 8011a3e:	d804      	bhi.n	8011a4a <f_read+0xf2>
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	2202      	movs	r2, #2
 8011a44:	755a      	strb	r2, [r3, #21]
 8011a46:	2302      	movs	r3, #2
 8011a48:	e0e1      	b.n	8011c0e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a50:	d104      	bne.n	8011a5c <f_read+0x104>
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	2201      	movs	r2, #1
 8011a56:	755a      	strb	r2, [r3, #21]
 8011a58:	2301      	movs	r3, #1
 8011a5a:	e0d8      	b.n	8011c0e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a60:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011a62:	697a      	ldr	r2, [r7, #20]
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	69db      	ldr	r3, [r3, #28]
 8011a68:	4619      	mov	r1, r3
 8011a6a:	4610      	mov	r0, r2
 8011a6c:	f7fe fa88 	bl	800ff80 <clust2sect>
 8011a70:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011a72:	69bb      	ldr	r3, [r7, #24]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d104      	bne.n	8011a82 <f_read+0x12a>
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	2202      	movs	r2, #2
 8011a7c:	755a      	strb	r2, [r3, #21]
 8011a7e:	2302      	movs	r3, #2
 8011a80:	e0c5      	b.n	8011c0e <f_read+0x2b6>
			sect += csect;
 8011a82:	69ba      	ldr	r2, [r7, #24]
 8011a84:	69fb      	ldr	r3, [r7, #28]
 8011a86:	4413      	add	r3, r2
 8011a88:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8011a8a:	697b      	ldr	r3, [r7, #20]
 8011a8c:	899b      	ldrh	r3, [r3, #12]
 8011a8e:	461a      	mov	r2, r3
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	fbb3 f3f2 	udiv	r3, r3, r2
 8011a96:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d041      	beq.n	8011b22 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011a9e:	69fa      	ldr	r2, [r7, #28]
 8011aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aa2:	4413      	add	r3, r2
 8011aa4:	697a      	ldr	r2, [r7, #20]
 8011aa6:	8952      	ldrh	r2, [r2, #10]
 8011aa8:	4293      	cmp	r3, r2
 8011aaa:	d905      	bls.n	8011ab8 <f_read+0x160>
					cc = fs->csize - csect;
 8011aac:	697b      	ldr	r3, [r7, #20]
 8011aae:	895b      	ldrh	r3, [r3, #10]
 8011ab0:	461a      	mov	r2, r3
 8011ab2:	69fb      	ldr	r3, [r7, #28]
 8011ab4:	1ad3      	subs	r3, r2, r3
 8011ab6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011ab8:	697b      	ldr	r3, [r7, #20]
 8011aba:	7858      	ldrb	r0, [r3, #1]
 8011abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011abe:	69ba      	ldr	r2, [r7, #24]
 8011ac0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011ac2:	f7fd feb1 	bl	800f828 <disk_read>
 8011ac6:	4603      	mov	r3, r0
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d004      	beq.n	8011ad6 <f_read+0x17e>
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	2201      	movs	r2, #1
 8011ad0:	755a      	strb	r2, [r3, #21]
 8011ad2:	2301      	movs	r3, #1
 8011ad4:	e09b      	b.n	8011c0e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	7d1b      	ldrb	r3, [r3, #20]
 8011ada:	b25b      	sxtb	r3, r3
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	da18      	bge.n	8011b12 <f_read+0x1ba>
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	6a1a      	ldr	r2, [r3, #32]
 8011ae4:	69bb      	ldr	r3, [r7, #24]
 8011ae6:	1ad3      	subs	r3, r2, r3
 8011ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011aea:	429a      	cmp	r2, r3
 8011aec:	d911      	bls.n	8011b12 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	6a1a      	ldr	r2, [r3, #32]
 8011af2:	69bb      	ldr	r3, [r7, #24]
 8011af4:	1ad3      	subs	r3, r2, r3
 8011af6:	697a      	ldr	r2, [r7, #20]
 8011af8:	8992      	ldrh	r2, [r2, #12]
 8011afa:	fb02 f303 	mul.w	r3, r2, r3
 8011afe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b00:	18d0      	adds	r0, r2, r3
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	899b      	ldrh	r3, [r3, #12]
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	f7fd ff6b 	bl	800f9e8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011b12:	697b      	ldr	r3, [r7, #20]
 8011b14:	899b      	ldrh	r3, [r3, #12]
 8011b16:	461a      	mov	r2, r3
 8011b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b1a:	fb02 f303 	mul.w	r3, r2, r3
 8011b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011b20:	e05c      	b.n	8011bdc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	6a1b      	ldr	r3, [r3, #32]
 8011b26:	69ba      	ldr	r2, [r7, #24]
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	d02e      	beq.n	8011b8a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	7d1b      	ldrb	r3, [r3, #20]
 8011b30:	b25b      	sxtb	r3, r3
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	da18      	bge.n	8011b68 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011b36:	697b      	ldr	r3, [r7, #20]
 8011b38:	7858      	ldrb	r0, [r3, #1]
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	6a1a      	ldr	r2, [r3, #32]
 8011b44:	2301      	movs	r3, #1
 8011b46:	f7fd fe8f 	bl	800f868 <disk_write>
 8011b4a:	4603      	mov	r3, r0
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d004      	beq.n	8011b5a <f_read+0x202>
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	2201      	movs	r2, #1
 8011b54:	755a      	strb	r2, [r3, #21]
 8011b56:	2301      	movs	r3, #1
 8011b58:	e059      	b.n	8011c0e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	7d1b      	ldrb	r3, [r3, #20]
 8011b5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b62:	b2da      	uxtb	r2, r3
 8011b64:	68fb      	ldr	r3, [r7, #12]
 8011b66:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011b68:	697b      	ldr	r3, [r7, #20]
 8011b6a:	7858      	ldrb	r0, [r3, #1]
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011b72:	2301      	movs	r3, #1
 8011b74:	69ba      	ldr	r2, [r7, #24]
 8011b76:	f7fd fe57 	bl	800f828 <disk_read>
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d004      	beq.n	8011b8a <f_read+0x232>
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	2201      	movs	r2, #1
 8011b84:	755a      	strb	r2, [r3, #21]
 8011b86:	2301      	movs	r3, #1
 8011b88:	e041      	b.n	8011c0e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	69ba      	ldr	r2, [r7, #24]
 8011b8e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011b90:	697b      	ldr	r3, [r7, #20]
 8011b92:	899b      	ldrh	r3, [r3, #12]
 8011b94:	4618      	mov	r0, r3
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	699b      	ldr	r3, [r3, #24]
 8011b9a:	697a      	ldr	r2, [r7, #20]
 8011b9c:	8992      	ldrh	r2, [r2, #12]
 8011b9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011ba2:	fb02 f201 	mul.w	r2, r2, r1
 8011ba6:	1a9b      	subs	r3, r3, r2
 8011ba8:	1ac3      	subs	r3, r0, r3
 8011baa:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8011bac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	d901      	bls.n	8011bb8 <f_read+0x260>
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	699b      	ldr	r3, [r3, #24]
 8011bc2:	697a      	ldr	r2, [r7, #20]
 8011bc4:	8992      	ldrh	r2, [r2, #12]
 8011bc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8011bca:	fb02 f200 	mul.w	r2, r2, r0
 8011bce:	1a9b      	subs	r3, r3, r2
 8011bd0:	440b      	add	r3, r1
 8011bd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bd4:	4619      	mov	r1, r3
 8011bd6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011bd8:	f7fd ff06 	bl	800f9e8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8011bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011be0:	4413      	add	r3, r2
 8011be2:	627b      	str	r3, [r7, #36]	; 0x24
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	699a      	ldr	r2, [r3, #24]
 8011be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bea:	441a      	add	r2, r3
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	619a      	str	r2, [r3, #24]
 8011bf0:	683b      	ldr	r3, [r7, #0]
 8011bf2:	681a      	ldr	r2, [r3, #0]
 8011bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bf6:	441a      	add	r2, r3
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	601a      	str	r2, [r3, #0]
 8011bfc:	687a      	ldr	r2, [r7, #4]
 8011bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c00:	1ad3      	subs	r3, r2, r3
 8011c02:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	f47f aee1 	bne.w	80119ce <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8011c0c:	2300      	movs	r3, #0
}
 8011c0e:	4618      	mov	r0, r3
 8011c10:	3738      	adds	r7, #56	; 0x38
 8011c12:	46bd      	mov	sp, r7
 8011c14:	bd80      	pop	{r7, pc}

08011c16 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011c16:	b580      	push	{r7, lr}
 8011c18:	b08c      	sub	sp, #48	; 0x30
 8011c1a:	af00      	add	r7, sp, #0
 8011c1c:	60f8      	str	r0, [r7, #12]
 8011c1e:	60b9      	str	r1, [r7, #8]
 8011c20:	607a      	str	r2, [r7, #4]
 8011c22:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8011c24:	68bb      	ldr	r3, [r7, #8]
 8011c26:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	f107 0210 	add.w	r2, r7, #16
 8011c34:	4611      	mov	r1, r2
 8011c36:	4618      	mov	r0, r3
 8011c38:	f7ff fc44 	bl	80114c4 <validate>
 8011c3c:	4603      	mov	r3, r0
 8011c3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011c42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d107      	bne.n	8011c5a <f_write+0x44>
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	7d5b      	ldrb	r3, [r3, #21]
 8011c4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011c52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d002      	beq.n	8011c60 <f_write+0x4a>
 8011c5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c5e:	e16a      	b.n	8011f36 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	7d1b      	ldrb	r3, [r3, #20]
 8011c64:	f003 0302 	and.w	r3, r3, #2
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d101      	bne.n	8011c70 <f_write+0x5a>
 8011c6c:	2307      	movs	r3, #7
 8011c6e:	e162      	b.n	8011f36 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	699a      	ldr	r2, [r3, #24]
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	441a      	add	r2, r3
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	699b      	ldr	r3, [r3, #24]
 8011c7c:	429a      	cmp	r2, r3
 8011c7e:	f080 814c 	bcs.w	8011f1a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	699b      	ldr	r3, [r3, #24]
 8011c86:	43db      	mvns	r3, r3
 8011c88:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8011c8a:	e146      	b.n	8011f1a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	699b      	ldr	r3, [r3, #24]
 8011c90:	693a      	ldr	r2, [r7, #16]
 8011c92:	8992      	ldrh	r2, [r2, #12]
 8011c94:	fbb3 f1f2 	udiv	r1, r3, r2
 8011c98:	fb02 f201 	mul.w	r2, r2, r1
 8011c9c:	1a9b      	subs	r3, r3, r2
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	f040 80f1 	bne.w	8011e86 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	699b      	ldr	r3, [r3, #24]
 8011ca8:	693a      	ldr	r2, [r7, #16]
 8011caa:	8992      	ldrh	r2, [r2, #12]
 8011cac:	fbb3 f3f2 	udiv	r3, r3, r2
 8011cb0:	693a      	ldr	r2, [r7, #16]
 8011cb2:	8952      	ldrh	r2, [r2, #10]
 8011cb4:	3a01      	subs	r2, #1
 8011cb6:	4013      	ands	r3, r2
 8011cb8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8011cba:	69bb      	ldr	r3, [r7, #24]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d143      	bne.n	8011d48 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	699b      	ldr	r3, [r3, #24]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d10c      	bne.n	8011ce2 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	689b      	ldr	r3, [r3, #8]
 8011ccc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8011cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d11a      	bne.n	8011d0a <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	2100      	movs	r1, #0
 8011cd8:	4618      	mov	r0, r3
 8011cda:	f7fe fbbc 	bl	8010456 <create_chain>
 8011cde:	62b8      	str	r0, [r7, #40]	; 0x28
 8011ce0:	e013      	b.n	8011d0a <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d007      	beq.n	8011cfa <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011cea:	68fb      	ldr	r3, [r7, #12]
 8011cec:	699b      	ldr	r3, [r3, #24]
 8011cee:	4619      	mov	r1, r3
 8011cf0:	68f8      	ldr	r0, [r7, #12]
 8011cf2:	f7fe fc48 	bl	8010586 <clmt_clust>
 8011cf6:	62b8      	str	r0, [r7, #40]	; 0x28
 8011cf8:	e007      	b.n	8011d0a <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8011cfa:	68fa      	ldr	r2, [r7, #12]
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	69db      	ldr	r3, [r3, #28]
 8011d00:	4619      	mov	r1, r3
 8011d02:	4610      	mov	r0, r2
 8011d04:	f7fe fba7 	bl	8010456 <create_chain>
 8011d08:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	f000 8109 	beq.w	8011f24 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d14:	2b01      	cmp	r3, #1
 8011d16:	d104      	bne.n	8011d22 <f_write+0x10c>
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	2202      	movs	r2, #2
 8011d1c:	755a      	strb	r2, [r3, #21]
 8011d1e:	2302      	movs	r3, #2
 8011d20:	e109      	b.n	8011f36 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d28:	d104      	bne.n	8011d34 <f_write+0x11e>
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	2201      	movs	r2, #1
 8011d2e:	755a      	strb	r2, [r3, #21]
 8011d30:	2301      	movs	r3, #1
 8011d32:	e100      	b.n	8011f36 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d38:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	689b      	ldr	r3, [r3, #8]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d102      	bne.n	8011d48 <f_write+0x132>
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d46:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	7d1b      	ldrb	r3, [r3, #20]
 8011d4c:	b25b      	sxtb	r3, r3
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	da18      	bge.n	8011d84 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011d52:	693b      	ldr	r3, [r7, #16]
 8011d54:	7858      	ldrb	r0, [r3, #1]
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	6a1a      	ldr	r2, [r3, #32]
 8011d60:	2301      	movs	r3, #1
 8011d62:	f7fd fd81 	bl	800f868 <disk_write>
 8011d66:	4603      	mov	r3, r0
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d004      	beq.n	8011d76 <f_write+0x160>
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	2201      	movs	r2, #1
 8011d70:	755a      	strb	r2, [r3, #21]
 8011d72:	2301      	movs	r3, #1
 8011d74:	e0df      	b.n	8011f36 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	7d1b      	ldrb	r3, [r3, #20]
 8011d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d7e:	b2da      	uxtb	r2, r3
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011d84:	693a      	ldr	r2, [r7, #16]
 8011d86:	68fb      	ldr	r3, [r7, #12]
 8011d88:	69db      	ldr	r3, [r3, #28]
 8011d8a:	4619      	mov	r1, r3
 8011d8c:	4610      	mov	r0, r2
 8011d8e:	f7fe f8f7 	bl	800ff80 <clust2sect>
 8011d92:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011d94:	697b      	ldr	r3, [r7, #20]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d104      	bne.n	8011da4 <f_write+0x18e>
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	2202      	movs	r2, #2
 8011d9e:	755a      	strb	r2, [r3, #21]
 8011da0:	2302      	movs	r3, #2
 8011da2:	e0c8      	b.n	8011f36 <f_write+0x320>
			sect += csect;
 8011da4:	697a      	ldr	r2, [r7, #20]
 8011da6:	69bb      	ldr	r3, [r7, #24]
 8011da8:	4413      	add	r3, r2
 8011daa:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8011dac:	693b      	ldr	r3, [r7, #16]
 8011dae:	899b      	ldrh	r3, [r3, #12]
 8011db0:	461a      	mov	r2, r3
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	fbb3 f3f2 	udiv	r3, r3, r2
 8011db8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011dba:	6a3b      	ldr	r3, [r7, #32]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d043      	beq.n	8011e48 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011dc0:	69ba      	ldr	r2, [r7, #24]
 8011dc2:	6a3b      	ldr	r3, [r7, #32]
 8011dc4:	4413      	add	r3, r2
 8011dc6:	693a      	ldr	r2, [r7, #16]
 8011dc8:	8952      	ldrh	r2, [r2, #10]
 8011dca:	4293      	cmp	r3, r2
 8011dcc:	d905      	bls.n	8011dda <f_write+0x1c4>
					cc = fs->csize - csect;
 8011dce:	693b      	ldr	r3, [r7, #16]
 8011dd0:	895b      	ldrh	r3, [r3, #10]
 8011dd2:	461a      	mov	r2, r3
 8011dd4:	69bb      	ldr	r3, [r7, #24]
 8011dd6:	1ad3      	subs	r3, r2, r3
 8011dd8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011dda:	693b      	ldr	r3, [r7, #16]
 8011ddc:	7858      	ldrb	r0, [r3, #1]
 8011dde:	6a3b      	ldr	r3, [r7, #32]
 8011de0:	697a      	ldr	r2, [r7, #20]
 8011de2:	69f9      	ldr	r1, [r7, #28]
 8011de4:	f7fd fd40 	bl	800f868 <disk_write>
 8011de8:	4603      	mov	r3, r0
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d004      	beq.n	8011df8 <f_write+0x1e2>
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	2201      	movs	r2, #1
 8011df2:	755a      	strb	r2, [r3, #21]
 8011df4:	2301      	movs	r3, #1
 8011df6:	e09e      	b.n	8011f36 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	6a1a      	ldr	r2, [r3, #32]
 8011dfc:	697b      	ldr	r3, [r7, #20]
 8011dfe:	1ad3      	subs	r3, r2, r3
 8011e00:	6a3a      	ldr	r2, [r7, #32]
 8011e02:	429a      	cmp	r2, r3
 8011e04:	d918      	bls.n	8011e38 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	6a1a      	ldr	r2, [r3, #32]
 8011e10:	697b      	ldr	r3, [r7, #20]
 8011e12:	1ad3      	subs	r3, r2, r3
 8011e14:	693a      	ldr	r2, [r7, #16]
 8011e16:	8992      	ldrh	r2, [r2, #12]
 8011e18:	fb02 f303 	mul.w	r3, r2, r3
 8011e1c:	69fa      	ldr	r2, [r7, #28]
 8011e1e:	18d1      	adds	r1, r2, r3
 8011e20:	693b      	ldr	r3, [r7, #16]
 8011e22:	899b      	ldrh	r3, [r3, #12]
 8011e24:	461a      	mov	r2, r3
 8011e26:	f7fd fddf 	bl	800f9e8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	7d1b      	ldrb	r3, [r3, #20]
 8011e2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011e32:	b2da      	uxtb	r2, r3
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8011e38:	693b      	ldr	r3, [r7, #16]
 8011e3a:	899b      	ldrh	r3, [r3, #12]
 8011e3c:	461a      	mov	r2, r3
 8011e3e:	6a3b      	ldr	r3, [r7, #32]
 8011e40:	fb02 f303 	mul.w	r3, r2, r3
 8011e44:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8011e46:	e04b      	b.n	8011ee0 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	6a1b      	ldr	r3, [r3, #32]
 8011e4c:	697a      	ldr	r2, [r7, #20]
 8011e4e:	429a      	cmp	r2, r3
 8011e50:	d016      	beq.n	8011e80 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	699a      	ldr	r2, [r3, #24]
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011e5a:	429a      	cmp	r2, r3
 8011e5c:	d210      	bcs.n	8011e80 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8011e5e:	693b      	ldr	r3, [r7, #16]
 8011e60:	7858      	ldrb	r0, [r3, #1]
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011e68:	2301      	movs	r3, #1
 8011e6a:	697a      	ldr	r2, [r7, #20]
 8011e6c:	f7fd fcdc 	bl	800f828 <disk_read>
 8011e70:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d004      	beq.n	8011e80 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	2201      	movs	r2, #1
 8011e7a:	755a      	strb	r2, [r3, #21]
 8011e7c:	2301      	movs	r3, #1
 8011e7e:	e05a      	b.n	8011f36 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	697a      	ldr	r2, [r7, #20]
 8011e84:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011e86:	693b      	ldr	r3, [r7, #16]
 8011e88:	899b      	ldrh	r3, [r3, #12]
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	699b      	ldr	r3, [r3, #24]
 8011e90:	693a      	ldr	r2, [r7, #16]
 8011e92:	8992      	ldrh	r2, [r2, #12]
 8011e94:	fbb3 f1f2 	udiv	r1, r3, r2
 8011e98:	fb02 f201 	mul.w	r2, r2, r1
 8011e9c:	1a9b      	subs	r3, r3, r2
 8011e9e:	1ac3      	subs	r3, r0, r3
 8011ea0:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	429a      	cmp	r2, r3
 8011ea8:	d901      	bls.n	8011eae <f_write+0x298>
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	699b      	ldr	r3, [r3, #24]
 8011eb8:	693a      	ldr	r2, [r7, #16]
 8011eba:	8992      	ldrh	r2, [r2, #12]
 8011ebc:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ec0:	fb02 f200 	mul.w	r2, r2, r0
 8011ec4:	1a9b      	subs	r3, r3, r2
 8011ec6:	440b      	add	r3, r1
 8011ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011eca:	69f9      	ldr	r1, [r7, #28]
 8011ecc:	4618      	mov	r0, r3
 8011ece:	f7fd fd8b 	bl	800f9e8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	7d1b      	ldrb	r3, [r3, #20]
 8011ed6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011eda:	b2da      	uxtb	r2, r3
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8011ee0:	69fa      	ldr	r2, [r7, #28]
 8011ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ee4:	4413      	add	r3, r2
 8011ee6:	61fb      	str	r3, [r7, #28]
 8011ee8:	68fb      	ldr	r3, [r7, #12]
 8011eea:	699a      	ldr	r2, [r3, #24]
 8011eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011eee:	441a      	add	r2, r3
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	619a      	str	r2, [r3, #24]
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	68da      	ldr	r2, [r3, #12]
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	699b      	ldr	r3, [r3, #24]
 8011efc:	429a      	cmp	r2, r3
 8011efe:	bf38      	it	cc
 8011f00:	461a      	movcc	r2, r3
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	60da      	str	r2, [r3, #12]
 8011f06:	683b      	ldr	r3, [r7, #0]
 8011f08:	681a      	ldr	r2, [r3, #0]
 8011f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f0c:	441a      	add	r2, r3
 8011f0e:	683b      	ldr	r3, [r7, #0]
 8011f10:	601a      	str	r2, [r3, #0]
 8011f12:	687a      	ldr	r2, [r7, #4]
 8011f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f16:	1ad3      	subs	r3, r2, r3
 8011f18:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	f47f aeb5 	bne.w	8011c8c <f_write+0x76>
 8011f22:	e000      	b.n	8011f26 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011f24:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	7d1b      	ldrb	r3, [r3, #20]
 8011f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f2e:	b2da      	uxtb	r2, r3
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8011f34:	2300      	movs	r3, #0
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3730      	adds	r7, #48	; 0x30
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}
	...

08011f40 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011f40:	b580      	push	{r7, lr}
 8011f42:	b086      	sub	sp, #24
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f107 0208 	add.w	r2, r7, #8
 8011f4e:	4611      	mov	r1, r2
 8011f50:	4618      	mov	r0, r3
 8011f52:	f7ff fab7 	bl	80114c4 <validate>
 8011f56:	4603      	mov	r3, r0
 8011f58:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011f5a:	7dfb      	ldrb	r3, [r7, #23]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d167      	bne.n	8012030 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	7d1b      	ldrb	r3, [r3, #20]
 8011f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d061      	beq.n	8012030 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	7d1b      	ldrb	r3, [r3, #20]
 8011f70:	b25b      	sxtb	r3, r3
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	da15      	bge.n	8011fa2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	7858      	ldrb	r0, [r3, #1]
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	6a1a      	ldr	r2, [r3, #32]
 8011f84:	2301      	movs	r3, #1
 8011f86:	f7fd fc6f 	bl	800f868 <disk_write>
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d001      	beq.n	8011f94 <f_sync+0x54>
 8011f90:	2301      	movs	r3, #1
 8011f92:	e04e      	b.n	8012032 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	7d1b      	ldrb	r3, [r3, #20]
 8011f98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f9c:	b2da      	uxtb	r2, r3
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011fa2:	4b26      	ldr	r3, [pc, #152]	; (801203c <f_sync+0xfc>)
 8011fa4:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011fa6:	68ba      	ldr	r2, [r7, #8]
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011fac:	4619      	mov	r1, r3
 8011fae:	4610      	mov	r0, r2
 8011fb0:	f7fd ff48 	bl	800fe44 <move_window>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011fb8:	7dfb      	ldrb	r3, [r7, #23]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d138      	bne.n	8012030 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011fc2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	330b      	adds	r3, #11
 8011fc8:	781a      	ldrb	r2, [r3, #0]
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	330b      	adds	r3, #11
 8011fce:	f042 0220 	orr.w	r2, r2, #32
 8011fd2:	b2d2      	uxtb	r2, r2
 8011fd4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6818      	ldr	r0, [r3, #0]
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	689b      	ldr	r3, [r3, #8]
 8011fde:	461a      	mov	r2, r3
 8011fe0:	68f9      	ldr	r1, [r7, #12]
 8011fe2:	f7fe fccd 	bl	8010980 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	f103 021c 	add.w	r2, r3, #28
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	68db      	ldr	r3, [r3, #12]
 8011ff0:	4619      	mov	r1, r3
 8011ff2:	4610      	mov	r0, r2
 8011ff4:	f7fd fccc 	bl	800f990 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	3316      	adds	r3, #22
 8011ffc:	6939      	ldr	r1, [r7, #16]
 8011ffe:	4618      	mov	r0, r3
 8012000:	f7fd fcc6 	bl	800f990 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	3312      	adds	r3, #18
 8012008:	2100      	movs	r1, #0
 801200a:	4618      	mov	r0, r3
 801200c:	f7fd fca5 	bl	800f95a <st_word>
					fs->wflag = 1;
 8012010:	68bb      	ldr	r3, [r7, #8]
 8012012:	2201      	movs	r2, #1
 8012014:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012016:	68bb      	ldr	r3, [r7, #8]
 8012018:	4618      	mov	r0, r3
 801201a:	f7fd ff41 	bl	800fea0 <sync_fs>
 801201e:	4603      	mov	r3, r0
 8012020:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	7d1b      	ldrb	r3, [r3, #20]
 8012026:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801202a:	b2da      	uxtb	r2, r3
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8012030:	7dfb      	ldrb	r3, [r7, #23]
}
 8012032:	4618      	mov	r0, r3
 8012034:	3718      	adds	r7, #24
 8012036:	46bd      	mov	sp, r7
 8012038:	bd80      	pop	{r7, pc}
 801203a:	bf00      	nop
 801203c:	274a0000 	.word	0x274a0000

08012040 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8012040:	b580      	push	{r7, lr}
 8012042:	b084      	sub	sp, #16
 8012044:	af00      	add	r7, sp, #0
 8012046:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012048:	6878      	ldr	r0, [r7, #4]
 801204a:	f7ff ff79 	bl	8011f40 <f_sync>
 801204e:	4603      	mov	r3, r0
 8012050:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8012052:	7bfb      	ldrb	r3, [r7, #15]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d118      	bne.n	801208a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	f107 0208 	add.w	r2, r7, #8
 801205e:	4611      	mov	r1, r2
 8012060:	4618      	mov	r0, r3
 8012062:	f7ff fa2f 	bl	80114c4 <validate>
 8012066:	4603      	mov	r3, r0
 8012068:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801206a:	7bfb      	ldrb	r3, [r7, #15]
 801206c:	2b00      	cmp	r3, #0
 801206e:	d10c      	bne.n	801208a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	691b      	ldr	r3, [r3, #16]
 8012074:	4618      	mov	r0, r3
 8012076:	f7fd fe41 	bl	800fcfc <dec_lock>
 801207a:	4603      	mov	r3, r0
 801207c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801207e:	7bfb      	ldrb	r3, [r7, #15]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d102      	bne.n	801208a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	2200      	movs	r2, #0
 8012088:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801208a:	7bfb      	ldrb	r3, [r7, #15]
}
 801208c:	4618      	mov	r0, r3
 801208e:	3710      	adds	r7, #16
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}

08012094 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8012094:	b590      	push	{r4, r7, lr}
 8012096:	b091      	sub	sp, #68	; 0x44
 8012098:	af00      	add	r7, sp, #0
 801209a:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801209c:	f107 0108 	add.w	r1, r7, #8
 80120a0:	1d3b      	adds	r3, r7, #4
 80120a2:	2200      	movs	r2, #0
 80120a4:	4618      	mov	r0, r3
 80120a6:	f7fe ff87 	bl	8010fb8 <find_volume>
 80120aa:	4603      	mov	r3, r0
 80120ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80120b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d131      	bne.n	801211c <f_chdir+0x88>
		dj.obj.fs = fs;
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 80120bc:	687a      	ldr	r2, [r7, #4]
 80120be:	f107 030c 	add.w	r3, r7, #12
 80120c2:	4611      	mov	r1, r2
 80120c4:	4618      	mov	r0, r3
 80120c6:	f7fe fe47 	bl	8010d58 <follow_path>
 80120ca:	4603      	mov	r3, r0
 80120cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 80120d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d11a      	bne.n	801210e <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80120d8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80120dc:	b25b      	sxtb	r3, r3
 80120de:	2b00      	cmp	r3, #0
 80120e0:	da03      	bge.n	80120ea <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 80120e2:	68bb      	ldr	r3, [r7, #8]
 80120e4:	697a      	ldr	r2, [r7, #20]
 80120e6:	619a      	str	r2, [r3, #24]
 80120e8:	e011      	b.n	801210e <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 80120ea:	7cbb      	ldrb	r3, [r7, #18]
 80120ec:	f003 0310 	and.w	r3, r3, #16
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d009      	beq.n	8012108 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 80120f4:	68bb      	ldr	r3, [r7, #8]
 80120f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80120f8:	68bc      	ldr	r4, [r7, #8]
 80120fa:	4611      	mov	r1, r2
 80120fc:	4618      	mov	r0, r3
 80120fe:	f7fe fc20 	bl	8010942 <ld_clust>
 8012102:	4603      	mov	r3, r0
 8012104:	61a3      	str	r3, [r4, #24]
 8012106:	e002      	b.n	801210e <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8012108:	2305      	movs	r3, #5
 801210a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801210e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012112:	2b04      	cmp	r3, #4
 8012114:	d102      	bne.n	801211c <f_chdir+0x88>
 8012116:	2305      	movs	r3, #5
 8012118:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 801211c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012120:	4618      	mov	r0, r3
 8012122:	3744      	adds	r7, #68	; 0x44
 8012124:	46bd      	mov	sp, r7
 8012126:	bd90      	pop	{r4, r7, pc}

08012128 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b090      	sub	sp, #64	; 0x40
 801212c:	af00      	add	r7, sp, #0
 801212e:	6078      	str	r0, [r7, #4]
 8012130:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	f107 0208 	add.w	r2, r7, #8
 8012138:	4611      	mov	r1, r2
 801213a:	4618      	mov	r0, r3
 801213c:	f7ff f9c2 	bl	80114c4 <validate>
 8012140:	4603      	mov	r3, r0
 8012142:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8012146:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801214a:	2b00      	cmp	r3, #0
 801214c:	d103      	bne.n	8012156 <f_lseek+0x2e>
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	7d5b      	ldrb	r3, [r3, #21]
 8012152:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8012156:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801215a:	2b00      	cmp	r3, #0
 801215c:	d002      	beq.n	8012164 <f_lseek+0x3c>
 801215e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012162:	e201      	b.n	8012568 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012168:	2b00      	cmp	r3, #0
 801216a:	f000 80d9 	beq.w	8012320 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801216e:	683b      	ldr	r3, [r7, #0]
 8012170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012174:	d15a      	bne.n	801222c <f_lseek+0x104>
			tbl = fp->cltbl;
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801217a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801217c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801217e:	1d1a      	adds	r2, r3, #4
 8012180:	627a      	str	r2, [r7, #36]	; 0x24
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	617b      	str	r3, [r7, #20]
 8012186:	2302      	movs	r3, #2
 8012188:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	689b      	ldr	r3, [r3, #8]
 801218e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8012190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012192:	2b00      	cmp	r3, #0
 8012194:	d03a      	beq.n	801220c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8012196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012198:	613b      	str	r3, [r7, #16]
 801219a:	2300      	movs	r3, #0
 801219c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801219e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121a0:	3302      	adds	r3, #2
 80121a2:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80121a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a6:	60fb      	str	r3, [r7, #12]
 80121a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121aa:	3301      	adds	r3, #1
 80121ac:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80121b2:	4618      	mov	r0, r3
 80121b4:	f7fd ff03 	bl	800ffbe <get_fat>
 80121b8:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80121ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121bc:	2b01      	cmp	r3, #1
 80121be:	d804      	bhi.n	80121ca <f_lseek+0xa2>
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	2202      	movs	r2, #2
 80121c4:	755a      	strb	r2, [r3, #21]
 80121c6:	2302      	movs	r3, #2
 80121c8:	e1ce      	b.n	8012568 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80121ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121d0:	d104      	bne.n	80121dc <f_lseek+0xb4>
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	2201      	movs	r2, #1
 80121d6:	755a      	strb	r2, [r3, #21]
 80121d8:	2301      	movs	r3, #1
 80121da:	e1c5      	b.n	8012568 <f_lseek+0x440>
					} while (cl == pcl + 1);
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	3301      	adds	r3, #1
 80121e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80121e2:	429a      	cmp	r2, r3
 80121e4:	d0de      	beq.n	80121a4 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80121e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80121e8:	697b      	ldr	r3, [r7, #20]
 80121ea:	429a      	cmp	r2, r3
 80121ec:	d809      	bhi.n	8012202 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80121ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121f0:	1d1a      	adds	r2, r3, #4
 80121f2:	627a      	str	r2, [r7, #36]	; 0x24
 80121f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80121f6:	601a      	str	r2, [r3, #0]
 80121f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121fa:	1d1a      	adds	r2, r3, #4
 80121fc:	627a      	str	r2, [r7, #36]	; 0x24
 80121fe:	693a      	ldr	r2, [r7, #16]
 8012200:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8012202:	68bb      	ldr	r3, [r7, #8]
 8012204:	69db      	ldr	r3, [r3, #28]
 8012206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012208:	429a      	cmp	r2, r3
 801220a:	d3c4      	bcc.n	8012196 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012210:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012212:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8012214:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012216:	697b      	ldr	r3, [r7, #20]
 8012218:	429a      	cmp	r2, r3
 801221a:	d803      	bhi.n	8012224 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801221c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801221e:	2200      	movs	r2, #0
 8012220:	601a      	str	r2, [r3, #0]
 8012222:	e19f      	b.n	8012564 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8012224:	2311      	movs	r3, #17
 8012226:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801222a:	e19b      	b.n	8012564 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	68db      	ldr	r3, [r3, #12]
 8012230:	683a      	ldr	r2, [r7, #0]
 8012232:	429a      	cmp	r2, r3
 8012234:	d902      	bls.n	801223c <f_lseek+0x114>
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	68db      	ldr	r3, [r3, #12]
 801223a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	683a      	ldr	r2, [r7, #0]
 8012240:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8012242:	683b      	ldr	r3, [r7, #0]
 8012244:	2b00      	cmp	r3, #0
 8012246:	f000 818d 	beq.w	8012564 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 801224a:	683b      	ldr	r3, [r7, #0]
 801224c:	3b01      	subs	r3, #1
 801224e:	4619      	mov	r1, r3
 8012250:	6878      	ldr	r0, [r7, #4]
 8012252:	f7fe f998 	bl	8010586 <clmt_clust>
 8012256:	4602      	mov	r2, r0
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801225c:	68ba      	ldr	r2, [r7, #8]
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	69db      	ldr	r3, [r3, #28]
 8012262:	4619      	mov	r1, r3
 8012264:	4610      	mov	r0, r2
 8012266:	f7fd fe8b 	bl	800ff80 <clust2sect>
 801226a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801226c:	69bb      	ldr	r3, [r7, #24]
 801226e:	2b00      	cmp	r3, #0
 8012270:	d104      	bne.n	801227c <f_lseek+0x154>
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2202      	movs	r2, #2
 8012276:	755a      	strb	r2, [r3, #21]
 8012278:	2302      	movs	r3, #2
 801227a:	e175      	b.n	8012568 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801227c:	683b      	ldr	r3, [r7, #0]
 801227e:	3b01      	subs	r3, #1
 8012280:	68ba      	ldr	r2, [r7, #8]
 8012282:	8992      	ldrh	r2, [r2, #12]
 8012284:	fbb3 f3f2 	udiv	r3, r3, r2
 8012288:	68ba      	ldr	r2, [r7, #8]
 801228a:	8952      	ldrh	r2, [r2, #10]
 801228c:	3a01      	subs	r2, #1
 801228e:	4013      	ands	r3, r2
 8012290:	69ba      	ldr	r2, [r7, #24]
 8012292:	4413      	add	r3, r2
 8012294:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	699b      	ldr	r3, [r3, #24]
 801229a:	68ba      	ldr	r2, [r7, #8]
 801229c:	8992      	ldrh	r2, [r2, #12]
 801229e:	fbb3 f1f2 	udiv	r1, r3, r2
 80122a2:	fb02 f201 	mul.w	r2, r2, r1
 80122a6:	1a9b      	subs	r3, r3, r2
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	f000 815b 	beq.w	8012564 <f_lseek+0x43c>
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	6a1b      	ldr	r3, [r3, #32]
 80122b2:	69ba      	ldr	r2, [r7, #24]
 80122b4:	429a      	cmp	r2, r3
 80122b6:	f000 8155 	beq.w	8012564 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	7d1b      	ldrb	r3, [r3, #20]
 80122be:	b25b      	sxtb	r3, r3
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	da18      	bge.n	80122f6 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80122c4:	68bb      	ldr	r3, [r7, #8]
 80122c6:	7858      	ldrb	r0, [r3, #1]
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	6a1a      	ldr	r2, [r3, #32]
 80122d2:	2301      	movs	r3, #1
 80122d4:	f7fd fac8 	bl	800f868 <disk_write>
 80122d8:	4603      	mov	r3, r0
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d004      	beq.n	80122e8 <f_lseek+0x1c0>
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	2201      	movs	r2, #1
 80122e2:	755a      	strb	r2, [r3, #21]
 80122e4:	2301      	movs	r3, #1
 80122e6:	e13f      	b.n	8012568 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	7d1b      	ldrb	r3, [r3, #20]
 80122ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80122f0:	b2da      	uxtb	r2, r3
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	7858      	ldrb	r0, [r3, #1]
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012300:	2301      	movs	r3, #1
 8012302:	69ba      	ldr	r2, [r7, #24]
 8012304:	f7fd fa90 	bl	800f828 <disk_read>
 8012308:	4603      	mov	r3, r0
 801230a:	2b00      	cmp	r3, #0
 801230c:	d004      	beq.n	8012318 <f_lseek+0x1f0>
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	2201      	movs	r2, #1
 8012312:	755a      	strb	r2, [r3, #21]
 8012314:	2301      	movs	r3, #1
 8012316:	e127      	b.n	8012568 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	69ba      	ldr	r2, [r7, #24]
 801231c:	621a      	str	r2, [r3, #32]
 801231e:	e121      	b.n	8012564 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	68db      	ldr	r3, [r3, #12]
 8012324:	683a      	ldr	r2, [r7, #0]
 8012326:	429a      	cmp	r2, r3
 8012328:	d908      	bls.n	801233c <f_lseek+0x214>
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	7d1b      	ldrb	r3, [r3, #20]
 801232e:	f003 0302 	and.w	r3, r3, #2
 8012332:	2b00      	cmp	r3, #0
 8012334:	d102      	bne.n	801233c <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	68db      	ldr	r3, [r3, #12]
 801233a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	699b      	ldr	r3, [r3, #24]
 8012340:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8012342:	2300      	movs	r3, #0
 8012344:	637b      	str	r3, [r7, #52]	; 0x34
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801234a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	2b00      	cmp	r3, #0
 8012350:	f000 80b5 	beq.w	80124be <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8012354:	68bb      	ldr	r3, [r7, #8]
 8012356:	895b      	ldrh	r3, [r3, #10]
 8012358:	461a      	mov	r2, r3
 801235a:	68bb      	ldr	r3, [r7, #8]
 801235c:	899b      	ldrh	r3, [r3, #12]
 801235e:	fb03 f302 	mul.w	r3, r3, r2
 8012362:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8012364:	6a3b      	ldr	r3, [r7, #32]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d01b      	beq.n	80123a2 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801236a:	683b      	ldr	r3, [r7, #0]
 801236c:	1e5a      	subs	r2, r3, #1
 801236e:	69fb      	ldr	r3, [r7, #28]
 8012370:	fbb2 f2f3 	udiv	r2, r2, r3
 8012374:	6a3b      	ldr	r3, [r7, #32]
 8012376:	1e59      	subs	r1, r3, #1
 8012378:	69fb      	ldr	r3, [r7, #28]
 801237a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801237e:	429a      	cmp	r2, r3
 8012380:	d30f      	bcc.n	80123a2 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8012382:	6a3b      	ldr	r3, [r7, #32]
 8012384:	1e5a      	subs	r2, r3, #1
 8012386:	69fb      	ldr	r3, [r7, #28]
 8012388:	425b      	negs	r3, r3
 801238a:	401a      	ands	r2, r3
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	699b      	ldr	r3, [r3, #24]
 8012394:	683a      	ldr	r2, [r7, #0]
 8012396:	1ad3      	subs	r3, r2, r3
 8012398:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	69db      	ldr	r3, [r3, #28]
 801239e:	63bb      	str	r3, [r7, #56]	; 0x38
 80123a0:	e022      	b.n	80123e8 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	689b      	ldr	r3, [r3, #8]
 80123a6:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80123a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d119      	bne.n	80123e2 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	2100      	movs	r1, #0
 80123b2:	4618      	mov	r0, r3
 80123b4:	f7fe f84f 	bl	8010456 <create_chain>
 80123b8:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80123ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123bc:	2b01      	cmp	r3, #1
 80123be:	d104      	bne.n	80123ca <f_lseek+0x2a2>
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	2202      	movs	r2, #2
 80123c4:	755a      	strb	r2, [r3, #21]
 80123c6:	2302      	movs	r3, #2
 80123c8:	e0ce      	b.n	8012568 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80123ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123d0:	d104      	bne.n	80123dc <f_lseek+0x2b4>
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	2201      	movs	r2, #1
 80123d6:	755a      	strb	r2, [r3, #21]
 80123d8:	2301      	movs	r3, #1
 80123da:	e0c5      	b.n	8012568 <f_lseek+0x440>
					fp->obj.sclust = clst;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80123e0:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80123e6:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80123e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d067      	beq.n	80124be <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 80123ee:	e03a      	b.n	8012466 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 80123f0:	683a      	ldr	r2, [r7, #0]
 80123f2:	69fb      	ldr	r3, [r7, #28]
 80123f4:	1ad3      	subs	r3, r2, r3
 80123f6:	603b      	str	r3, [r7, #0]
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	699a      	ldr	r2, [r3, #24]
 80123fc:	69fb      	ldr	r3, [r7, #28]
 80123fe:	441a      	add	r2, r3
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	7d1b      	ldrb	r3, [r3, #20]
 8012408:	f003 0302 	and.w	r3, r3, #2
 801240c:	2b00      	cmp	r3, #0
 801240e:	d00b      	beq.n	8012428 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012414:	4618      	mov	r0, r3
 8012416:	f7fe f81e 	bl	8010456 <create_chain>
 801241a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801241c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801241e:	2b00      	cmp	r3, #0
 8012420:	d108      	bne.n	8012434 <f_lseek+0x30c>
							ofs = 0; break;
 8012422:	2300      	movs	r3, #0
 8012424:	603b      	str	r3, [r7, #0]
 8012426:	e022      	b.n	801246e <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801242c:	4618      	mov	r0, r3
 801242e:	f7fd fdc6 	bl	800ffbe <get_fat>
 8012432:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012436:	f1b3 3fff 	cmp.w	r3, #4294967295
 801243a:	d104      	bne.n	8012446 <f_lseek+0x31e>
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	2201      	movs	r2, #1
 8012440:	755a      	strb	r2, [r3, #21]
 8012442:	2301      	movs	r3, #1
 8012444:	e090      	b.n	8012568 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8012446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012448:	2b01      	cmp	r3, #1
 801244a:	d904      	bls.n	8012456 <f_lseek+0x32e>
 801244c:	68bb      	ldr	r3, [r7, #8]
 801244e:	69db      	ldr	r3, [r3, #28]
 8012450:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012452:	429a      	cmp	r2, r3
 8012454:	d304      	bcc.n	8012460 <f_lseek+0x338>
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	2202      	movs	r2, #2
 801245a:	755a      	strb	r2, [r3, #21]
 801245c:	2302      	movs	r3, #2
 801245e:	e083      	b.n	8012568 <f_lseek+0x440>
					fp->clust = clst;
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012464:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8012466:	683a      	ldr	r2, [r7, #0]
 8012468:	69fb      	ldr	r3, [r7, #28]
 801246a:	429a      	cmp	r2, r3
 801246c:	d8c0      	bhi.n	80123f0 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	699a      	ldr	r2, [r3, #24]
 8012472:	683b      	ldr	r3, [r7, #0]
 8012474:	441a      	add	r2, r3
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801247a:	68bb      	ldr	r3, [r7, #8]
 801247c:	899b      	ldrh	r3, [r3, #12]
 801247e:	461a      	mov	r2, r3
 8012480:	683b      	ldr	r3, [r7, #0]
 8012482:	fbb3 f1f2 	udiv	r1, r3, r2
 8012486:	fb02 f201 	mul.w	r2, r2, r1
 801248a:	1a9b      	subs	r3, r3, r2
 801248c:	2b00      	cmp	r3, #0
 801248e:	d016      	beq.n	80124be <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8012490:	68bb      	ldr	r3, [r7, #8]
 8012492:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012494:	4618      	mov	r0, r3
 8012496:	f7fd fd73 	bl	800ff80 <clust2sect>
 801249a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801249c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d104      	bne.n	80124ac <f_lseek+0x384>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	2202      	movs	r2, #2
 80124a6:	755a      	strb	r2, [r3, #21]
 80124a8:	2302      	movs	r3, #2
 80124aa:	e05d      	b.n	8012568 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 80124ac:	68bb      	ldr	r3, [r7, #8]
 80124ae:	899b      	ldrh	r3, [r3, #12]
 80124b0:	461a      	mov	r2, r3
 80124b2:	683b      	ldr	r3, [r7, #0]
 80124b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80124b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80124ba:	4413      	add	r3, r2
 80124bc:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	699a      	ldr	r2, [r3, #24]
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	68db      	ldr	r3, [r3, #12]
 80124c6:	429a      	cmp	r2, r3
 80124c8:	d90a      	bls.n	80124e0 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	699a      	ldr	r2, [r3, #24]
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	7d1b      	ldrb	r3, [r3, #20]
 80124d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80124da:	b2da      	uxtb	r2, r3
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	699b      	ldr	r3, [r3, #24]
 80124e4:	68ba      	ldr	r2, [r7, #8]
 80124e6:	8992      	ldrh	r2, [r2, #12]
 80124e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80124ec:	fb02 f201 	mul.w	r2, r2, r1
 80124f0:	1a9b      	subs	r3, r3, r2
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d036      	beq.n	8012564 <f_lseek+0x43c>
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	6a1b      	ldr	r3, [r3, #32]
 80124fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80124fc:	429a      	cmp	r2, r3
 80124fe:	d031      	beq.n	8012564 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	7d1b      	ldrb	r3, [r3, #20]
 8012504:	b25b      	sxtb	r3, r3
 8012506:	2b00      	cmp	r3, #0
 8012508:	da18      	bge.n	801253c <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801250a:	68bb      	ldr	r3, [r7, #8]
 801250c:	7858      	ldrb	r0, [r3, #1]
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	6a1a      	ldr	r2, [r3, #32]
 8012518:	2301      	movs	r3, #1
 801251a:	f7fd f9a5 	bl	800f868 <disk_write>
 801251e:	4603      	mov	r3, r0
 8012520:	2b00      	cmp	r3, #0
 8012522:	d004      	beq.n	801252e <f_lseek+0x406>
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2201      	movs	r2, #1
 8012528:	755a      	strb	r2, [r3, #21]
 801252a:	2301      	movs	r3, #1
 801252c:	e01c      	b.n	8012568 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	7d1b      	ldrb	r3, [r3, #20]
 8012532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012536:	b2da      	uxtb	r2, r3
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801253c:	68bb      	ldr	r3, [r7, #8]
 801253e:	7858      	ldrb	r0, [r3, #1]
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012546:	2301      	movs	r3, #1
 8012548:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801254a:	f7fd f96d 	bl	800f828 <disk_read>
 801254e:	4603      	mov	r3, r0
 8012550:	2b00      	cmp	r3, #0
 8012552:	d004      	beq.n	801255e <f_lseek+0x436>
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	2201      	movs	r2, #1
 8012558:	755a      	strb	r2, [r3, #21]
 801255a:	2301      	movs	r3, #1
 801255c:	e004      	b.n	8012568 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012562:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8012564:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012568:	4618      	mov	r0, r3
 801256a:	3740      	adds	r7, #64	; 0x40
 801256c:	46bd      	mov	sp, r7
 801256e:	bd80      	pop	{r7, pc}

08012570 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8012570:	b580      	push	{r7, lr}
 8012572:	b09e      	sub	sp, #120	; 0x78
 8012574:	af00      	add	r7, sp, #0
 8012576:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8012578:	2300      	movs	r3, #0
 801257a:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801257c:	f107 010c 	add.w	r1, r7, #12
 8012580:	1d3b      	adds	r3, r7, #4
 8012582:	2202      	movs	r2, #2
 8012584:	4618      	mov	r0, r3
 8012586:	f7fe fd17 	bl	8010fb8 <find_volume>
 801258a:	4603      	mov	r3, r0
 801258c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8012594:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012598:	2b00      	cmp	r3, #0
 801259a:	f040 80a4 	bne.w	80126e6 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801259e:	687a      	ldr	r2, [r7, #4]
 80125a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80125a4:	4611      	mov	r1, r2
 80125a6:	4618      	mov	r0, r3
 80125a8:	f7fe fbd6 	bl	8010d58 <follow_path>
 80125ac:	4603      	mov	r3, r0
 80125ae:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 80125b2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d108      	bne.n	80125cc <f_unlink+0x5c>
 80125ba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80125be:	f003 0320 	and.w	r3, r3, #32
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d002      	beq.n	80125cc <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 80125c6:	2306      	movs	r3, #6
 80125c8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 80125cc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d108      	bne.n	80125e6 <f_unlink+0x76>
 80125d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80125d8:	2102      	movs	r1, #2
 80125da:	4618      	mov	r0, r3
 80125dc:	f7fd fa82 	bl	800fae4 <chk_lock>
 80125e0:	4603      	mov	r3, r0
 80125e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80125e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d17b      	bne.n	80126e6 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80125ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80125f2:	b25b      	sxtb	r3, r3
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	da03      	bge.n	8012600 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80125f8:	2306      	movs	r3, #6
 80125fa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80125fe:	e008      	b.n	8012612 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8012600:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012604:	f003 0301 	and.w	r3, r3, #1
 8012608:	2b00      	cmp	r3, #0
 801260a:	d002      	beq.n	8012612 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 801260c:	2307      	movs	r3, #7
 801260e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8012612:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012616:	2b00      	cmp	r3, #0
 8012618:	d13d      	bne.n	8012696 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801261e:	4611      	mov	r1, r2
 8012620:	4618      	mov	r0, r3
 8012622:	f7fe f98e 	bl	8010942 <ld_clust>
 8012626:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8012628:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801262c:	f003 0310 	and.w	r3, r3, #16
 8012630:	2b00      	cmp	r3, #0
 8012632:	d030      	beq.n	8012696 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	699b      	ldr	r3, [r3, #24]
 8012638:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801263a:	429a      	cmp	r2, r3
 801263c:	d103      	bne.n	8012646 <f_unlink+0xd6>
						res = FR_DENIED;
 801263e:	2307      	movs	r3, #7
 8012640:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8012644:	e027      	b.n	8012696 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 801264a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801264c:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 801264e:	f107 0310 	add.w	r3, r7, #16
 8012652:	2100      	movs	r1, #0
 8012654:	4618      	mov	r0, r3
 8012656:	f7fd ffce 	bl	80105f6 <dir_sdi>
 801265a:	4603      	mov	r3, r0
 801265c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8012660:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012664:	2b00      	cmp	r3, #0
 8012666:	d116      	bne.n	8012696 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8012668:	f107 0310 	add.w	r3, r7, #16
 801266c:	2100      	movs	r1, #0
 801266e:	4618      	mov	r0, r3
 8012670:	f7fe f9a6 	bl	80109c0 <dir_read>
 8012674:	4603      	mov	r3, r0
 8012676:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 801267a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801267e:	2b00      	cmp	r3, #0
 8012680:	d102      	bne.n	8012688 <f_unlink+0x118>
 8012682:	2307      	movs	r3, #7
 8012684:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8012688:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801268c:	2b04      	cmp	r3, #4
 801268e:	d102      	bne.n	8012696 <f_unlink+0x126>
 8012690:	2300      	movs	r3, #0
 8012692:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8012696:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801269a:	2b00      	cmp	r3, #0
 801269c:	d123      	bne.n	80126e6 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801269e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80126a2:	4618      	mov	r0, r3
 80126a4:	f7fe fa70 	bl	8010b88 <dir_remove>
 80126a8:	4603      	mov	r3, r0
 80126aa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 80126ae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d10c      	bne.n	80126d0 <f_unlink+0x160>
 80126b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d009      	beq.n	80126d0 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80126bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80126c0:	2200      	movs	r2, #0
 80126c2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80126c4:	4618      	mov	r0, r3
 80126c6:	f7fd fe61 	bl	801038c <remove_chain>
 80126ca:	4603      	mov	r3, r0
 80126cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 80126d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d106      	bne.n	80126e6 <f_unlink+0x176>
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	4618      	mov	r0, r3
 80126dc:	f7fd fbe0 	bl	800fea0 <sync_fs>
 80126e0:	4603      	mov	r3, r0
 80126e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80126e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80126ea:	4618      	mov	r0, r3
 80126ec:	3778      	adds	r7, #120	; 0x78
 80126ee:	46bd      	mov	sp, r7
 80126f0:	bd80      	pop	{r7, pc}
	...

080126f4 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b096      	sub	sp, #88	; 0x58
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80126fc:	f107 0108 	add.w	r1, r7, #8
 8012700:	1d3b      	adds	r3, r7, #4
 8012702:	2202      	movs	r2, #2
 8012704:	4618      	mov	r0, r3
 8012706:	f7fe fc57 	bl	8010fb8 <find_volume>
 801270a:	4603      	mov	r3, r0
 801270c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8012710:	68bb      	ldr	r3, [r7, #8]
 8012712:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8012714:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012718:	2b00      	cmp	r3, #0
 801271a:	f040 80fe 	bne.w	801291a <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801271e:	687a      	ldr	r2, [r7, #4]
 8012720:	f107 030c 	add.w	r3, r7, #12
 8012724:	4611      	mov	r1, r2
 8012726:	4618      	mov	r0, r3
 8012728:	f7fe fb16 	bl	8010d58 <follow_path>
 801272c:	4603      	mov	r3, r0
 801272e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8012732:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012736:	2b00      	cmp	r3, #0
 8012738:	d102      	bne.n	8012740 <f_mkdir+0x4c>
 801273a:	2308      	movs	r3, #8
 801273c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8012740:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012744:	2b04      	cmp	r3, #4
 8012746:	d108      	bne.n	801275a <f_mkdir+0x66>
 8012748:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801274c:	f003 0320 	and.w	r3, r3, #32
 8012750:	2b00      	cmp	r3, #0
 8012752:	d002      	beq.n	801275a <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8012754:	2306      	movs	r3, #6
 8012756:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801275a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801275e:	2b04      	cmp	r3, #4
 8012760:	f040 80db 	bne.w	801291a <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8012764:	f107 030c 	add.w	r3, r7, #12
 8012768:	2100      	movs	r1, #0
 801276a:	4618      	mov	r0, r3
 801276c:	f7fd fe73 	bl	8010456 <create_chain>
 8012770:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8012772:	68bb      	ldr	r3, [r7, #8]
 8012774:	895b      	ldrh	r3, [r3, #10]
 8012776:	461a      	mov	r2, r3
 8012778:	68bb      	ldr	r3, [r7, #8]
 801277a:	899b      	ldrh	r3, [r3, #12]
 801277c:	fb03 f302 	mul.w	r3, r3, r2
 8012780:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8012782:	2300      	movs	r3, #0
 8012784:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8012788:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801278a:	2b00      	cmp	r3, #0
 801278c:	d102      	bne.n	8012794 <f_mkdir+0xa0>
 801278e:	2307      	movs	r3, #7
 8012790:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8012794:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012796:	2b01      	cmp	r3, #1
 8012798:	d102      	bne.n	80127a0 <f_mkdir+0xac>
 801279a:	2302      	movs	r3, #2
 801279c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80127a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80127a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127a6:	d102      	bne.n	80127ae <f_mkdir+0xba>
 80127a8:	2301      	movs	r3, #1
 80127aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80127ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d106      	bne.n	80127c4 <f_mkdir+0xd0>
 80127b6:	68bb      	ldr	r3, [r7, #8]
 80127b8:	4618      	mov	r0, r3
 80127ba:	f7fd faff 	bl	800fdbc <sync_window>
 80127be:	4603      	mov	r3, r0
 80127c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 80127c4:	4b58      	ldr	r3, [pc, #352]	; (8012928 <f_mkdir+0x234>)
 80127c6:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 80127c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d16c      	bne.n	80128aa <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 80127d0:	68bb      	ldr	r3, [r7, #8]
 80127d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80127d4:	4618      	mov	r0, r3
 80127d6:	f7fd fbd3 	bl	800ff80 <clust2sect>
 80127da:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 80127dc:	68bb      	ldr	r3, [r7, #8]
 80127de:	3338      	adds	r3, #56	; 0x38
 80127e0:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 80127e2:	68bb      	ldr	r3, [r7, #8]
 80127e4:	899b      	ldrh	r3, [r3, #12]
 80127e6:	461a      	mov	r2, r3
 80127e8:	2100      	movs	r1, #0
 80127ea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80127ec:	f7fd f91d 	bl	800fa2a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80127f0:	220b      	movs	r2, #11
 80127f2:	2120      	movs	r1, #32
 80127f4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80127f6:	f7fd f918 	bl	800fa2a <mem_set>
					dir[DIR_Name] = '.';
 80127fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80127fc:	222e      	movs	r2, #46	; 0x2e
 80127fe:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8012800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012802:	330b      	adds	r3, #11
 8012804:	2210      	movs	r2, #16
 8012806:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8012808:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801280a:	3316      	adds	r3, #22
 801280c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801280e:	4618      	mov	r0, r3
 8012810:	f7fd f8be 	bl	800f990 <st_dword>
					st_clust(fs, dir, dcl);
 8012814:	68bb      	ldr	r3, [r7, #8]
 8012816:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012818:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801281a:	4618      	mov	r0, r3
 801281c:	f7fe f8b0 	bl	8010980 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8012820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012822:	3320      	adds	r3, #32
 8012824:	2220      	movs	r2, #32
 8012826:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012828:	4618      	mov	r0, r3
 801282a:	f7fd f8dd 	bl	800f9e8 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801282e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012830:	3321      	adds	r3, #33	; 0x21
 8012832:	222e      	movs	r2, #46	; 0x2e
 8012834:	701a      	strb	r2, [r3, #0]
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801283a:	68bb      	ldr	r3, [r7, #8]
 801283c:	781b      	ldrb	r3, [r3, #0]
 801283e:	2b03      	cmp	r3, #3
 8012840:	d106      	bne.n	8012850 <f_mkdir+0x15c>
 8012842:	68bb      	ldr	r3, [r7, #8]
 8012844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012846:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012848:	429a      	cmp	r2, r3
 801284a:	d101      	bne.n	8012850 <f_mkdir+0x15c>
 801284c:	2300      	movs	r3, #0
 801284e:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8012850:	68b8      	ldr	r0, [r7, #8]
 8012852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012854:	3320      	adds	r3, #32
 8012856:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012858:	4619      	mov	r1, r3
 801285a:	f7fe f891 	bl	8010980 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801285e:	68bb      	ldr	r3, [r7, #8]
 8012860:	895b      	ldrh	r3, [r3, #10]
 8012862:	653b      	str	r3, [r7, #80]	; 0x50
 8012864:	e01c      	b.n	80128a0 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8012866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012868:	1c5a      	adds	r2, r3, #1
 801286a:	64fa      	str	r2, [r7, #76]	; 0x4c
 801286c:	68ba      	ldr	r2, [r7, #8]
 801286e:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8012870:	68bb      	ldr	r3, [r7, #8]
 8012872:	2201      	movs	r2, #1
 8012874:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8012876:	68bb      	ldr	r3, [r7, #8]
 8012878:	4618      	mov	r0, r3
 801287a:	f7fd fa9f 	bl	800fdbc <sync_window>
 801287e:	4603      	mov	r3, r0
 8012880:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8012884:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012888:	2b00      	cmp	r3, #0
 801288a:	d10d      	bne.n	80128a8 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 801288c:	68bb      	ldr	r3, [r7, #8]
 801288e:	899b      	ldrh	r3, [r3, #12]
 8012890:	461a      	mov	r2, r3
 8012892:	2100      	movs	r1, #0
 8012894:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8012896:	f7fd f8c8 	bl	800fa2a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801289a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801289c:	3b01      	subs	r3, #1
 801289e:	653b      	str	r3, [r7, #80]	; 0x50
 80128a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d1df      	bne.n	8012866 <f_mkdir+0x172>
 80128a6:	e000      	b.n	80128aa <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 80128a8:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80128aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d107      	bne.n	80128c2 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80128b2:	f107 030c 	add.w	r3, r7, #12
 80128b6:	4618      	mov	r0, r3
 80128b8:	f7fe f934 	bl	8010b24 <dir_register>
 80128bc:	4603      	mov	r3, r0
 80128be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 80128c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d120      	bne.n	801290c <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80128ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128cc:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80128ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80128d0:	3316      	adds	r3, #22
 80128d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80128d4:	4618      	mov	r0, r3
 80128d6:	f7fd f85b 	bl	800f990 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80128da:	68bb      	ldr	r3, [r7, #8]
 80128dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80128de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80128e0:	4618      	mov	r0, r3
 80128e2:	f7fe f84d 	bl	8010980 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80128e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80128e8:	330b      	adds	r3, #11
 80128ea:	2210      	movs	r2, #16
 80128ec:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80128ee:	68bb      	ldr	r3, [r7, #8]
 80128f0:	2201      	movs	r2, #1
 80128f2:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80128f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d10e      	bne.n	801291a <f_mkdir+0x226>
					res = sync_fs(fs);
 80128fc:	68bb      	ldr	r3, [r7, #8]
 80128fe:	4618      	mov	r0, r3
 8012900:	f7fd face 	bl	800fea0 <sync_fs>
 8012904:	4603      	mov	r3, r0
 8012906:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801290a:	e006      	b.n	801291a <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801290c:	f107 030c 	add.w	r3, r7, #12
 8012910:	2200      	movs	r2, #0
 8012912:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012914:	4618      	mov	r0, r3
 8012916:	f7fd fd39 	bl	801038c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801291a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801291e:	4618      	mov	r0, r3
 8012920:	3758      	adds	r7, #88	; 0x58
 8012922:	46bd      	mov	sp, r7
 8012924:	bd80      	pop	{r7, pc}
 8012926:	bf00      	nop
 8012928:	274a0000 	.word	0x274a0000

0801292c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 801292c:	b580      	push	{r7, lr}
 801292e:	b088      	sub	sp, #32
 8012930:	af00      	add	r7, sp, #0
 8012932:	60f8      	str	r0, [r7, #12]
 8012934:	60b9      	str	r1, [r7, #8]
 8012936:	607a      	str	r2, [r7, #4]
	int n = 0;
 8012938:	2300      	movs	r3, #0
 801293a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012940:	e017      	b.n	8012972 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8012942:	f107 0310 	add.w	r3, r7, #16
 8012946:	f107 0114 	add.w	r1, r7, #20
 801294a:	2201      	movs	r2, #1
 801294c:	6878      	ldr	r0, [r7, #4]
 801294e:	f7ff f803 	bl	8011958 <f_read>
		if (rc != 1) break;
 8012952:	693b      	ldr	r3, [r7, #16]
 8012954:	2b01      	cmp	r3, #1
 8012956:	d112      	bne.n	801297e <f_gets+0x52>
		c = s[0];
 8012958:	7d3b      	ldrb	r3, [r7, #20]
 801295a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 801295c:	69bb      	ldr	r3, [r7, #24]
 801295e:	1c5a      	adds	r2, r3, #1
 8012960:	61ba      	str	r2, [r7, #24]
 8012962:	7dfa      	ldrb	r2, [r7, #23]
 8012964:	701a      	strb	r2, [r3, #0]
		n++;
 8012966:	69fb      	ldr	r3, [r7, #28]
 8012968:	3301      	adds	r3, #1
 801296a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 801296c:	7dfb      	ldrb	r3, [r7, #23]
 801296e:	2b0a      	cmp	r3, #10
 8012970:	d007      	beq.n	8012982 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012972:	68bb      	ldr	r3, [r7, #8]
 8012974:	3b01      	subs	r3, #1
 8012976:	69fa      	ldr	r2, [r7, #28]
 8012978:	429a      	cmp	r2, r3
 801297a:	dbe2      	blt.n	8012942 <f_gets+0x16>
 801297c:	e002      	b.n	8012984 <f_gets+0x58>
		if (rc != 1) break;
 801297e:	bf00      	nop
 8012980:	e000      	b.n	8012984 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 8012982:	bf00      	nop
	}
	*p = 0;
 8012984:	69bb      	ldr	r3, [r7, #24]
 8012986:	2200      	movs	r2, #0
 8012988:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801298a:	69fb      	ldr	r3, [r7, #28]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d001      	beq.n	8012994 <f_gets+0x68>
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	e000      	b.n	8012996 <f_gets+0x6a>
 8012994:	2300      	movs	r3, #0
}
 8012996:	4618      	mov	r0, r3
 8012998:	3720      	adds	r7, #32
 801299a:	46bd      	mov	sp, r7
 801299c:	bd80      	pop	{r7, pc}
	...

080129a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80129a0:	b480      	push	{r7}
 80129a2:	b087      	sub	sp, #28
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	60f8      	str	r0, [r7, #12]
 80129a8:	60b9      	str	r1, [r7, #8]
 80129aa:	4613      	mov	r3, r2
 80129ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80129ae:	2301      	movs	r3, #1
 80129b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80129b2:	2300      	movs	r3, #0
 80129b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80129b6:	4b1f      	ldr	r3, [pc, #124]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129b8:	7a5b      	ldrb	r3, [r3, #9]
 80129ba:	b2db      	uxtb	r3, r3
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d131      	bne.n	8012a24 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80129c0:	4b1c      	ldr	r3, [pc, #112]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129c2:	7a5b      	ldrb	r3, [r3, #9]
 80129c4:	b2db      	uxtb	r3, r3
 80129c6:	461a      	mov	r2, r3
 80129c8:	4b1a      	ldr	r3, [pc, #104]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129ca:	2100      	movs	r1, #0
 80129cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80129ce:	4b19      	ldr	r3, [pc, #100]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129d0:	7a5b      	ldrb	r3, [r3, #9]
 80129d2:	b2db      	uxtb	r3, r3
 80129d4:	4a17      	ldr	r2, [pc, #92]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129d6:	009b      	lsls	r3, r3, #2
 80129d8:	4413      	add	r3, r2
 80129da:	68fa      	ldr	r2, [r7, #12]
 80129dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80129de:	4b15      	ldr	r3, [pc, #84]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129e0:	7a5b      	ldrb	r3, [r3, #9]
 80129e2:	b2db      	uxtb	r3, r3
 80129e4:	461a      	mov	r2, r3
 80129e6:	4b13      	ldr	r3, [pc, #76]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129e8:	4413      	add	r3, r2
 80129ea:	79fa      	ldrb	r2, [r7, #7]
 80129ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80129ee:	4b11      	ldr	r3, [pc, #68]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129f0:	7a5b      	ldrb	r3, [r3, #9]
 80129f2:	b2db      	uxtb	r3, r3
 80129f4:	1c5a      	adds	r2, r3, #1
 80129f6:	b2d1      	uxtb	r1, r2
 80129f8:	4a0e      	ldr	r2, [pc, #56]	; (8012a34 <FATFS_LinkDriverEx+0x94>)
 80129fa:	7251      	strb	r1, [r2, #9]
 80129fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80129fe:	7dbb      	ldrb	r3, [r7, #22]
 8012a00:	3330      	adds	r3, #48	; 0x30
 8012a02:	b2da      	uxtb	r2, r3
 8012a04:	68bb      	ldr	r3, [r7, #8]
 8012a06:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012a08:	68bb      	ldr	r3, [r7, #8]
 8012a0a:	3301      	adds	r3, #1
 8012a0c:	223a      	movs	r2, #58	; 0x3a
 8012a0e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	3302      	adds	r3, #2
 8012a14:	222f      	movs	r2, #47	; 0x2f
 8012a16:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012a18:	68bb      	ldr	r3, [r7, #8]
 8012a1a:	3303      	adds	r3, #3
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012a20:	2300      	movs	r3, #0
 8012a22:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	371c      	adds	r7, #28
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a30:	4770      	bx	lr
 8012a32:	bf00      	nop
 8012a34:	2003c488 	.word	0x2003c488

08012a38 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b082      	sub	sp, #8
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
 8012a40:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012a42:	2200      	movs	r2, #0
 8012a44:	6839      	ldr	r1, [r7, #0]
 8012a46:	6878      	ldr	r0, [r7, #4]
 8012a48:	f7ff ffaa 	bl	80129a0 <FATFS_LinkDriverEx>
 8012a4c:	4603      	mov	r3, r0
}
 8012a4e:	4618      	mov	r0, r3
 8012a50:	3708      	adds	r7, #8
 8012a52:	46bd      	mov	sp, r7
 8012a54:	bd80      	pop	{r7, pc}

08012a56 <__cxa_guard_acquire>:
 8012a56:	6803      	ldr	r3, [r0, #0]
 8012a58:	07db      	lsls	r3, r3, #31
 8012a5a:	d406      	bmi.n	8012a6a <__cxa_guard_acquire+0x14>
 8012a5c:	7843      	ldrb	r3, [r0, #1]
 8012a5e:	b103      	cbz	r3, 8012a62 <__cxa_guard_acquire+0xc>
 8012a60:	deff      	udf	#255	; 0xff
 8012a62:	2301      	movs	r3, #1
 8012a64:	7043      	strb	r3, [r0, #1]
 8012a66:	4618      	mov	r0, r3
 8012a68:	4770      	bx	lr
 8012a6a:	2000      	movs	r0, #0
 8012a6c:	4770      	bx	lr

08012a6e <__cxa_guard_release>:
 8012a6e:	2301      	movs	r3, #1
 8012a70:	6003      	str	r3, [r0, #0]
 8012a72:	4770      	bx	lr
 8012a74:	0000      	movs	r0, r0
	...

08012a78 <cos>:
 8012a78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012a7a:	ec51 0b10 	vmov	r0, r1, d0
 8012a7e:	4a1e      	ldr	r2, [pc, #120]	; (8012af8 <cos+0x80>)
 8012a80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012a84:	4293      	cmp	r3, r2
 8012a86:	dc06      	bgt.n	8012a96 <cos+0x1e>
 8012a88:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8012af0 <cos+0x78>
 8012a8c:	f000 fa74 	bl	8012f78 <__kernel_cos>
 8012a90:	ec51 0b10 	vmov	r0, r1, d0
 8012a94:	e007      	b.n	8012aa6 <cos+0x2e>
 8012a96:	4a19      	ldr	r2, [pc, #100]	; (8012afc <cos+0x84>)
 8012a98:	4293      	cmp	r3, r2
 8012a9a:	dd09      	ble.n	8012ab0 <cos+0x38>
 8012a9c:	ee10 2a10 	vmov	r2, s0
 8012aa0:	460b      	mov	r3, r1
 8012aa2:	f7ed fc09 	bl	80002b8 <__aeabi_dsub>
 8012aa6:	ec41 0b10 	vmov	d0, r0, r1
 8012aaa:	b005      	add	sp, #20
 8012aac:	f85d fb04 	ldr.w	pc, [sp], #4
 8012ab0:	4668      	mov	r0, sp
 8012ab2:	f000 f86d 	bl	8012b90 <__ieee754_rem_pio2>
 8012ab6:	f000 0003 	and.w	r0, r0, #3
 8012aba:	2801      	cmp	r0, #1
 8012abc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012ac0:	ed9d 0b00 	vldr	d0, [sp]
 8012ac4:	d007      	beq.n	8012ad6 <cos+0x5e>
 8012ac6:	2802      	cmp	r0, #2
 8012ac8:	d00e      	beq.n	8012ae8 <cos+0x70>
 8012aca:	2800      	cmp	r0, #0
 8012acc:	d0de      	beq.n	8012a8c <cos+0x14>
 8012ace:	2001      	movs	r0, #1
 8012ad0:	f000 fe5a 	bl	8013788 <__kernel_sin>
 8012ad4:	e7dc      	b.n	8012a90 <cos+0x18>
 8012ad6:	f000 fe57 	bl	8013788 <__kernel_sin>
 8012ada:	ec53 2b10 	vmov	r2, r3, d0
 8012ade:	ee10 0a10 	vmov	r0, s0
 8012ae2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012ae6:	e7de      	b.n	8012aa6 <cos+0x2e>
 8012ae8:	f000 fa46 	bl	8012f78 <__kernel_cos>
 8012aec:	e7f5      	b.n	8012ada <cos+0x62>
 8012aee:	bf00      	nop
	...
 8012af8:	3fe921fb 	.word	0x3fe921fb
 8012afc:	7fefffff 	.word	0x7fefffff

08012b00 <sin>:
 8012b00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012b02:	ec51 0b10 	vmov	r0, r1, d0
 8012b06:	4a20      	ldr	r2, [pc, #128]	; (8012b88 <sin+0x88>)
 8012b08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012b0c:	4293      	cmp	r3, r2
 8012b0e:	dc07      	bgt.n	8012b20 <sin+0x20>
 8012b10:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012b80 <sin+0x80>
 8012b14:	2000      	movs	r0, #0
 8012b16:	f000 fe37 	bl	8013788 <__kernel_sin>
 8012b1a:	ec51 0b10 	vmov	r0, r1, d0
 8012b1e:	e007      	b.n	8012b30 <sin+0x30>
 8012b20:	4a1a      	ldr	r2, [pc, #104]	; (8012b8c <sin+0x8c>)
 8012b22:	4293      	cmp	r3, r2
 8012b24:	dd09      	ble.n	8012b3a <sin+0x3a>
 8012b26:	ee10 2a10 	vmov	r2, s0
 8012b2a:	460b      	mov	r3, r1
 8012b2c:	f7ed fbc4 	bl	80002b8 <__aeabi_dsub>
 8012b30:	ec41 0b10 	vmov	d0, r0, r1
 8012b34:	b005      	add	sp, #20
 8012b36:	f85d fb04 	ldr.w	pc, [sp], #4
 8012b3a:	4668      	mov	r0, sp
 8012b3c:	f000 f828 	bl	8012b90 <__ieee754_rem_pio2>
 8012b40:	f000 0003 	and.w	r0, r0, #3
 8012b44:	2801      	cmp	r0, #1
 8012b46:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012b4a:	ed9d 0b00 	vldr	d0, [sp]
 8012b4e:	d004      	beq.n	8012b5a <sin+0x5a>
 8012b50:	2802      	cmp	r0, #2
 8012b52:	d005      	beq.n	8012b60 <sin+0x60>
 8012b54:	b970      	cbnz	r0, 8012b74 <sin+0x74>
 8012b56:	2001      	movs	r0, #1
 8012b58:	e7dd      	b.n	8012b16 <sin+0x16>
 8012b5a:	f000 fa0d 	bl	8012f78 <__kernel_cos>
 8012b5e:	e7dc      	b.n	8012b1a <sin+0x1a>
 8012b60:	2001      	movs	r0, #1
 8012b62:	f000 fe11 	bl	8013788 <__kernel_sin>
 8012b66:	ec53 2b10 	vmov	r2, r3, d0
 8012b6a:	ee10 0a10 	vmov	r0, s0
 8012b6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012b72:	e7dd      	b.n	8012b30 <sin+0x30>
 8012b74:	f000 fa00 	bl	8012f78 <__kernel_cos>
 8012b78:	e7f5      	b.n	8012b66 <sin+0x66>
 8012b7a:	bf00      	nop
 8012b7c:	f3af 8000 	nop.w
	...
 8012b88:	3fe921fb 	.word	0x3fe921fb
 8012b8c:	7fefffff 	.word	0x7fefffff

08012b90 <__ieee754_rem_pio2>:
 8012b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b94:	ec57 6b10 	vmov	r6, r7, d0
 8012b98:	4bc3      	ldr	r3, [pc, #780]	; (8012ea8 <__ieee754_rem_pio2+0x318>)
 8012b9a:	b08d      	sub	sp, #52	; 0x34
 8012b9c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012ba0:	4598      	cmp	r8, r3
 8012ba2:	4604      	mov	r4, r0
 8012ba4:	9704      	str	r7, [sp, #16]
 8012ba6:	dc07      	bgt.n	8012bb8 <__ieee754_rem_pio2+0x28>
 8012ba8:	2200      	movs	r2, #0
 8012baa:	2300      	movs	r3, #0
 8012bac:	ed84 0b00 	vstr	d0, [r4]
 8012bb0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8012bb4:	2500      	movs	r5, #0
 8012bb6:	e027      	b.n	8012c08 <__ieee754_rem_pio2+0x78>
 8012bb8:	4bbc      	ldr	r3, [pc, #752]	; (8012eac <__ieee754_rem_pio2+0x31c>)
 8012bba:	4598      	cmp	r8, r3
 8012bbc:	dc75      	bgt.n	8012caa <__ieee754_rem_pio2+0x11a>
 8012bbe:	9b04      	ldr	r3, [sp, #16]
 8012bc0:	4dbb      	ldr	r5, [pc, #748]	; (8012eb0 <__ieee754_rem_pio2+0x320>)
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	ee10 0a10 	vmov	r0, s0
 8012bc8:	a3a9      	add	r3, pc, #676	; (adr r3, 8012e70 <__ieee754_rem_pio2+0x2e0>)
 8012bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bce:	4639      	mov	r1, r7
 8012bd0:	dd36      	ble.n	8012c40 <__ieee754_rem_pio2+0xb0>
 8012bd2:	f7ed fb71 	bl	80002b8 <__aeabi_dsub>
 8012bd6:	45a8      	cmp	r8, r5
 8012bd8:	4606      	mov	r6, r0
 8012bda:	460f      	mov	r7, r1
 8012bdc:	d018      	beq.n	8012c10 <__ieee754_rem_pio2+0x80>
 8012bde:	a3a6      	add	r3, pc, #664	; (adr r3, 8012e78 <__ieee754_rem_pio2+0x2e8>)
 8012be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012be4:	f7ed fb68 	bl	80002b8 <__aeabi_dsub>
 8012be8:	4602      	mov	r2, r0
 8012bea:	460b      	mov	r3, r1
 8012bec:	e9c4 2300 	strd	r2, r3, [r4]
 8012bf0:	4630      	mov	r0, r6
 8012bf2:	4639      	mov	r1, r7
 8012bf4:	f7ed fb60 	bl	80002b8 <__aeabi_dsub>
 8012bf8:	a39f      	add	r3, pc, #636	; (adr r3, 8012e78 <__ieee754_rem_pio2+0x2e8>)
 8012bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bfe:	f7ed fb5b 	bl	80002b8 <__aeabi_dsub>
 8012c02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012c06:	2501      	movs	r5, #1
 8012c08:	4628      	mov	r0, r5
 8012c0a:	b00d      	add	sp, #52	; 0x34
 8012c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c10:	a39b      	add	r3, pc, #620	; (adr r3, 8012e80 <__ieee754_rem_pio2+0x2f0>)
 8012c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c16:	f7ed fb4f 	bl	80002b8 <__aeabi_dsub>
 8012c1a:	a39b      	add	r3, pc, #620	; (adr r3, 8012e88 <__ieee754_rem_pio2+0x2f8>)
 8012c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c20:	4606      	mov	r6, r0
 8012c22:	460f      	mov	r7, r1
 8012c24:	f7ed fb48 	bl	80002b8 <__aeabi_dsub>
 8012c28:	4602      	mov	r2, r0
 8012c2a:	460b      	mov	r3, r1
 8012c2c:	e9c4 2300 	strd	r2, r3, [r4]
 8012c30:	4630      	mov	r0, r6
 8012c32:	4639      	mov	r1, r7
 8012c34:	f7ed fb40 	bl	80002b8 <__aeabi_dsub>
 8012c38:	a393      	add	r3, pc, #588	; (adr r3, 8012e88 <__ieee754_rem_pio2+0x2f8>)
 8012c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c3e:	e7de      	b.n	8012bfe <__ieee754_rem_pio2+0x6e>
 8012c40:	f7ed fb3c 	bl	80002bc <__adddf3>
 8012c44:	45a8      	cmp	r8, r5
 8012c46:	4606      	mov	r6, r0
 8012c48:	460f      	mov	r7, r1
 8012c4a:	d016      	beq.n	8012c7a <__ieee754_rem_pio2+0xea>
 8012c4c:	a38a      	add	r3, pc, #552	; (adr r3, 8012e78 <__ieee754_rem_pio2+0x2e8>)
 8012c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c52:	f7ed fb33 	bl	80002bc <__adddf3>
 8012c56:	4602      	mov	r2, r0
 8012c58:	460b      	mov	r3, r1
 8012c5a:	e9c4 2300 	strd	r2, r3, [r4]
 8012c5e:	4630      	mov	r0, r6
 8012c60:	4639      	mov	r1, r7
 8012c62:	f7ed fb29 	bl	80002b8 <__aeabi_dsub>
 8012c66:	a384      	add	r3, pc, #528	; (adr r3, 8012e78 <__ieee754_rem_pio2+0x2e8>)
 8012c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c6c:	f7ed fb26 	bl	80002bc <__adddf3>
 8012c70:	f04f 35ff 	mov.w	r5, #4294967295
 8012c74:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012c78:	e7c6      	b.n	8012c08 <__ieee754_rem_pio2+0x78>
 8012c7a:	a381      	add	r3, pc, #516	; (adr r3, 8012e80 <__ieee754_rem_pio2+0x2f0>)
 8012c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c80:	f7ed fb1c 	bl	80002bc <__adddf3>
 8012c84:	a380      	add	r3, pc, #512	; (adr r3, 8012e88 <__ieee754_rem_pio2+0x2f8>)
 8012c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c8a:	4606      	mov	r6, r0
 8012c8c:	460f      	mov	r7, r1
 8012c8e:	f7ed fb15 	bl	80002bc <__adddf3>
 8012c92:	4602      	mov	r2, r0
 8012c94:	460b      	mov	r3, r1
 8012c96:	e9c4 2300 	strd	r2, r3, [r4]
 8012c9a:	4630      	mov	r0, r6
 8012c9c:	4639      	mov	r1, r7
 8012c9e:	f7ed fb0b 	bl	80002b8 <__aeabi_dsub>
 8012ca2:	a379      	add	r3, pc, #484	; (adr r3, 8012e88 <__ieee754_rem_pio2+0x2f8>)
 8012ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ca8:	e7e0      	b.n	8012c6c <__ieee754_rem_pio2+0xdc>
 8012caa:	4b82      	ldr	r3, [pc, #520]	; (8012eb4 <__ieee754_rem_pio2+0x324>)
 8012cac:	4598      	cmp	r8, r3
 8012cae:	f300 80d0 	bgt.w	8012e52 <__ieee754_rem_pio2+0x2c2>
 8012cb2:	f000 fe23 	bl	80138fc <fabs>
 8012cb6:	ec57 6b10 	vmov	r6, r7, d0
 8012cba:	ee10 0a10 	vmov	r0, s0
 8012cbe:	a374      	add	r3, pc, #464	; (adr r3, 8012e90 <__ieee754_rem_pio2+0x300>)
 8012cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cc4:	4639      	mov	r1, r7
 8012cc6:	f7ed fcaf 	bl	8000628 <__aeabi_dmul>
 8012cca:	2200      	movs	r2, #0
 8012ccc:	4b7a      	ldr	r3, [pc, #488]	; (8012eb8 <__ieee754_rem_pio2+0x328>)
 8012cce:	f7ed faf5 	bl	80002bc <__adddf3>
 8012cd2:	f7ed ff59 	bl	8000b88 <__aeabi_d2iz>
 8012cd6:	4605      	mov	r5, r0
 8012cd8:	f7ed fc3c 	bl	8000554 <__aeabi_i2d>
 8012cdc:	a364      	add	r3, pc, #400	; (adr r3, 8012e70 <__ieee754_rem_pio2+0x2e0>)
 8012cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ce2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ce6:	f7ed fc9f 	bl	8000628 <__aeabi_dmul>
 8012cea:	4602      	mov	r2, r0
 8012cec:	460b      	mov	r3, r1
 8012cee:	4630      	mov	r0, r6
 8012cf0:	4639      	mov	r1, r7
 8012cf2:	f7ed fae1 	bl	80002b8 <__aeabi_dsub>
 8012cf6:	a360      	add	r3, pc, #384	; (adr r3, 8012e78 <__ieee754_rem_pio2+0x2e8>)
 8012cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cfc:	4682      	mov	sl, r0
 8012cfe:	468b      	mov	fp, r1
 8012d00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d04:	f7ed fc90 	bl	8000628 <__aeabi_dmul>
 8012d08:	2d1f      	cmp	r5, #31
 8012d0a:	4606      	mov	r6, r0
 8012d0c:	460f      	mov	r7, r1
 8012d0e:	dc0c      	bgt.n	8012d2a <__ieee754_rem_pio2+0x19a>
 8012d10:	1e6a      	subs	r2, r5, #1
 8012d12:	4b6a      	ldr	r3, [pc, #424]	; (8012ebc <__ieee754_rem_pio2+0x32c>)
 8012d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d18:	4543      	cmp	r3, r8
 8012d1a:	d006      	beq.n	8012d2a <__ieee754_rem_pio2+0x19a>
 8012d1c:	4632      	mov	r2, r6
 8012d1e:	463b      	mov	r3, r7
 8012d20:	4650      	mov	r0, sl
 8012d22:	4659      	mov	r1, fp
 8012d24:	f7ed fac8 	bl	80002b8 <__aeabi_dsub>
 8012d28:	e00e      	b.n	8012d48 <__ieee754_rem_pio2+0x1b8>
 8012d2a:	4632      	mov	r2, r6
 8012d2c:	463b      	mov	r3, r7
 8012d2e:	4650      	mov	r0, sl
 8012d30:	4659      	mov	r1, fp
 8012d32:	f7ed fac1 	bl	80002b8 <__aeabi_dsub>
 8012d36:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012d3a:	9305      	str	r3, [sp, #20]
 8012d3c:	9a05      	ldr	r2, [sp, #20]
 8012d3e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012d42:	1ad3      	subs	r3, r2, r3
 8012d44:	2b10      	cmp	r3, #16
 8012d46:	dc02      	bgt.n	8012d4e <__ieee754_rem_pio2+0x1be>
 8012d48:	e9c4 0100 	strd	r0, r1, [r4]
 8012d4c:	e039      	b.n	8012dc2 <__ieee754_rem_pio2+0x232>
 8012d4e:	a34c      	add	r3, pc, #304	; (adr r3, 8012e80 <__ieee754_rem_pio2+0x2f0>)
 8012d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d58:	f7ed fc66 	bl	8000628 <__aeabi_dmul>
 8012d5c:	4606      	mov	r6, r0
 8012d5e:	460f      	mov	r7, r1
 8012d60:	4602      	mov	r2, r0
 8012d62:	460b      	mov	r3, r1
 8012d64:	4650      	mov	r0, sl
 8012d66:	4659      	mov	r1, fp
 8012d68:	f7ed faa6 	bl	80002b8 <__aeabi_dsub>
 8012d6c:	4602      	mov	r2, r0
 8012d6e:	460b      	mov	r3, r1
 8012d70:	4680      	mov	r8, r0
 8012d72:	4689      	mov	r9, r1
 8012d74:	4650      	mov	r0, sl
 8012d76:	4659      	mov	r1, fp
 8012d78:	f7ed fa9e 	bl	80002b8 <__aeabi_dsub>
 8012d7c:	4632      	mov	r2, r6
 8012d7e:	463b      	mov	r3, r7
 8012d80:	f7ed fa9a 	bl	80002b8 <__aeabi_dsub>
 8012d84:	a340      	add	r3, pc, #256	; (adr r3, 8012e88 <__ieee754_rem_pio2+0x2f8>)
 8012d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d8a:	4606      	mov	r6, r0
 8012d8c:	460f      	mov	r7, r1
 8012d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d92:	f7ed fc49 	bl	8000628 <__aeabi_dmul>
 8012d96:	4632      	mov	r2, r6
 8012d98:	463b      	mov	r3, r7
 8012d9a:	f7ed fa8d 	bl	80002b8 <__aeabi_dsub>
 8012d9e:	4602      	mov	r2, r0
 8012da0:	460b      	mov	r3, r1
 8012da2:	4606      	mov	r6, r0
 8012da4:	460f      	mov	r7, r1
 8012da6:	4640      	mov	r0, r8
 8012da8:	4649      	mov	r1, r9
 8012daa:	f7ed fa85 	bl	80002b8 <__aeabi_dsub>
 8012dae:	9a05      	ldr	r2, [sp, #20]
 8012db0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012db4:	1ad3      	subs	r3, r2, r3
 8012db6:	2b31      	cmp	r3, #49	; 0x31
 8012db8:	dc20      	bgt.n	8012dfc <__ieee754_rem_pio2+0x26c>
 8012dba:	e9c4 0100 	strd	r0, r1, [r4]
 8012dbe:	46c2      	mov	sl, r8
 8012dc0:	46cb      	mov	fp, r9
 8012dc2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012dc6:	4650      	mov	r0, sl
 8012dc8:	4642      	mov	r2, r8
 8012dca:	464b      	mov	r3, r9
 8012dcc:	4659      	mov	r1, fp
 8012dce:	f7ed fa73 	bl	80002b8 <__aeabi_dsub>
 8012dd2:	463b      	mov	r3, r7
 8012dd4:	4632      	mov	r2, r6
 8012dd6:	f7ed fa6f 	bl	80002b8 <__aeabi_dsub>
 8012dda:	9b04      	ldr	r3, [sp, #16]
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012de2:	f6bf af11 	bge.w	8012c08 <__ieee754_rem_pio2+0x78>
 8012de6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012dea:	6063      	str	r3, [r4, #4]
 8012dec:	f8c4 8000 	str.w	r8, [r4]
 8012df0:	60a0      	str	r0, [r4, #8]
 8012df2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012df6:	60e3      	str	r3, [r4, #12]
 8012df8:	426d      	negs	r5, r5
 8012dfa:	e705      	b.n	8012c08 <__ieee754_rem_pio2+0x78>
 8012dfc:	a326      	add	r3, pc, #152	; (adr r3, 8012e98 <__ieee754_rem_pio2+0x308>)
 8012dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e06:	f7ed fc0f 	bl	8000628 <__aeabi_dmul>
 8012e0a:	4606      	mov	r6, r0
 8012e0c:	460f      	mov	r7, r1
 8012e0e:	4602      	mov	r2, r0
 8012e10:	460b      	mov	r3, r1
 8012e12:	4640      	mov	r0, r8
 8012e14:	4649      	mov	r1, r9
 8012e16:	f7ed fa4f 	bl	80002b8 <__aeabi_dsub>
 8012e1a:	4602      	mov	r2, r0
 8012e1c:	460b      	mov	r3, r1
 8012e1e:	4682      	mov	sl, r0
 8012e20:	468b      	mov	fp, r1
 8012e22:	4640      	mov	r0, r8
 8012e24:	4649      	mov	r1, r9
 8012e26:	f7ed fa47 	bl	80002b8 <__aeabi_dsub>
 8012e2a:	4632      	mov	r2, r6
 8012e2c:	463b      	mov	r3, r7
 8012e2e:	f7ed fa43 	bl	80002b8 <__aeabi_dsub>
 8012e32:	a31b      	add	r3, pc, #108	; (adr r3, 8012ea0 <__ieee754_rem_pio2+0x310>)
 8012e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e38:	4606      	mov	r6, r0
 8012e3a:	460f      	mov	r7, r1
 8012e3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012e40:	f7ed fbf2 	bl	8000628 <__aeabi_dmul>
 8012e44:	4632      	mov	r2, r6
 8012e46:	463b      	mov	r3, r7
 8012e48:	f7ed fa36 	bl	80002b8 <__aeabi_dsub>
 8012e4c:	4606      	mov	r6, r0
 8012e4e:	460f      	mov	r7, r1
 8012e50:	e764      	b.n	8012d1c <__ieee754_rem_pio2+0x18c>
 8012e52:	4b1b      	ldr	r3, [pc, #108]	; (8012ec0 <__ieee754_rem_pio2+0x330>)
 8012e54:	4598      	cmp	r8, r3
 8012e56:	dd35      	ble.n	8012ec4 <__ieee754_rem_pio2+0x334>
 8012e58:	ee10 2a10 	vmov	r2, s0
 8012e5c:	463b      	mov	r3, r7
 8012e5e:	4630      	mov	r0, r6
 8012e60:	4639      	mov	r1, r7
 8012e62:	f7ed fa29 	bl	80002b8 <__aeabi_dsub>
 8012e66:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012e6a:	e9c4 0100 	strd	r0, r1, [r4]
 8012e6e:	e6a1      	b.n	8012bb4 <__ieee754_rem_pio2+0x24>
 8012e70:	54400000 	.word	0x54400000
 8012e74:	3ff921fb 	.word	0x3ff921fb
 8012e78:	1a626331 	.word	0x1a626331
 8012e7c:	3dd0b461 	.word	0x3dd0b461
 8012e80:	1a600000 	.word	0x1a600000
 8012e84:	3dd0b461 	.word	0x3dd0b461
 8012e88:	2e037073 	.word	0x2e037073
 8012e8c:	3ba3198a 	.word	0x3ba3198a
 8012e90:	6dc9c883 	.word	0x6dc9c883
 8012e94:	3fe45f30 	.word	0x3fe45f30
 8012e98:	2e000000 	.word	0x2e000000
 8012e9c:	3ba3198a 	.word	0x3ba3198a
 8012ea0:	252049c1 	.word	0x252049c1
 8012ea4:	397b839a 	.word	0x397b839a
 8012ea8:	3fe921fb 	.word	0x3fe921fb
 8012eac:	4002d97b 	.word	0x4002d97b
 8012eb0:	3ff921fb 	.word	0x3ff921fb
 8012eb4:	413921fb 	.word	0x413921fb
 8012eb8:	3fe00000 	.word	0x3fe00000
 8012ebc:	08018544 	.word	0x08018544
 8012ec0:	7fefffff 	.word	0x7fefffff
 8012ec4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012ec8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8012ecc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012ed0:	4630      	mov	r0, r6
 8012ed2:	460f      	mov	r7, r1
 8012ed4:	f7ed fe58 	bl	8000b88 <__aeabi_d2iz>
 8012ed8:	f7ed fb3c 	bl	8000554 <__aeabi_i2d>
 8012edc:	4602      	mov	r2, r0
 8012ede:	460b      	mov	r3, r1
 8012ee0:	4630      	mov	r0, r6
 8012ee2:	4639      	mov	r1, r7
 8012ee4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012ee8:	f7ed f9e6 	bl	80002b8 <__aeabi_dsub>
 8012eec:	2200      	movs	r2, #0
 8012eee:	4b1f      	ldr	r3, [pc, #124]	; (8012f6c <__ieee754_rem_pio2+0x3dc>)
 8012ef0:	f7ed fb9a 	bl	8000628 <__aeabi_dmul>
 8012ef4:	460f      	mov	r7, r1
 8012ef6:	4606      	mov	r6, r0
 8012ef8:	f7ed fe46 	bl	8000b88 <__aeabi_d2iz>
 8012efc:	f7ed fb2a 	bl	8000554 <__aeabi_i2d>
 8012f00:	4602      	mov	r2, r0
 8012f02:	460b      	mov	r3, r1
 8012f04:	4630      	mov	r0, r6
 8012f06:	4639      	mov	r1, r7
 8012f08:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012f0c:	f7ed f9d4 	bl	80002b8 <__aeabi_dsub>
 8012f10:	2200      	movs	r2, #0
 8012f12:	4b16      	ldr	r3, [pc, #88]	; (8012f6c <__ieee754_rem_pio2+0x3dc>)
 8012f14:	f7ed fb88 	bl	8000628 <__aeabi_dmul>
 8012f18:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012f1c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012f20:	f04f 0803 	mov.w	r8, #3
 8012f24:	2600      	movs	r6, #0
 8012f26:	2700      	movs	r7, #0
 8012f28:	4632      	mov	r2, r6
 8012f2a:	463b      	mov	r3, r7
 8012f2c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012f30:	f108 3aff 	add.w	sl, r8, #4294967295
 8012f34:	f7ed fde0 	bl	8000af8 <__aeabi_dcmpeq>
 8012f38:	b9b0      	cbnz	r0, 8012f68 <__ieee754_rem_pio2+0x3d8>
 8012f3a:	4b0d      	ldr	r3, [pc, #52]	; (8012f70 <__ieee754_rem_pio2+0x3e0>)
 8012f3c:	9301      	str	r3, [sp, #4]
 8012f3e:	2302      	movs	r3, #2
 8012f40:	9300      	str	r3, [sp, #0]
 8012f42:	462a      	mov	r2, r5
 8012f44:	4643      	mov	r3, r8
 8012f46:	4621      	mov	r1, r4
 8012f48:	a806      	add	r0, sp, #24
 8012f4a:	f000 f8dd 	bl	8013108 <__kernel_rem_pio2>
 8012f4e:	9b04      	ldr	r3, [sp, #16]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	4605      	mov	r5, r0
 8012f54:	f6bf ae58 	bge.w	8012c08 <__ieee754_rem_pio2+0x78>
 8012f58:	6863      	ldr	r3, [r4, #4]
 8012f5a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012f5e:	6063      	str	r3, [r4, #4]
 8012f60:	68e3      	ldr	r3, [r4, #12]
 8012f62:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012f66:	e746      	b.n	8012df6 <__ieee754_rem_pio2+0x266>
 8012f68:	46d0      	mov	r8, sl
 8012f6a:	e7dd      	b.n	8012f28 <__ieee754_rem_pio2+0x398>
 8012f6c:	41700000 	.word	0x41700000
 8012f70:	080185c4 	.word	0x080185c4
 8012f74:	00000000 	.word	0x00000000

08012f78 <__kernel_cos>:
 8012f78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f7c:	ec59 8b10 	vmov	r8, r9, d0
 8012f80:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012f84:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012f88:	ed2d 8b02 	vpush	{d8}
 8012f8c:	eeb0 8a41 	vmov.f32	s16, s2
 8012f90:	eef0 8a61 	vmov.f32	s17, s3
 8012f94:	da07      	bge.n	8012fa6 <__kernel_cos+0x2e>
 8012f96:	ee10 0a10 	vmov	r0, s0
 8012f9a:	4649      	mov	r1, r9
 8012f9c:	f7ed fdf4 	bl	8000b88 <__aeabi_d2iz>
 8012fa0:	2800      	cmp	r0, #0
 8012fa2:	f000 8089 	beq.w	80130b8 <__kernel_cos+0x140>
 8012fa6:	4642      	mov	r2, r8
 8012fa8:	464b      	mov	r3, r9
 8012faa:	4640      	mov	r0, r8
 8012fac:	4649      	mov	r1, r9
 8012fae:	f7ed fb3b 	bl	8000628 <__aeabi_dmul>
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	4b4e      	ldr	r3, [pc, #312]	; (80130f0 <__kernel_cos+0x178>)
 8012fb6:	4604      	mov	r4, r0
 8012fb8:	460d      	mov	r5, r1
 8012fba:	f7ed fb35 	bl	8000628 <__aeabi_dmul>
 8012fbe:	a340      	add	r3, pc, #256	; (adr r3, 80130c0 <__kernel_cos+0x148>)
 8012fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fc4:	4682      	mov	sl, r0
 8012fc6:	468b      	mov	fp, r1
 8012fc8:	4620      	mov	r0, r4
 8012fca:	4629      	mov	r1, r5
 8012fcc:	f7ed fb2c 	bl	8000628 <__aeabi_dmul>
 8012fd0:	a33d      	add	r3, pc, #244	; (adr r3, 80130c8 <__kernel_cos+0x150>)
 8012fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd6:	f7ed f971 	bl	80002bc <__adddf3>
 8012fda:	4622      	mov	r2, r4
 8012fdc:	462b      	mov	r3, r5
 8012fde:	f7ed fb23 	bl	8000628 <__aeabi_dmul>
 8012fe2:	a33b      	add	r3, pc, #236	; (adr r3, 80130d0 <__kernel_cos+0x158>)
 8012fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe8:	f7ed f966 	bl	80002b8 <__aeabi_dsub>
 8012fec:	4622      	mov	r2, r4
 8012fee:	462b      	mov	r3, r5
 8012ff0:	f7ed fb1a 	bl	8000628 <__aeabi_dmul>
 8012ff4:	a338      	add	r3, pc, #224	; (adr r3, 80130d8 <__kernel_cos+0x160>)
 8012ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ffa:	f7ed f95f 	bl	80002bc <__adddf3>
 8012ffe:	4622      	mov	r2, r4
 8013000:	462b      	mov	r3, r5
 8013002:	f7ed fb11 	bl	8000628 <__aeabi_dmul>
 8013006:	a336      	add	r3, pc, #216	; (adr r3, 80130e0 <__kernel_cos+0x168>)
 8013008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801300c:	f7ed f954 	bl	80002b8 <__aeabi_dsub>
 8013010:	4622      	mov	r2, r4
 8013012:	462b      	mov	r3, r5
 8013014:	f7ed fb08 	bl	8000628 <__aeabi_dmul>
 8013018:	a333      	add	r3, pc, #204	; (adr r3, 80130e8 <__kernel_cos+0x170>)
 801301a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801301e:	f7ed f94d 	bl	80002bc <__adddf3>
 8013022:	4622      	mov	r2, r4
 8013024:	462b      	mov	r3, r5
 8013026:	f7ed faff 	bl	8000628 <__aeabi_dmul>
 801302a:	4622      	mov	r2, r4
 801302c:	462b      	mov	r3, r5
 801302e:	f7ed fafb 	bl	8000628 <__aeabi_dmul>
 8013032:	ec53 2b18 	vmov	r2, r3, d8
 8013036:	4604      	mov	r4, r0
 8013038:	460d      	mov	r5, r1
 801303a:	4640      	mov	r0, r8
 801303c:	4649      	mov	r1, r9
 801303e:	f7ed faf3 	bl	8000628 <__aeabi_dmul>
 8013042:	460b      	mov	r3, r1
 8013044:	4602      	mov	r2, r0
 8013046:	4629      	mov	r1, r5
 8013048:	4620      	mov	r0, r4
 801304a:	f7ed f935 	bl	80002b8 <__aeabi_dsub>
 801304e:	4b29      	ldr	r3, [pc, #164]	; (80130f4 <__kernel_cos+0x17c>)
 8013050:	429e      	cmp	r6, r3
 8013052:	4680      	mov	r8, r0
 8013054:	4689      	mov	r9, r1
 8013056:	dc11      	bgt.n	801307c <__kernel_cos+0x104>
 8013058:	4602      	mov	r2, r0
 801305a:	460b      	mov	r3, r1
 801305c:	4650      	mov	r0, sl
 801305e:	4659      	mov	r1, fp
 8013060:	f7ed f92a 	bl	80002b8 <__aeabi_dsub>
 8013064:	460b      	mov	r3, r1
 8013066:	4924      	ldr	r1, [pc, #144]	; (80130f8 <__kernel_cos+0x180>)
 8013068:	4602      	mov	r2, r0
 801306a:	2000      	movs	r0, #0
 801306c:	f7ed f924 	bl	80002b8 <__aeabi_dsub>
 8013070:	ecbd 8b02 	vpop	{d8}
 8013074:	ec41 0b10 	vmov	d0, r0, r1
 8013078:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801307c:	4b1f      	ldr	r3, [pc, #124]	; (80130fc <__kernel_cos+0x184>)
 801307e:	491e      	ldr	r1, [pc, #120]	; (80130f8 <__kernel_cos+0x180>)
 8013080:	429e      	cmp	r6, r3
 8013082:	bfcc      	ite	gt
 8013084:	4d1e      	ldrgt	r5, [pc, #120]	; (8013100 <__kernel_cos+0x188>)
 8013086:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801308a:	2400      	movs	r4, #0
 801308c:	4622      	mov	r2, r4
 801308e:	462b      	mov	r3, r5
 8013090:	2000      	movs	r0, #0
 8013092:	f7ed f911 	bl	80002b8 <__aeabi_dsub>
 8013096:	4622      	mov	r2, r4
 8013098:	4606      	mov	r6, r0
 801309a:	460f      	mov	r7, r1
 801309c:	462b      	mov	r3, r5
 801309e:	4650      	mov	r0, sl
 80130a0:	4659      	mov	r1, fp
 80130a2:	f7ed f909 	bl	80002b8 <__aeabi_dsub>
 80130a6:	4642      	mov	r2, r8
 80130a8:	464b      	mov	r3, r9
 80130aa:	f7ed f905 	bl	80002b8 <__aeabi_dsub>
 80130ae:	4602      	mov	r2, r0
 80130b0:	460b      	mov	r3, r1
 80130b2:	4630      	mov	r0, r6
 80130b4:	4639      	mov	r1, r7
 80130b6:	e7d9      	b.n	801306c <__kernel_cos+0xf4>
 80130b8:	2000      	movs	r0, #0
 80130ba:	490f      	ldr	r1, [pc, #60]	; (80130f8 <__kernel_cos+0x180>)
 80130bc:	e7d8      	b.n	8013070 <__kernel_cos+0xf8>
 80130be:	bf00      	nop
 80130c0:	be8838d4 	.word	0xbe8838d4
 80130c4:	bda8fae9 	.word	0xbda8fae9
 80130c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80130cc:	3e21ee9e 	.word	0x3e21ee9e
 80130d0:	809c52ad 	.word	0x809c52ad
 80130d4:	3e927e4f 	.word	0x3e927e4f
 80130d8:	19cb1590 	.word	0x19cb1590
 80130dc:	3efa01a0 	.word	0x3efa01a0
 80130e0:	16c15177 	.word	0x16c15177
 80130e4:	3f56c16c 	.word	0x3f56c16c
 80130e8:	5555554c 	.word	0x5555554c
 80130ec:	3fa55555 	.word	0x3fa55555
 80130f0:	3fe00000 	.word	0x3fe00000
 80130f4:	3fd33332 	.word	0x3fd33332
 80130f8:	3ff00000 	.word	0x3ff00000
 80130fc:	3fe90000 	.word	0x3fe90000
 8013100:	3fd20000 	.word	0x3fd20000
 8013104:	00000000 	.word	0x00000000

08013108 <__kernel_rem_pio2>:
 8013108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801310c:	ed2d 8b02 	vpush	{d8}
 8013110:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8013114:	1ed4      	subs	r4, r2, #3
 8013116:	9308      	str	r3, [sp, #32]
 8013118:	9101      	str	r1, [sp, #4]
 801311a:	4bc5      	ldr	r3, [pc, #788]	; (8013430 <__kernel_rem_pio2+0x328>)
 801311c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801311e:	9009      	str	r0, [sp, #36]	; 0x24
 8013120:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013124:	9304      	str	r3, [sp, #16]
 8013126:	9b08      	ldr	r3, [sp, #32]
 8013128:	3b01      	subs	r3, #1
 801312a:	9307      	str	r3, [sp, #28]
 801312c:	2318      	movs	r3, #24
 801312e:	fb94 f4f3 	sdiv	r4, r4, r3
 8013132:	f06f 0317 	mvn.w	r3, #23
 8013136:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801313a:	fb04 3303 	mla	r3, r4, r3, r3
 801313e:	eb03 0a02 	add.w	sl, r3, r2
 8013142:	9b04      	ldr	r3, [sp, #16]
 8013144:	9a07      	ldr	r2, [sp, #28]
 8013146:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8013420 <__kernel_rem_pio2+0x318>
 801314a:	eb03 0802 	add.w	r8, r3, r2
 801314e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013150:	1aa7      	subs	r7, r4, r2
 8013152:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013156:	ae22      	add	r6, sp, #136	; 0x88
 8013158:	2500      	movs	r5, #0
 801315a:	4545      	cmp	r5, r8
 801315c:	dd13      	ble.n	8013186 <__kernel_rem_pio2+0x7e>
 801315e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8013420 <__kernel_rem_pio2+0x318>
 8013162:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8013166:	2600      	movs	r6, #0
 8013168:	9b04      	ldr	r3, [sp, #16]
 801316a:	429e      	cmp	r6, r3
 801316c:	dc32      	bgt.n	80131d4 <__kernel_rem_pio2+0xcc>
 801316e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013170:	9302      	str	r3, [sp, #8]
 8013172:	9b08      	ldr	r3, [sp, #32]
 8013174:	199d      	adds	r5, r3, r6
 8013176:	ab22      	add	r3, sp, #136	; 0x88
 8013178:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801317c:	9306      	str	r3, [sp, #24]
 801317e:	ec59 8b18 	vmov	r8, r9, d8
 8013182:	2700      	movs	r7, #0
 8013184:	e01f      	b.n	80131c6 <__kernel_rem_pio2+0xbe>
 8013186:	42ef      	cmn	r7, r5
 8013188:	d407      	bmi.n	801319a <__kernel_rem_pio2+0x92>
 801318a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801318e:	f7ed f9e1 	bl	8000554 <__aeabi_i2d>
 8013192:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013196:	3501      	adds	r5, #1
 8013198:	e7df      	b.n	801315a <__kernel_rem_pio2+0x52>
 801319a:	ec51 0b18 	vmov	r0, r1, d8
 801319e:	e7f8      	b.n	8013192 <__kernel_rem_pio2+0x8a>
 80131a0:	9906      	ldr	r1, [sp, #24]
 80131a2:	9d02      	ldr	r5, [sp, #8]
 80131a4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80131a8:	9106      	str	r1, [sp, #24]
 80131aa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80131ae:	9502      	str	r5, [sp, #8]
 80131b0:	f7ed fa3a 	bl	8000628 <__aeabi_dmul>
 80131b4:	4602      	mov	r2, r0
 80131b6:	460b      	mov	r3, r1
 80131b8:	4640      	mov	r0, r8
 80131ba:	4649      	mov	r1, r9
 80131bc:	f7ed f87e 	bl	80002bc <__adddf3>
 80131c0:	3701      	adds	r7, #1
 80131c2:	4680      	mov	r8, r0
 80131c4:	4689      	mov	r9, r1
 80131c6:	9b07      	ldr	r3, [sp, #28]
 80131c8:	429f      	cmp	r7, r3
 80131ca:	dde9      	ble.n	80131a0 <__kernel_rem_pio2+0x98>
 80131cc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80131d0:	3601      	adds	r6, #1
 80131d2:	e7c9      	b.n	8013168 <__kernel_rem_pio2+0x60>
 80131d4:	9b04      	ldr	r3, [sp, #16]
 80131d6:	aa0e      	add	r2, sp, #56	; 0x38
 80131d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80131dc:	930c      	str	r3, [sp, #48]	; 0x30
 80131de:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80131e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80131e4:	9c04      	ldr	r4, [sp, #16]
 80131e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80131e8:	ab9a      	add	r3, sp, #616	; 0x268
 80131ea:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80131ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80131f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80131f6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80131fa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80131fe:	ab9a      	add	r3, sp, #616	; 0x268
 8013200:	445b      	add	r3, fp
 8013202:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8013206:	2500      	movs	r5, #0
 8013208:	1b63      	subs	r3, r4, r5
 801320a:	2b00      	cmp	r3, #0
 801320c:	dc78      	bgt.n	8013300 <__kernel_rem_pio2+0x1f8>
 801320e:	4650      	mov	r0, sl
 8013210:	ec49 8b10 	vmov	d0, r8, r9
 8013214:	f000 fc00 	bl	8013a18 <scalbn>
 8013218:	ec57 6b10 	vmov	r6, r7, d0
 801321c:	2200      	movs	r2, #0
 801321e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8013222:	ee10 0a10 	vmov	r0, s0
 8013226:	4639      	mov	r1, r7
 8013228:	f7ed f9fe 	bl	8000628 <__aeabi_dmul>
 801322c:	ec41 0b10 	vmov	d0, r0, r1
 8013230:	f000 fb6e 	bl	8013910 <floor>
 8013234:	2200      	movs	r2, #0
 8013236:	ec51 0b10 	vmov	r0, r1, d0
 801323a:	4b7e      	ldr	r3, [pc, #504]	; (8013434 <__kernel_rem_pio2+0x32c>)
 801323c:	f7ed f9f4 	bl	8000628 <__aeabi_dmul>
 8013240:	4602      	mov	r2, r0
 8013242:	460b      	mov	r3, r1
 8013244:	4630      	mov	r0, r6
 8013246:	4639      	mov	r1, r7
 8013248:	f7ed f836 	bl	80002b8 <__aeabi_dsub>
 801324c:	460f      	mov	r7, r1
 801324e:	4606      	mov	r6, r0
 8013250:	f7ed fc9a 	bl	8000b88 <__aeabi_d2iz>
 8013254:	9006      	str	r0, [sp, #24]
 8013256:	f7ed f97d 	bl	8000554 <__aeabi_i2d>
 801325a:	4602      	mov	r2, r0
 801325c:	460b      	mov	r3, r1
 801325e:	4630      	mov	r0, r6
 8013260:	4639      	mov	r1, r7
 8013262:	f7ed f829 	bl	80002b8 <__aeabi_dsub>
 8013266:	f1ba 0f00 	cmp.w	sl, #0
 801326a:	4606      	mov	r6, r0
 801326c:	460f      	mov	r7, r1
 801326e:	dd6c      	ble.n	801334a <__kernel_rem_pio2+0x242>
 8013270:	1e62      	subs	r2, r4, #1
 8013272:	ab0e      	add	r3, sp, #56	; 0x38
 8013274:	f1ca 0118 	rsb	r1, sl, #24
 8013278:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801327c:	9d06      	ldr	r5, [sp, #24]
 801327e:	fa40 f301 	asr.w	r3, r0, r1
 8013282:	441d      	add	r5, r3
 8013284:	408b      	lsls	r3, r1
 8013286:	1ac0      	subs	r0, r0, r3
 8013288:	ab0e      	add	r3, sp, #56	; 0x38
 801328a:	9506      	str	r5, [sp, #24]
 801328c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013290:	f1ca 0317 	rsb	r3, sl, #23
 8013294:	fa40 f303 	asr.w	r3, r0, r3
 8013298:	9302      	str	r3, [sp, #8]
 801329a:	9b02      	ldr	r3, [sp, #8]
 801329c:	2b00      	cmp	r3, #0
 801329e:	dd62      	ble.n	8013366 <__kernel_rem_pio2+0x25e>
 80132a0:	9b06      	ldr	r3, [sp, #24]
 80132a2:	2200      	movs	r2, #0
 80132a4:	3301      	adds	r3, #1
 80132a6:	9306      	str	r3, [sp, #24]
 80132a8:	4615      	mov	r5, r2
 80132aa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80132ae:	4294      	cmp	r4, r2
 80132b0:	f300 8095 	bgt.w	80133de <__kernel_rem_pio2+0x2d6>
 80132b4:	f1ba 0f00 	cmp.w	sl, #0
 80132b8:	dd07      	ble.n	80132ca <__kernel_rem_pio2+0x1c2>
 80132ba:	f1ba 0f01 	cmp.w	sl, #1
 80132be:	f000 80a2 	beq.w	8013406 <__kernel_rem_pio2+0x2fe>
 80132c2:	f1ba 0f02 	cmp.w	sl, #2
 80132c6:	f000 80c1 	beq.w	801344c <__kernel_rem_pio2+0x344>
 80132ca:	9b02      	ldr	r3, [sp, #8]
 80132cc:	2b02      	cmp	r3, #2
 80132ce:	d14a      	bne.n	8013366 <__kernel_rem_pio2+0x25e>
 80132d0:	4632      	mov	r2, r6
 80132d2:	463b      	mov	r3, r7
 80132d4:	2000      	movs	r0, #0
 80132d6:	4958      	ldr	r1, [pc, #352]	; (8013438 <__kernel_rem_pio2+0x330>)
 80132d8:	f7ec ffee 	bl	80002b8 <__aeabi_dsub>
 80132dc:	4606      	mov	r6, r0
 80132de:	460f      	mov	r7, r1
 80132e0:	2d00      	cmp	r5, #0
 80132e2:	d040      	beq.n	8013366 <__kernel_rem_pio2+0x25e>
 80132e4:	4650      	mov	r0, sl
 80132e6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8013428 <__kernel_rem_pio2+0x320>
 80132ea:	f000 fb95 	bl	8013a18 <scalbn>
 80132ee:	4630      	mov	r0, r6
 80132f0:	4639      	mov	r1, r7
 80132f2:	ec53 2b10 	vmov	r2, r3, d0
 80132f6:	f7ec ffdf 	bl	80002b8 <__aeabi_dsub>
 80132fa:	4606      	mov	r6, r0
 80132fc:	460f      	mov	r7, r1
 80132fe:	e032      	b.n	8013366 <__kernel_rem_pio2+0x25e>
 8013300:	2200      	movs	r2, #0
 8013302:	4b4e      	ldr	r3, [pc, #312]	; (801343c <__kernel_rem_pio2+0x334>)
 8013304:	4640      	mov	r0, r8
 8013306:	4649      	mov	r1, r9
 8013308:	f7ed f98e 	bl	8000628 <__aeabi_dmul>
 801330c:	f7ed fc3c 	bl	8000b88 <__aeabi_d2iz>
 8013310:	f7ed f920 	bl	8000554 <__aeabi_i2d>
 8013314:	2200      	movs	r2, #0
 8013316:	4b4a      	ldr	r3, [pc, #296]	; (8013440 <__kernel_rem_pio2+0x338>)
 8013318:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801331c:	f7ed f984 	bl	8000628 <__aeabi_dmul>
 8013320:	4602      	mov	r2, r0
 8013322:	460b      	mov	r3, r1
 8013324:	4640      	mov	r0, r8
 8013326:	4649      	mov	r1, r9
 8013328:	f7ec ffc6 	bl	80002b8 <__aeabi_dsub>
 801332c:	f7ed fc2c 	bl	8000b88 <__aeabi_d2iz>
 8013330:	ab0e      	add	r3, sp, #56	; 0x38
 8013332:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8013336:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801333a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801333e:	f7ec ffbd 	bl	80002bc <__adddf3>
 8013342:	3501      	adds	r5, #1
 8013344:	4680      	mov	r8, r0
 8013346:	4689      	mov	r9, r1
 8013348:	e75e      	b.n	8013208 <__kernel_rem_pio2+0x100>
 801334a:	d105      	bne.n	8013358 <__kernel_rem_pio2+0x250>
 801334c:	1e63      	subs	r3, r4, #1
 801334e:	aa0e      	add	r2, sp, #56	; 0x38
 8013350:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8013354:	15c3      	asrs	r3, r0, #23
 8013356:	e79f      	b.n	8013298 <__kernel_rem_pio2+0x190>
 8013358:	2200      	movs	r2, #0
 801335a:	4b3a      	ldr	r3, [pc, #232]	; (8013444 <__kernel_rem_pio2+0x33c>)
 801335c:	f7ed fbea 	bl	8000b34 <__aeabi_dcmpge>
 8013360:	2800      	cmp	r0, #0
 8013362:	d139      	bne.n	80133d8 <__kernel_rem_pio2+0x2d0>
 8013364:	9002      	str	r0, [sp, #8]
 8013366:	2200      	movs	r2, #0
 8013368:	2300      	movs	r3, #0
 801336a:	4630      	mov	r0, r6
 801336c:	4639      	mov	r1, r7
 801336e:	f7ed fbc3 	bl	8000af8 <__aeabi_dcmpeq>
 8013372:	2800      	cmp	r0, #0
 8013374:	f000 80c7 	beq.w	8013506 <__kernel_rem_pio2+0x3fe>
 8013378:	1e65      	subs	r5, r4, #1
 801337a:	462b      	mov	r3, r5
 801337c:	2200      	movs	r2, #0
 801337e:	9904      	ldr	r1, [sp, #16]
 8013380:	428b      	cmp	r3, r1
 8013382:	da6a      	bge.n	801345a <__kernel_rem_pio2+0x352>
 8013384:	2a00      	cmp	r2, #0
 8013386:	f000 8088 	beq.w	801349a <__kernel_rem_pio2+0x392>
 801338a:	ab0e      	add	r3, sp, #56	; 0x38
 801338c:	f1aa 0a18 	sub.w	sl, sl, #24
 8013390:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8013394:	2b00      	cmp	r3, #0
 8013396:	f000 80b4 	beq.w	8013502 <__kernel_rem_pio2+0x3fa>
 801339a:	4650      	mov	r0, sl
 801339c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8013428 <__kernel_rem_pio2+0x320>
 80133a0:	f000 fb3a 	bl	8013a18 <scalbn>
 80133a4:	00ec      	lsls	r4, r5, #3
 80133a6:	ab72      	add	r3, sp, #456	; 0x1c8
 80133a8:	191e      	adds	r6, r3, r4
 80133aa:	ec59 8b10 	vmov	r8, r9, d0
 80133ae:	f106 0a08 	add.w	sl, r6, #8
 80133b2:	462f      	mov	r7, r5
 80133b4:	2f00      	cmp	r7, #0
 80133b6:	f280 80df 	bge.w	8013578 <__kernel_rem_pio2+0x470>
 80133ba:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8013420 <__kernel_rem_pio2+0x318>
 80133be:	f04f 0a00 	mov.w	sl, #0
 80133c2:	eba5 030a 	sub.w	r3, r5, sl
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	f2c0 810a 	blt.w	80135e0 <__kernel_rem_pio2+0x4d8>
 80133cc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8013448 <__kernel_rem_pio2+0x340>
 80133d0:	ec59 8b18 	vmov	r8, r9, d8
 80133d4:	2700      	movs	r7, #0
 80133d6:	e0f5      	b.n	80135c4 <__kernel_rem_pio2+0x4bc>
 80133d8:	2302      	movs	r3, #2
 80133da:	9302      	str	r3, [sp, #8]
 80133dc:	e760      	b.n	80132a0 <__kernel_rem_pio2+0x198>
 80133de:	ab0e      	add	r3, sp, #56	; 0x38
 80133e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133e4:	b94d      	cbnz	r5, 80133fa <__kernel_rem_pio2+0x2f2>
 80133e6:	b12b      	cbz	r3, 80133f4 <__kernel_rem_pio2+0x2ec>
 80133e8:	a80e      	add	r0, sp, #56	; 0x38
 80133ea:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80133ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80133f2:	2301      	movs	r3, #1
 80133f4:	3201      	adds	r2, #1
 80133f6:	461d      	mov	r5, r3
 80133f8:	e759      	b.n	80132ae <__kernel_rem_pio2+0x1a6>
 80133fa:	a80e      	add	r0, sp, #56	; 0x38
 80133fc:	1acb      	subs	r3, r1, r3
 80133fe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8013402:	462b      	mov	r3, r5
 8013404:	e7f6      	b.n	80133f4 <__kernel_rem_pio2+0x2ec>
 8013406:	1e62      	subs	r2, r4, #1
 8013408:	ab0e      	add	r3, sp, #56	; 0x38
 801340a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801340e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013412:	a90e      	add	r1, sp, #56	; 0x38
 8013414:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013418:	e757      	b.n	80132ca <__kernel_rem_pio2+0x1c2>
 801341a:	bf00      	nop
 801341c:	f3af 8000 	nop.w
	...
 801342c:	3ff00000 	.word	0x3ff00000
 8013430:	08018710 	.word	0x08018710
 8013434:	40200000 	.word	0x40200000
 8013438:	3ff00000 	.word	0x3ff00000
 801343c:	3e700000 	.word	0x3e700000
 8013440:	41700000 	.word	0x41700000
 8013444:	3fe00000 	.word	0x3fe00000
 8013448:	080186d0 	.word	0x080186d0
 801344c:	1e62      	subs	r2, r4, #1
 801344e:	ab0e      	add	r3, sp, #56	; 0x38
 8013450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013454:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013458:	e7db      	b.n	8013412 <__kernel_rem_pio2+0x30a>
 801345a:	a90e      	add	r1, sp, #56	; 0x38
 801345c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013460:	3b01      	subs	r3, #1
 8013462:	430a      	orrs	r2, r1
 8013464:	e78b      	b.n	801337e <__kernel_rem_pio2+0x276>
 8013466:	3301      	adds	r3, #1
 8013468:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801346c:	2900      	cmp	r1, #0
 801346e:	d0fa      	beq.n	8013466 <__kernel_rem_pio2+0x35e>
 8013470:	9a08      	ldr	r2, [sp, #32]
 8013472:	4422      	add	r2, r4
 8013474:	00d2      	lsls	r2, r2, #3
 8013476:	a922      	add	r1, sp, #136	; 0x88
 8013478:	18e3      	adds	r3, r4, r3
 801347a:	9206      	str	r2, [sp, #24]
 801347c:	440a      	add	r2, r1
 801347e:	9302      	str	r3, [sp, #8]
 8013480:	f10b 0108 	add.w	r1, fp, #8
 8013484:	f102 0308 	add.w	r3, r2, #8
 8013488:	1c66      	adds	r6, r4, #1
 801348a:	910a      	str	r1, [sp, #40]	; 0x28
 801348c:	2500      	movs	r5, #0
 801348e:	930d      	str	r3, [sp, #52]	; 0x34
 8013490:	9b02      	ldr	r3, [sp, #8]
 8013492:	42b3      	cmp	r3, r6
 8013494:	da04      	bge.n	80134a0 <__kernel_rem_pio2+0x398>
 8013496:	461c      	mov	r4, r3
 8013498:	e6a6      	b.n	80131e8 <__kernel_rem_pio2+0xe0>
 801349a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801349c:	2301      	movs	r3, #1
 801349e:	e7e3      	b.n	8013468 <__kernel_rem_pio2+0x360>
 80134a0:	9b06      	ldr	r3, [sp, #24]
 80134a2:	18ef      	adds	r7, r5, r3
 80134a4:	ab22      	add	r3, sp, #136	; 0x88
 80134a6:	441f      	add	r7, r3
 80134a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80134aa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80134ae:	f7ed f851 	bl	8000554 <__aeabi_i2d>
 80134b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80134b4:	461c      	mov	r4, r3
 80134b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80134b8:	e9c7 0100 	strd	r0, r1, [r7]
 80134bc:	eb03 0b05 	add.w	fp, r3, r5
 80134c0:	2700      	movs	r7, #0
 80134c2:	f04f 0800 	mov.w	r8, #0
 80134c6:	f04f 0900 	mov.w	r9, #0
 80134ca:	9b07      	ldr	r3, [sp, #28]
 80134cc:	429f      	cmp	r7, r3
 80134ce:	dd08      	ble.n	80134e2 <__kernel_rem_pio2+0x3da>
 80134d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134d2:	aa72      	add	r2, sp, #456	; 0x1c8
 80134d4:	18eb      	adds	r3, r5, r3
 80134d6:	4413      	add	r3, r2
 80134d8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80134dc:	3601      	adds	r6, #1
 80134de:	3508      	adds	r5, #8
 80134e0:	e7d6      	b.n	8013490 <__kernel_rem_pio2+0x388>
 80134e2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80134e6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80134ea:	f7ed f89d 	bl	8000628 <__aeabi_dmul>
 80134ee:	4602      	mov	r2, r0
 80134f0:	460b      	mov	r3, r1
 80134f2:	4640      	mov	r0, r8
 80134f4:	4649      	mov	r1, r9
 80134f6:	f7ec fee1 	bl	80002bc <__adddf3>
 80134fa:	3701      	adds	r7, #1
 80134fc:	4680      	mov	r8, r0
 80134fe:	4689      	mov	r9, r1
 8013500:	e7e3      	b.n	80134ca <__kernel_rem_pio2+0x3c2>
 8013502:	3d01      	subs	r5, #1
 8013504:	e741      	b.n	801338a <__kernel_rem_pio2+0x282>
 8013506:	f1ca 0000 	rsb	r0, sl, #0
 801350a:	ec47 6b10 	vmov	d0, r6, r7
 801350e:	f000 fa83 	bl	8013a18 <scalbn>
 8013512:	ec57 6b10 	vmov	r6, r7, d0
 8013516:	2200      	movs	r2, #0
 8013518:	4b99      	ldr	r3, [pc, #612]	; (8013780 <__kernel_rem_pio2+0x678>)
 801351a:	ee10 0a10 	vmov	r0, s0
 801351e:	4639      	mov	r1, r7
 8013520:	f7ed fb08 	bl	8000b34 <__aeabi_dcmpge>
 8013524:	b1f8      	cbz	r0, 8013566 <__kernel_rem_pio2+0x45e>
 8013526:	2200      	movs	r2, #0
 8013528:	4b96      	ldr	r3, [pc, #600]	; (8013784 <__kernel_rem_pio2+0x67c>)
 801352a:	4630      	mov	r0, r6
 801352c:	4639      	mov	r1, r7
 801352e:	f7ed f87b 	bl	8000628 <__aeabi_dmul>
 8013532:	f7ed fb29 	bl	8000b88 <__aeabi_d2iz>
 8013536:	4680      	mov	r8, r0
 8013538:	f7ed f80c 	bl	8000554 <__aeabi_i2d>
 801353c:	2200      	movs	r2, #0
 801353e:	4b90      	ldr	r3, [pc, #576]	; (8013780 <__kernel_rem_pio2+0x678>)
 8013540:	f7ed f872 	bl	8000628 <__aeabi_dmul>
 8013544:	460b      	mov	r3, r1
 8013546:	4602      	mov	r2, r0
 8013548:	4639      	mov	r1, r7
 801354a:	4630      	mov	r0, r6
 801354c:	f7ec feb4 	bl	80002b8 <__aeabi_dsub>
 8013550:	f7ed fb1a 	bl	8000b88 <__aeabi_d2iz>
 8013554:	1c65      	adds	r5, r4, #1
 8013556:	ab0e      	add	r3, sp, #56	; 0x38
 8013558:	f10a 0a18 	add.w	sl, sl, #24
 801355c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013560:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8013564:	e719      	b.n	801339a <__kernel_rem_pio2+0x292>
 8013566:	4630      	mov	r0, r6
 8013568:	4639      	mov	r1, r7
 801356a:	f7ed fb0d 	bl	8000b88 <__aeabi_d2iz>
 801356e:	ab0e      	add	r3, sp, #56	; 0x38
 8013570:	4625      	mov	r5, r4
 8013572:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013576:	e710      	b.n	801339a <__kernel_rem_pio2+0x292>
 8013578:	ab0e      	add	r3, sp, #56	; 0x38
 801357a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801357e:	f7ec ffe9 	bl	8000554 <__aeabi_i2d>
 8013582:	4642      	mov	r2, r8
 8013584:	464b      	mov	r3, r9
 8013586:	f7ed f84f 	bl	8000628 <__aeabi_dmul>
 801358a:	2200      	movs	r2, #0
 801358c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8013590:	4b7c      	ldr	r3, [pc, #496]	; (8013784 <__kernel_rem_pio2+0x67c>)
 8013592:	4640      	mov	r0, r8
 8013594:	4649      	mov	r1, r9
 8013596:	f7ed f847 	bl	8000628 <__aeabi_dmul>
 801359a:	3f01      	subs	r7, #1
 801359c:	4680      	mov	r8, r0
 801359e:	4689      	mov	r9, r1
 80135a0:	e708      	b.n	80133b4 <__kernel_rem_pio2+0x2ac>
 80135a2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80135a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135aa:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80135ae:	f7ed f83b 	bl	8000628 <__aeabi_dmul>
 80135b2:	4602      	mov	r2, r0
 80135b4:	460b      	mov	r3, r1
 80135b6:	4640      	mov	r0, r8
 80135b8:	4649      	mov	r1, r9
 80135ba:	f7ec fe7f 	bl	80002bc <__adddf3>
 80135be:	3701      	adds	r7, #1
 80135c0:	4680      	mov	r8, r0
 80135c2:	4689      	mov	r9, r1
 80135c4:	9b04      	ldr	r3, [sp, #16]
 80135c6:	429f      	cmp	r7, r3
 80135c8:	dc01      	bgt.n	80135ce <__kernel_rem_pio2+0x4c6>
 80135ca:	45ba      	cmp	sl, r7
 80135cc:	dae9      	bge.n	80135a2 <__kernel_rem_pio2+0x49a>
 80135ce:	ab4a      	add	r3, sp, #296	; 0x128
 80135d0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80135d4:	e9c3 8900 	strd	r8, r9, [r3]
 80135d8:	f10a 0a01 	add.w	sl, sl, #1
 80135dc:	3e08      	subs	r6, #8
 80135de:	e6f0      	b.n	80133c2 <__kernel_rem_pio2+0x2ba>
 80135e0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80135e2:	2b03      	cmp	r3, #3
 80135e4:	d85b      	bhi.n	801369e <__kernel_rem_pio2+0x596>
 80135e6:	e8df f003 	tbb	[pc, r3]
 80135ea:	264a      	.short	0x264a
 80135ec:	0226      	.short	0x0226
 80135ee:	ab9a      	add	r3, sp, #616	; 0x268
 80135f0:	441c      	add	r4, r3
 80135f2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80135f6:	46a2      	mov	sl, r4
 80135f8:	46ab      	mov	fp, r5
 80135fa:	f1bb 0f00 	cmp.w	fp, #0
 80135fe:	dc6c      	bgt.n	80136da <__kernel_rem_pio2+0x5d2>
 8013600:	46a2      	mov	sl, r4
 8013602:	46ab      	mov	fp, r5
 8013604:	f1bb 0f01 	cmp.w	fp, #1
 8013608:	f300 8086 	bgt.w	8013718 <__kernel_rem_pio2+0x610>
 801360c:	2000      	movs	r0, #0
 801360e:	2100      	movs	r1, #0
 8013610:	2d01      	cmp	r5, #1
 8013612:	f300 80a0 	bgt.w	8013756 <__kernel_rem_pio2+0x64e>
 8013616:	9b02      	ldr	r3, [sp, #8]
 8013618:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801361c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8013620:	2b00      	cmp	r3, #0
 8013622:	f040 809e 	bne.w	8013762 <__kernel_rem_pio2+0x65a>
 8013626:	9b01      	ldr	r3, [sp, #4]
 8013628:	e9c3 7800 	strd	r7, r8, [r3]
 801362c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8013630:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8013634:	e033      	b.n	801369e <__kernel_rem_pio2+0x596>
 8013636:	3408      	adds	r4, #8
 8013638:	ab4a      	add	r3, sp, #296	; 0x128
 801363a:	441c      	add	r4, r3
 801363c:	462e      	mov	r6, r5
 801363e:	2000      	movs	r0, #0
 8013640:	2100      	movs	r1, #0
 8013642:	2e00      	cmp	r6, #0
 8013644:	da3a      	bge.n	80136bc <__kernel_rem_pio2+0x5b4>
 8013646:	9b02      	ldr	r3, [sp, #8]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d03d      	beq.n	80136c8 <__kernel_rem_pio2+0x5c0>
 801364c:	4602      	mov	r2, r0
 801364e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013652:	9c01      	ldr	r4, [sp, #4]
 8013654:	e9c4 2300 	strd	r2, r3, [r4]
 8013658:	4602      	mov	r2, r0
 801365a:	460b      	mov	r3, r1
 801365c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8013660:	f7ec fe2a 	bl	80002b8 <__aeabi_dsub>
 8013664:	ae4c      	add	r6, sp, #304	; 0x130
 8013666:	2401      	movs	r4, #1
 8013668:	42a5      	cmp	r5, r4
 801366a:	da30      	bge.n	80136ce <__kernel_rem_pio2+0x5c6>
 801366c:	9b02      	ldr	r3, [sp, #8]
 801366e:	b113      	cbz	r3, 8013676 <__kernel_rem_pio2+0x56e>
 8013670:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013674:	4619      	mov	r1, r3
 8013676:	9b01      	ldr	r3, [sp, #4]
 8013678:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801367c:	e00f      	b.n	801369e <__kernel_rem_pio2+0x596>
 801367e:	ab9a      	add	r3, sp, #616	; 0x268
 8013680:	441c      	add	r4, r3
 8013682:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013686:	2000      	movs	r0, #0
 8013688:	2100      	movs	r1, #0
 801368a:	2d00      	cmp	r5, #0
 801368c:	da10      	bge.n	80136b0 <__kernel_rem_pio2+0x5a8>
 801368e:	9b02      	ldr	r3, [sp, #8]
 8013690:	b113      	cbz	r3, 8013698 <__kernel_rem_pio2+0x590>
 8013692:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013696:	4619      	mov	r1, r3
 8013698:	9b01      	ldr	r3, [sp, #4]
 801369a:	e9c3 0100 	strd	r0, r1, [r3]
 801369e:	9b06      	ldr	r3, [sp, #24]
 80136a0:	f003 0007 	and.w	r0, r3, #7
 80136a4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80136a8:	ecbd 8b02 	vpop	{d8}
 80136ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136b0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80136b4:	f7ec fe02 	bl	80002bc <__adddf3>
 80136b8:	3d01      	subs	r5, #1
 80136ba:	e7e6      	b.n	801368a <__kernel_rem_pio2+0x582>
 80136bc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80136c0:	f7ec fdfc 	bl	80002bc <__adddf3>
 80136c4:	3e01      	subs	r6, #1
 80136c6:	e7bc      	b.n	8013642 <__kernel_rem_pio2+0x53a>
 80136c8:	4602      	mov	r2, r0
 80136ca:	460b      	mov	r3, r1
 80136cc:	e7c1      	b.n	8013652 <__kernel_rem_pio2+0x54a>
 80136ce:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80136d2:	f7ec fdf3 	bl	80002bc <__adddf3>
 80136d6:	3401      	adds	r4, #1
 80136d8:	e7c6      	b.n	8013668 <__kernel_rem_pio2+0x560>
 80136da:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80136de:	ed3a 7b02 	vldmdb	sl!, {d7}
 80136e2:	4640      	mov	r0, r8
 80136e4:	ec53 2b17 	vmov	r2, r3, d7
 80136e8:	4649      	mov	r1, r9
 80136ea:	ed8d 7b04 	vstr	d7, [sp, #16]
 80136ee:	f7ec fde5 	bl	80002bc <__adddf3>
 80136f2:	4602      	mov	r2, r0
 80136f4:	460b      	mov	r3, r1
 80136f6:	4606      	mov	r6, r0
 80136f8:	460f      	mov	r7, r1
 80136fa:	4640      	mov	r0, r8
 80136fc:	4649      	mov	r1, r9
 80136fe:	f7ec fddb 	bl	80002b8 <__aeabi_dsub>
 8013702:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013706:	f7ec fdd9 	bl	80002bc <__adddf3>
 801370a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801370e:	e9ca 0100 	strd	r0, r1, [sl]
 8013712:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8013716:	e770      	b.n	80135fa <__kernel_rem_pio2+0x4f2>
 8013718:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801371c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013720:	4630      	mov	r0, r6
 8013722:	ec53 2b17 	vmov	r2, r3, d7
 8013726:	4639      	mov	r1, r7
 8013728:	ed8d 7b04 	vstr	d7, [sp, #16]
 801372c:	f7ec fdc6 	bl	80002bc <__adddf3>
 8013730:	4602      	mov	r2, r0
 8013732:	460b      	mov	r3, r1
 8013734:	4680      	mov	r8, r0
 8013736:	4689      	mov	r9, r1
 8013738:	4630      	mov	r0, r6
 801373a:	4639      	mov	r1, r7
 801373c:	f7ec fdbc 	bl	80002b8 <__aeabi_dsub>
 8013740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013744:	f7ec fdba 	bl	80002bc <__adddf3>
 8013748:	f10b 3bff 	add.w	fp, fp, #4294967295
 801374c:	e9ca 0100 	strd	r0, r1, [sl]
 8013750:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8013754:	e756      	b.n	8013604 <__kernel_rem_pio2+0x4fc>
 8013756:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801375a:	f7ec fdaf 	bl	80002bc <__adddf3>
 801375e:	3d01      	subs	r5, #1
 8013760:	e756      	b.n	8013610 <__kernel_rem_pio2+0x508>
 8013762:	9b01      	ldr	r3, [sp, #4]
 8013764:	9a01      	ldr	r2, [sp, #4]
 8013766:	601f      	str	r7, [r3, #0]
 8013768:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801376c:	605c      	str	r4, [r3, #4]
 801376e:	609d      	str	r5, [r3, #8]
 8013770:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8013774:	60d3      	str	r3, [r2, #12]
 8013776:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801377a:	6110      	str	r0, [r2, #16]
 801377c:	6153      	str	r3, [r2, #20]
 801377e:	e78e      	b.n	801369e <__kernel_rem_pio2+0x596>
 8013780:	41700000 	.word	0x41700000
 8013784:	3e700000 	.word	0x3e700000

08013788 <__kernel_sin>:
 8013788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801378c:	ec55 4b10 	vmov	r4, r5, d0
 8013790:	b085      	sub	sp, #20
 8013792:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013796:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801379a:	ed8d 1b00 	vstr	d1, [sp]
 801379e:	9002      	str	r0, [sp, #8]
 80137a0:	da06      	bge.n	80137b0 <__kernel_sin+0x28>
 80137a2:	ee10 0a10 	vmov	r0, s0
 80137a6:	4629      	mov	r1, r5
 80137a8:	f7ed f9ee 	bl	8000b88 <__aeabi_d2iz>
 80137ac:	2800      	cmp	r0, #0
 80137ae:	d051      	beq.n	8013854 <__kernel_sin+0xcc>
 80137b0:	4622      	mov	r2, r4
 80137b2:	462b      	mov	r3, r5
 80137b4:	4620      	mov	r0, r4
 80137b6:	4629      	mov	r1, r5
 80137b8:	f7ec ff36 	bl	8000628 <__aeabi_dmul>
 80137bc:	4682      	mov	sl, r0
 80137be:	468b      	mov	fp, r1
 80137c0:	4602      	mov	r2, r0
 80137c2:	460b      	mov	r3, r1
 80137c4:	4620      	mov	r0, r4
 80137c6:	4629      	mov	r1, r5
 80137c8:	f7ec ff2e 	bl	8000628 <__aeabi_dmul>
 80137cc:	a341      	add	r3, pc, #260	; (adr r3, 80138d4 <__kernel_sin+0x14c>)
 80137ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d2:	4680      	mov	r8, r0
 80137d4:	4689      	mov	r9, r1
 80137d6:	4650      	mov	r0, sl
 80137d8:	4659      	mov	r1, fp
 80137da:	f7ec ff25 	bl	8000628 <__aeabi_dmul>
 80137de:	a33f      	add	r3, pc, #252	; (adr r3, 80138dc <__kernel_sin+0x154>)
 80137e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137e4:	f7ec fd68 	bl	80002b8 <__aeabi_dsub>
 80137e8:	4652      	mov	r2, sl
 80137ea:	465b      	mov	r3, fp
 80137ec:	f7ec ff1c 	bl	8000628 <__aeabi_dmul>
 80137f0:	a33c      	add	r3, pc, #240	; (adr r3, 80138e4 <__kernel_sin+0x15c>)
 80137f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137f6:	f7ec fd61 	bl	80002bc <__adddf3>
 80137fa:	4652      	mov	r2, sl
 80137fc:	465b      	mov	r3, fp
 80137fe:	f7ec ff13 	bl	8000628 <__aeabi_dmul>
 8013802:	a33a      	add	r3, pc, #232	; (adr r3, 80138ec <__kernel_sin+0x164>)
 8013804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013808:	f7ec fd56 	bl	80002b8 <__aeabi_dsub>
 801380c:	4652      	mov	r2, sl
 801380e:	465b      	mov	r3, fp
 8013810:	f7ec ff0a 	bl	8000628 <__aeabi_dmul>
 8013814:	a337      	add	r3, pc, #220	; (adr r3, 80138f4 <__kernel_sin+0x16c>)
 8013816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801381a:	f7ec fd4f 	bl	80002bc <__adddf3>
 801381e:	9b02      	ldr	r3, [sp, #8]
 8013820:	4606      	mov	r6, r0
 8013822:	460f      	mov	r7, r1
 8013824:	b9db      	cbnz	r3, 801385e <__kernel_sin+0xd6>
 8013826:	4602      	mov	r2, r0
 8013828:	460b      	mov	r3, r1
 801382a:	4650      	mov	r0, sl
 801382c:	4659      	mov	r1, fp
 801382e:	f7ec fefb 	bl	8000628 <__aeabi_dmul>
 8013832:	a325      	add	r3, pc, #148	; (adr r3, 80138c8 <__kernel_sin+0x140>)
 8013834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013838:	f7ec fd3e 	bl	80002b8 <__aeabi_dsub>
 801383c:	4642      	mov	r2, r8
 801383e:	464b      	mov	r3, r9
 8013840:	f7ec fef2 	bl	8000628 <__aeabi_dmul>
 8013844:	4602      	mov	r2, r0
 8013846:	460b      	mov	r3, r1
 8013848:	4620      	mov	r0, r4
 801384a:	4629      	mov	r1, r5
 801384c:	f7ec fd36 	bl	80002bc <__adddf3>
 8013850:	4604      	mov	r4, r0
 8013852:	460d      	mov	r5, r1
 8013854:	ec45 4b10 	vmov	d0, r4, r5
 8013858:	b005      	add	sp, #20
 801385a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801385e:	2200      	movs	r2, #0
 8013860:	4b1b      	ldr	r3, [pc, #108]	; (80138d0 <__kernel_sin+0x148>)
 8013862:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013866:	f7ec fedf 	bl	8000628 <__aeabi_dmul>
 801386a:	4632      	mov	r2, r6
 801386c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013870:	463b      	mov	r3, r7
 8013872:	4640      	mov	r0, r8
 8013874:	4649      	mov	r1, r9
 8013876:	f7ec fed7 	bl	8000628 <__aeabi_dmul>
 801387a:	4602      	mov	r2, r0
 801387c:	460b      	mov	r3, r1
 801387e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013882:	f7ec fd19 	bl	80002b8 <__aeabi_dsub>
 8013886:	4652      	mov	r2, sl
 8013888:	465b      	mov	r3, fp
 801388a:	f7ec fecd 	bl	8000628 <__aeabi_dmul>
 801388e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013892:	f7ec fd11 	bl	80002b8 <__aeabi_dsub>
 8013896:	a30c      	add	r3, pc, #48	; (adr r3, 80138c8 <__kernel_sin+0x140>)
 8013898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801389c:	4606      	mov	r6, r0
 801389e:	460f      	mov	r7, r1
 80138a0:	4640      	mov	r0, r8
 80138a2:	4649      	mov	r1, r9
 80138a4:	f7ec fec0 	bl	8000628 <__aeabi_dmul>
 80138a8:	4602      	mov	r2, r0
 80138aa:	460b      	mov	r3, r1
 80138ac:	4630      	mov	r0, r6
 80138ae:	4639      	mov	r1, r7
 80138b0:	f7ec fd04 	bl	80002bc <__adddf3>
 80138b4:	4602      	mov	r2, r0
 80138b6:	460b      	mov	r3, r1
 80138b8:	4620      	mov	r0, r4
 80138ba:	4629      	mov	r1, r5
 80138bc:	f7ec fcfc 	bl	80002b8 <__aeabi_dsub>
 80138c0:	e7c6      	b.n	8013850 <__kernel_sin+0xc8>
 80138c2:	bf00      	nop
 80138c4:	f3af 8000 	nop.w
 80138c8:	55555549 	.word	0x55555549
 80138cc:	3fc55555 	.word	0x3fc55555
 80138d0:	3fe00000 	.word	0x3fe00000
 80138d4:	5acfd57c 	.word	0x5acfd57c
 80138d8:	3de5d93a 	.word	0x3de5d93a
 80138dc:	8a2b9ceb 	.word	0x8a2b9ceb
 80138e0:	3e5ae5e6 	.word	0x3e5ae5e6
 80138e4:	57b1fe7d 	.word	0x57b1fe7d
 80138e8:	3ec71de3 	.word	0x3ec71de3
 80138ec:	19c161d5 	.word	0x19c161d5
 80138f0:	3f2a01a0 	.word	0x3f2a01a0
 80138f4:	1110f8a6 	.word	0x1110f8a6
 80138f8:	3f811111 	.word	0x3f811111

080138fc <fabs>:
 80138fc:	ec51 0b10 	vmov	r0, r1, d0
 8013900:	ee10 2a10 	vmov	r2, s0
 8013904:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013908:	ec43 2b10 	vmov	d0, r2, r3
 801390c:	4770      	bx	lr
	...

08013910 <floor>:
 8013910:	ec51 0b10 	vmov	r0, r1, d0
 8013914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013918:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801391c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013920:	2e13      	cmp	r6, #19
 8013922:	460c      	mov	r4, r1
 8013924:	ee10 5a10 	vmov	r5, s0
 8013928:	4680      	mov	r8, r0
 801392a:	dc34      	bgt.n	8013996 <floor+0x86>
 801392c:	2e00      	cmp	r6, #0
 801392e:	da16      	bge.n	801395e <floor+0x4e>
 8013930:	a335      	add	r3, pc, #212	; (adr r3, 8013a08 <floor+0xf8>)
 8013932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013936:	f7ec fcc1 	bl	80002bc <__adddf3>
 801393a:	2200      	movs	r2, #0
 801393c:	2300      	movs	r3, #0
 801393e:	f7ed f903 	bl	8000b48 <__aeabi_dcmpgt>
 8013942:	b148      	cbz	r0, 8013958 <floor+0x48>
 8013944:	2c00      	cmp	r4, #0
 8013946:	da59      	bge.n	80139fc <floor+0xec>
 8013948:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801394c:	4a30      	ldr	r2, [pc, #192]	; (8013a10 <floor+0x100>)
 801394e:	432b      	orrs	r3, r5
 8013950:	2500      	movs	r5, #0
 8013952:	42ab      	cmp	r3, r5
 8013954:	bf18      	it	ne
 8013956:	4614      	movne	r4, r2
 8013958:	4621      	mov	r1, r4
 801395a:	4628      	mov	r0, r5
 801395c:	e025      	b.n	80139aa <floor+0x9a>
 801395e:	4f2d      	ldr	r7, [pc, #180]	; (8013a14 <floor+0x104>)
 8013960:	4137      	asrs	r7, r6
 8013962:	ea01 0307 	and.w	r3, r1, r7
 8013966:	4303      	orrs	r3, r0
 8013968:	d01f      	beq.n	80139aa <floor+0x9a>
 801396a:	a327      	add	r3, pc, #156	; (adr r3, 8013a08 <floor+0xf8>)
 801396c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013970:	f7ec fca4 	bl	80002bc <__adddf3>
 8013974:	2200      	movs	r2, #0
 8013976:	2300      	movs	r3, #0
 8013978:	f7ed f8e6 	bl	8000b48 <__aeabi_dcmpgt>
 801397c:	2800      	cmp	r0, #0
 801397e:	d0eb      	beq.n	8013958 <floor+0x48>
 8013980:	2c00      	cmp	r4, #0
 8013982:	bfbe      	ittt	lt
 8013984:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013988:	fa43 f606 	asrlt.w	r6, r3, r6
 801398c:	19a4      	addlt	r4, r4, r6
 801398e:	ea24 0407 	bic.w	r4, r4, r7
 8013992:	2500      	movs	r5, #0
 8013994:	e7e0      	b.n	8013958 <floor+0x48>
 8013996:	2e33      	cmp	r6, #51	; 0x33
 8013998:	dd0b      	ble.n	80139b2 <floor+0xa2>
 801399a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801399e:	d104      	bne.n	80139aa <floor+0x9a>
 80139a0:	ee10 2a10 	vmov	r2, s0
 80139a4:	460b      	mov	r3, r1
 80139a6:	f7ec fc89 	bl	80002bc <__adddf3>
 80139aa:	ec41 0b10 	vmov	d0, r0, r1
 80139ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139b2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80139b6:	f04f 33ff 	mov.w	r3, #4294967295
 80139ba:	fa23 f707 	lsr.w	r7, r3, r7
 80139be:	4207      	tst	r7, r0
 80139c0:	d0f3      	beq.n	80139aa <floor+0x9a>
 80139c2:	a311      	add	r3, pc, #68	; (adr r3, 8013a08 <floor+0xf8>)
 80139c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139c8:	f7ec fc78 	bl	80002bc <__adddf3>
 80139cc:	2200      	movs	r2, #0
 80139ce:	2300      	movs	r3, #0
 80139d0:	f7ed f8ba 	bl	8000b48 <__aeabi_dcmpgt>
 80139d4:	2800      	cmp	r0, #0
 80139d6:	d0bf      	beq.n	8013958 <floor+0x48>
 80139d8:	2c00      	cmp	r4, #0
 80139da:	da02      	bge.n	80139e2 <floor+0xd2>
 80139dc:	2e14      	cmp	r6, #20
 80139de:	d103      	bne.n	80139e8 <floor+0xd8>
 80139e0:	3401      	adds	r4, #1
 80139e2:	ea25 0507 	bic.w	r5, r5, r7
 80139e6:	e7b7      	b.n	8013958 <floor+0x48>
 80139e8:	2301      	movs	r3, #1
 80139ea:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80139ee:	fa03 f606 	lsl.w	r6, r3, r6
 80139f2:	4435      	add	r5, r6
 80139f4:	4545      	cmp	r5, r8
 80139f6:	bf38      	it	cc
 80139f8:	18e4      	addcc	r4, r4, r3
 80139fa:	e7f2      	b.n	80139e2 <floor+0xd2>
 80139fc:	2500      	movs	r5, #0
 80139fe:	462c      	mov	r4, r5
 8013a00:	e7aa      	b.n	8013958 <floor+0x48>
 8013a02:	bf00      	nop
 8013a04:	f3af 8000 	nop.w
 8013a08:	8800759c 	.word	0x8800759c
 8013a0c:	7e37e43c 	.word	0x7e37e43c
 8013a10:	bff00000 	.word	0xbff00000
 8013a14:	000fffff 	.word	0x000fffff

08013a18 <scalbn>:
 8013a18:	b570      	push	{r4, r5, r6, lr}
 8013a1a:	ec55 4b10 	vmov	r4, r5, d0
 8013a1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013a22:	4606      	mov	r6, r0
 8013a24:	462b      	mov	r3, r5
 8013a26:	b9aa      	cbnz	r2, 8013a54 <scalbn+0x3c>
 8013a28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013a2c:	4323      	orrs	r3, r4
 8013a2e:	d03b      	beq.n	8013aa8 <scalbn+0x90>
 8013a30:	4b31      	ldr	r3, [pc, #196]	; (8013af8 <scalbn+0xe0>)
 8013a32:	4629      	mov	r1, r5
 8013a34:	2200      	movs	r2, #0
 8013a36:	ee10 0a10 	vmov	r0, s0
 8013a3a:	f7ec fdf5 	bl	8000628 <__aeabi_dmul>
 8013a3e:	4b2f      	ldr	r3, [pc, #188]	; (8013afc <scalbn+0xe4>)
 8013a40:	429e      	cmp	r6, r3
 8013a42:	4604      	mov	r4, r0
 8013a44:	460d      	mov	r5, r1
 8013a46:	da12      	bge.n	8013a6e <scalbn+0x56>
 8013a48:	a327      	add	r3, pc, #156	; (adr r3, 8013ae8 <scalbn+0xd0>)
 8013a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a4e:	f7ec fdeb 	bl	8000628 <__aeabi_dmul>
 8013a52:	e009      	b.n	8013a68 <scalbn+0x50>
 8013a54:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013a58:	428a      	cmp	r2, r1
 8013a5a:	d10c      	bne.n	8013a76 <scalbn+0x5e>
 8013a5c:	ee10 2a10 	vmov	r2, s0
 8013a60:	4620      	mov	r0, r4
 8013a62:	4629      	mov	r1, r5
 8013a64:	f7ec fc2a 	bl	80002bc <__adddf3>
 8013a68:	4604      	mov	r4, r0
 8013a6a:	460d      	mov	r5, r1
 8013a6c:	e01c      	b.n	8013aa8 <scalbn+0x90>
 8013a6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013a72:	460b      	mov	r3, r1
 8013a74:	3a36      	subs	r2, #54	; 0x36
 8013a76:	4432      	add	r2, r6
 8013a78:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013a7c:	428a      	cmp	r2, r1
 8013a7e:	dd0b      	ble.n	8013a98 <scalbn+0x80>
 8013a80:	ec45 4b11 	vmov	d1, r4, r5
 8013a84:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013af0 <scalbn+0xd8>
 8013a88:	f000 f83c 	bl	8013b04 <copysign>
 8013a8c:	a318      	add	r3, pc, #96	; (adr r3, 8013af0 <scalbn+0xd8>)
 8013a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a92:	ec51 0b10 	vmov	r0, r1, d0
 8013a96:	e7da      	b.n	8013a4e <scalbn+0x36>
 8013a98:	2a00      	cmp	r2, #0
 8013a9a:	dd08      	ble.n	8013aae <scalbn+0x96>
 8013a9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013aa0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013aa4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013aa8:	ec45 4b10 	vmov	d0, r4, r5
 8013aac:	bd70      	pop	{r4, r5, r6, pc}
 8013aae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013ab2:	da0d      	bge.n	8013ad0 <scalbn+0xb8>
 8013ab4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013ab8:	429e      	cmp	r6, r3
 8013aba:	ec45 4b11 	vmov	d1, r4, r5
 8013abe:	dce1      	bgt.n	8013a84 <scalbn+0x6c>
 8013ac0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013ae8 <scalbn+0xd0>
 8013ac4:	f000 f81e 	bl	8013b04 <copysign>
 8013ac8:	a307      	add	r3, pc, #28	; (adr r3, 8013ae8 <scalbn+0xd0>)
 8013aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ace:	e7e0      	b.n	8013a92 <scalbn+0x7a>
 8013ad0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013ad4:	3236      	adds	r2, #54	; 0x36
 8013ad6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013ada:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013ade:	4620      	mov	r0, r4
 8013ae0:	4629      	mov	r1, r5
 8013ae2:	2200      	movs	r2, #0
 8013ae4:	4b06      	ldr	r3, [pc, #24]	; (8013b00 <scalbn+0xe8>)
 8013ae6:	e7b2      	b.n	8013a4e <scalbn+0x36>
 8013ae8:	c2f8f359 	.word	0xc2f8f359
 8013aec:	01a56e1f 	.word	0x01a56e1f
 8013af0:	8800759c 	.word	0x8800759c
 8013af4:	7e37e43c 	.word	0x7e37e43c
 8013af8:	43500000 	.word	0x43500000
 8013afc:	ffff3cb0 	.word	0xffff3cb0
 8013b00:	3c900000 	.word	0x3c900000

08013b04 <copysign>:
 8013b04:	ec51 0b10 	vmov	r0, r1, d0
 8013b08:	ee11 0a90 	vmov	r0, s3
 8013b0c:	ee10 2a10 	vmov	r2, s0
 8013b10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013b14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013b18:	ea41 0300 	orr.w	r3, r1, r0
 8013b1c:	ec43 2b10 	vmov	d0, r2, r3
 8013b20:	4770      	bx	lr
	...

08013b24 <__errno>:
 8013b24:	4b01      	ldr	r3, [pc, #4]	; (8013b2c <__errno+0x8>)
 8013b26:	6818      	ldr	r0, [r3, #0]
 8013b28:	4770      	bx	lr
 8013b2a:	bf00      	nop
 8013b2c:	2000000c 	.word	0x2000000c

08013b30 <__libc_init_array>:
 8013b30:	b570      	push	{r4, r5, r6, lr}
 8013b32:	4e0d      	ldr	r6, [pc, #52]	; (8013b68 <__libc_init_array+0x38>)
 8013b34:	4c0d      	ldr	r4, [pc, #52]	; (8013b6c <__libc_init_array+0x3c>)
 8013b36:	1ba4      	subs	r4, r4, r6
 8013b38:	10a4      	asrs	r4, r4, #2
 8013b3a:	2500      	movs	r5, #0
 8013b3c:	42a5      	cmp	r5, r4
 8013b3e:	d109      	bne.n	8013b54 <__libc_init_array+0x24>
 8013b40:	4e0b      	ldr	r6, [pc, #44]	; (8013b70 <__libc_init_array+0x40>)
 8013b42:	4c0c      	ldr	r4, [pc, #48]	; (8013b74 <__libc_init_array+0x44>)
 8013b44:	f004 f9e8 	bl	8017f18 <_init>
 8013b48:	1ba4      	subs	r4, r4, r6
 8013b4a:	10a4      	asrs	r4, r4, #2
 8013b4c:	2500      	movs	r5, #0
 8013b4e:	42a5      	cmp	r5, r4
 8013b50:	d105      	bne.n	8013b5e <__libc_init_array+0x2e>
 8013b52:	bd70      	pop	{r4, r5, r6, pc}
 8013b54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013b58:	4798      	blx	r3
 8013b5a:	3501      	adds	r5, #1
 8013b5c:	e7ee      	b.n	8013b3c <__libc_init_array+0xc>
 8013b5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013b62:	4798      	blx	r3
 8013b64:	3501      	adds	r5, #1
 8013b66:	e7f2      	b.n	8013b4e <__libc_init_array+0x1e>
 8013b68:	08018a5c 	.word	0x08018a5c
 8013b6c:	08018a5c 	.word	0x08018a5c
 8013b70:	08018a5c 	.word	0x08018a5c
 8013b74:	08018a64 	.word	0x08018a64

08013b78 <memcpy>:
 8013b78:	b510      	push	{r4, lr}
 8013b7a:	1e43      	subs	r3, r0, #1
 8013b7c:	440a      	add	r2, r1
 8013b7e:	4291      	cmp	r1, r2
 8013b80:	d100      	bne.n	8013b84 <memcpy+0xc>
 8013b82:	bd10      	pop	{r4, pc}
 8013b84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013b8c:	e7f7      	b.n	8013b7e <memcpy+0x6>

08013b8e <memset>:
 8013b8e:	4402      	add	r2, r0
 8013b90:	4603      	mov	r3, r0
 8013b92:	4293      	cmp	r3, r2
 8013b94:	d100      	bne.n	8013b98 <memset+0xa>
 8013b96:	4770      	bx	lr
 8013b98:	f803 1b01 	strb.w	r1, [r3], #1
 8013b9c:	e7f9      	b.n	8013b92 <memset+0x4>

08013b9e <__cvt>:
 8013b9e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013ba2:	ec55 4b10 	vmov	r4, r5, d0
 8013ba6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013ba8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013bac:	2d00      	cmp	r5, #0
 8013bae:	460e      	mov	r6, r1
 8013bb0:	4691      	mov	r9, r2
 8013bb2:	4619      	mov	r1, r3
 8013bb4:	bfb8      	it	lt
 8013bb6:	4622      	movlt	r2, r4
 8013bb8:	462b      	mov	r3, r5
 8013bba:	f027 0720 	bic.w	r7, r7, #32
 8013bbe:	bfbb      	ittet	lt
 8013bc0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013bc4:	461d      	movlt	r5, r3
 8013bc6:	2300      	movge	r3, #0
 8013bc8:	232d      	movlt	r3, #45	; 0x2d
 8013bca:	bfb8      	it	lt
 8013bcc:	4614      	movlt	r4, r2
 8013bce:	2f46      	cmp	r7, #70	; 0x46
 8013bd0:	700b      	strb	r3, [r1, #0]
 8013bd2:	d004      	beq.n	8013bde <__cvt+0x40>
 8013bd4:	2f45      	cmp	r7, #69	; 0x45
 8013bd6:	d100      	bne.n	8013bda <__cvt+0x3c>
 8013bd8:	3601      	adds	r6, #1
 8013bda:	2102      	movs	r1, #2
 8013bdc:	e000      	b.n	8013be0 <__cvt+0x42>
 8013bde:	2103      	movs	r1, #3
 8013be0:	ab03      	add	r3, sp, #12
 8013be2:	9301      	str	r3, [sp, #4]
 8013be4:	ab02      	add	r3, sp, #8
 8013be6:	9300      	str	r3, [sp, #0]
 8013be8:	4632      	mov	r2, r6
 8013bea:	4653      	mov	r3, sl
 8013bec:	ec45 4b10 	vmov	d0, r4, r5
 8013bf0:	f001 fdfe 	bl	80157f0 <_dtoa_r>
 8013bf4:	2f47      	cmp	r7, #71	; 0x47
 8013bf6:	4680      	mov	r8, r0
 8013bf8:	d102      	bne.n	8013c00 <__cvt+0x62>
 8013bfa:	f019 0f01 	tst.w	r9, #1
 8013bfe:	d026      	beq.n	8013c4e <__cvt+0xb0>
 8013c00:	2f46      	cmp	r7, #70	; 0x46
 8013c02:	eb08 0906 	add.w	r9, r8, r6
 8013c06:	d111      	bne.n	8013c2c <__cvt+0x8e>
 8013c08:	f898 3000 	ldrb.w	r3, [r8]
 8013c0c:	2b30      	cmp	r3, #48	; 0x30
 8013c0e:	d10a      	bne.n	8013c26 <__cvt+0x88>
 8013c10:	2200      	movs	r2, #0
 8013c12:	2300      	movs	r3, #0
 8013c14:	4620      	mov	r0, r4
 8013c16:	4629      	mov	r1, r5
 8013c18:	f7ec ff6e 	bl	8000af8 <__aeabi_dcmpeq>
 8013c1c:	b918      	cbnz	r0, 8013c26 <__cvt+0x88>
 8013c1e:	f1c6 0601 	rsb	r6, r6, #1
 8013c22:	f8ca 6000 	str.w	r6, [sl]
 8013c26:	f8da 3000 	ldr.w	r3, [sl]
 8013c2a:	4499      	add	r9, r3
 8013c2c:	2200      	movs	r2, #0
 8013c2e:	2300      	movs	r3, #0
 8013c30:	4620      	mov	r0, r4
 8013c32:	4629      	mov	r1, r5
 8013c34:	f7ec ff60 	bl	8000af8 <__aeabi_dcmpeq>
 8013c38:	b938      	cbnz	r0, 8013c4a <__cvt+0xac>
 8013c3a:	2230      	movs	r2, #48	; 0x30
 8013c3c:	9b03      	ldr	r3, [sp, #12]
 8013c3e:	454b      	cmp	r3, r9
 8013c40:	d205      	bcs.n	8013c4e <__cvt+0xb0>
 8013c42:	1c59      	adds	r1, r3, #1
 8013c44:	9103      	str	r1, [sp, #12]
 8013c46:	701a      	strb	r2, [r3, #0]
 8013c48:	e7f8      	b.n	8013c3c <__cvt+0x9e>
 8013c4a:	f8cd 900c 	str.w	r9, [sp, #12]
 8013c4e:	9b03      	ldr	r3, [sp, #12]
 8013c50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c52:	eba3 0308 	sub.w	r3, r3, r8
 8013c56:	4640      	mov	r0, r8
 8013c58:	6013      	str	r3, [r2, #0]
 8013c5a:	b004      	add	sp, #16
 8013c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013c60 <__exponent>:
 8013c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013c62:	2900      	cmp	r1, #0
 8013c64:	4604      	mov	r4, r0
 8013c66:	bfba      	itte	lt
 8013c68:	4249      	neglt	r1, r1
 8013c6a:	232d      	movlt	r3, #45	; 0x2d
 8013c6c:	232b      	movge	r3, #43	; 0x2b
 8013c6e:	2909      	cmp	r1, #9
 8013c70:	f804 2b02 	strb.w	r2, [r4], #2
 8013c74:	7043      	strb	r3, [r0, #1]
 8013c76:	dd20      	ble.n	8013cba <__exponent+0x5a>
 8013c78:	f10d 0307 	add.w	r3, sp, #7
 8013c7c:	461f      	mov	r7, r3
 8013c7e:	260a      	movs	r6, #10
 8013c80:	fb91 f5f6 	sdiv	r5, r1, r6
 8013c84:	fb06 1115 	mls	r1, r6, r5, r1
 8013c88:	3130      	adds	r1, #48	; 0x30
 8013c8a:	2d09      	cmp	r5, #9
 8013c8c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013c90:	f103 32ff 	add.w	r2, r3, #4294967295
 8013c94:	4629      	mov	r1, r5
 8013c96:	dc09      	bgt.n	8013cac <__exponent+0x4c>
 8013c98:	3130      	adds	r1, #48	; 0x30
 8013c9a:	3b02      	subs	r3, #2
 8013c9c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013ca0:	42bb      	cmp	r3, r7
 8013ca2:	4622      	mov	r2, r4
 8013ca4:	d304      	bcc.n	8013cb0 <__exponent+0x50>
 8013ca6:	1a10      	subs	r0, r2, r0
 8013ca8:	b003      	add	sp, #12
 8013caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013cac:	4613      	mov	r3, r2
 8013cae:	e7e7      	b.n	8013c80 <__exponent+0x20>
 8013cb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013cb4:	f804 2b01 	strb.w	r2, [r4], #1
 8013cb8:	e7f2      	b.n	8013ca0 <__exponent+0x40>
 8013cba:	2330      	movs	r3, #48	; 0x30
 8013cbc:	4419      	add	r1, r3
 8013cbe:	7083      	strb	r3, [r0, #2]
 8013cc0:	1d02      	adds	r2, r0, #4
 8013cc2:	70c1      	strb	r1, [r0, #3]
 8013cc4:	e7ef      	b.n	8013ca6 <__exponent+0x46>
	...

08013cc8 <_printf_float>:
 8013cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ccc:	b08d      	sub	sp, #52	; 0x34
 8013cce:	460c      	mov	r4, r1
 8013cd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8013cd4:	4616      	mov	r6, r2
 8013cd6:	461f      	mov	r7, r3
 8013cd8:	4605      	mov	r5, r0
 8013cda:	f002 fe7b 	bl	80169d4 <_localeconv_r>
 8013cde:	6803      	ldr	r3, [r0, #0]
 8013ce0:	9304      	str	r3, [sp, #16]
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	f7ec fa8c 	bl	8000200 <strlen>
 8013ce8:	2300      	movs	r3, #0
 8013cea:	930a      	str	r3, [sp, #40]	; 0x28
 8013cec:	f8d8 3000 	ldr.w	r3, [r8]
 8013cf0:	9005      	str	r0, [sp, #20]
 8013cf2:	3307      	adds	r3, #7
 8013cf4:	f023 0307 	bic.w	r3, r3, #7
 8013cf8:	f103 0208 	add.w	r2, r3, #8
 8013cfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013d00:	f8d4 b000 	ldr.w	fp, [r4]
 8013d04:	f8c8 2000 	str.w	r2, [r8]
 8013d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013d10:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013d14:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013d18:	9307      	str	r3, [sp, #28]
 8013d1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8013d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8013d22:	4ba7      	ldr	r3, [pc, #668]	; (8013fc0 <_printf_float+0x2f8>)
 8013d24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d28:	f7ec ff18 	bl	8000b5c <__aeabi_dcmpun>
 8013d2c:	bb70      	cbnz	r0, 8013d8c <_printf_float+0xc4>
 8013d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8013d32:	4ba3      	ldr	r3, [pc, #652]	; (8013fc0 <_printf_float+0x2f8>)
 8013d34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d38:	f7ec fef2 	bl	8000b20 <__aeabi_dcmple>
 8013d3c:	bb30      	cbnz	r0, 8013d8c <_printf_float+0xc4>
 8013d3e:	2200      	movs	r2, #0
 8013d40:	2300      	movs	r3, #0
 8013d42:	4640      	mov	r0, r8
 8013d44:	4649      	mov	r1, r9
 8013d46:	f7ec fee1 	bl	8000b0c <__aeabi_dcmplt>
 8013d4a:	b110      	cbz	r0, 8013d52 <_printf_float+0x8a>
 8013d4c:	232d      	movs	r3, #45	; 0x2d
 8013d4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013d52:	4a9c      	ldr	r2, [pc, #624]	; (8013fc4 <_printf_float+0x2fc>)
 8013d54:	4b9c      	ldr	r3, [pc, #624]	; (8013fc8 <_printf_float+0x300>)
 8013d56:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013d5a:	bf8c      	ite	hi
 8013d5c:	4690      	movhi	r8, r2
 8013d5e:	4698      	movls	r8, r3
 8013d60:	2303      	movs	r3, #3
 8013d62:	f02b 0204 	bic.w	r2, fp, #4
 8013d66:	6123      	str	r3, [r4, #16]
 8013d68:	6022      	str	r2, [r4, #0]
 8013d6a:	f04f 0900 	mov.w	r9, #0
 8013d6e:	9700      	str	r7, [sp, #0]
 8013d70:	4633      	mov	r3, r6
 8013d72:	aa0b      	add	r2, sp, #44	; 0x2c
 8013d74:	4621      	mov	r1, r4
 8013d76:	4628      	mov	r0, r5
 8013d78:	f000 f9e6 	bl	8014148 <_printf_common>
 8013d7c:	3001      	adds	r0, #1
 8013d7e:	f040 808d 	bne.w	8013e9c <_printf_float+0x1d4>
 8013d82:	f04f 30ff 	mov.w	r0, #4294967295
 8013d86:	b00d      	add	sp, #52	; 0x34
 8013d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d8c:	4642      	mov	r2, r8
 8013d8e:	464b      	mov	r3, r9
 8013d90:	4640      	mov	r0, r8
 8013d92:	4649      	mov	r1, r9
 8013d94:	f7ec fee2 	bl	8000b5c <__aeabi_dcmpun>
 8013d98:	b110      	cbz	r0, 8013da0 <_printf_float+0xd8>
 8013d9a:	4a8c      	ldr	r2, [pc, #560]	; (8013fcc <_printf_float+0x304>)
 8013d9c:	4b8c      	ldr	r3, [pc, #560]	; (8013fd0 <_printf_float+0x308>)
 8013d9e:	e7da      	b.n	8013d56 <_printf_float+0x8e>
 8013da0:	6861      	ldr	r1, [r4, #4]
 8013da2:	1c4b      	adds	r3, r1, #1
 8013da4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013da8:	a80a      	add	r0, sp, #40	; 0x28
 8013daa:	d13e      	bne.n	8013e2a <_printf_float+0x162>
 8013dac:	2306      	movs	r3, #6
 8013dae:	6063      	str	r3, [r4, #4]
 8013db0:	2300      	movs	r3, #0
 8013db2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013db6:	ab09      	add	r3, sp, #36	; 0x24
 8013db8:	9300      	str	r3, [sp, #0]
 8013dba:	ec49 8b10 	vmov	d0, r8, r9
 8013dbe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013dc2:	6022      	str	r2, [r4, #0]
 8013dc4:	f8cd a004 	str.w	sl, [sp, #4]
 8013dc8:	6861      	ldr	r1, [r4, #4]
 8013dca:	4628      	mov	r0, r5
 8013dcc:	f7ff fee7 	bl	8013b9e <__cvt>
 8013dd0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8013dd4:	2b47      	cmp	r3, #71	; 0x47
 8013dd6:	4680      	mov	r8, r0
 8013dd8:	d109      	bne.n	8013dee <_printf_float+0x126>
 8013dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ddc:	1cd8      	adds	r0, r3, #3
 8013dde:	db02      	blt.n	8013de6 <_printf_float+0x11e>
 8013de0:	6862      	ldr	r2, [r4, #4]
 8013de2:	4293      	cmp	r3, r2
 8013de4:	dd47      	ble.n	8013e76 <_printf_float+0x1ae>
 8013de6:	f1aa 0a02 	sub.w	sl, sl, #2
 8013dea:	fa5f fa8a 	uxtb.w	sl, sl
 8013dee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013df2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013df4:	d824      	bhi.n	8013e40 <_printf_float+0x178>
 8013df6:	3901      	subs	r1, #1
 8013df8:	4652      	mov	r2, sl
 8013dfa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013dfe:	9109      	str	r1, [sp, #36]	; 0x24
 8013e00:	f7ff ff2e 	bl	8013c60 <__exponent>
 8013e04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e06:	1813      	adds	r3, r2, r0
 8013e08:	2a01      	cmp	r2, #1
 8013e0a:	4681      	mov	r9, r0
 8013e0c:	6123      	str	r3, [r4, #16]
 8013e0e:	dc02      	bgt.n	8013e16 <_printf_float+0x14e>
 8013e10:	6822      	ldr	r2, [r4, #0]
 8013e12:	07d1      	lsls	r1, r2, #31
 8013e14:	d501      	bpl.n	8013e1a <_printf_float+0x152>
 8013e16:	3301      	adds	r3, #1
 8013e18:	6123      	str	r3, [r4, #16]
 8013e1a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d0a5      	beq.n	8013d6e <_printf_float+0xa6>
 8013e22:	232d      	movs	r3, #45	; 0x2d
 8013e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013e28:	e7a1      	b.n	8013d6e <_printf_float+0xa6>
 8013e2a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8013e2e:	f000 8177 	beq.w	8014120 <_printf_float+0x458>
 8013e32:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013e36:	d1bb      	bne.n	8013db0 <_printf_float+0xe8>
 8013e38:	2900      	cmp	r1, #0
 8013e3a:	d1b9      	bne.n	8013db0 <_printf_float+0xe8>
 8013e3c:	2301      	movs	r3, #1
 8013e3e:	e7b6      	b.n	8013dae <_printf_float+0xe6>
 8013e40:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8013e44:	d119      	bne.n	8013e7a <_printf_float+0x1b2>
 8013e46:	2900      	cmp	r1, #0
 8013e48:	6863      	ldr	r3, [r4, #4]
 8013e4a:	dd0c      	ble.n	8013e66 <_printf_float+0x19e>
 8013e4c:	6121      	str	r1, [r4, #16]
 8013e4e:	b913      	cbnz	r3, 8013e56 <_printf_float+0x18e>
 8013e50:	6822      	ldr	r2, [r4, #0]
 8013e52:	07d2      	lsls	r2, r2, #31
 8013e54:	d502      	bpl.n	8013e5c <_printf_float+0x194>
 8013e56:	3301      	adds	r3, #1
 8013e58:	440b      	add	r3, r1
 8013e5a:	6123      	str	r3, [r4, #16]
 8013e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e5e:	65a3      	str	r3, [r4, #88]	; 0x58
 8013e60:	f04f 0900 	mov.w	r9, #0
 8013e64:	e7d9      	b.n	8013e1a <_printf_float+0x152>
 8013e66:	b913      	cbnz	r3, 8013e6e <_printf_float+0x1a6>
 8013e68:	6822      	ldr	r2, [r4, #0]
 8013e6a:	07d0      	lsls	r0, r2, #31
 8013e6c:	d501      	bpl.n	8013e72 <_printf_float+0x1aa>
 8013e6e:	3302      	adds	r3, #2
 8013e70:	e7f3      	b.n	8013e5a <_printf_float+0x192>
 8013e72:	2301      	movs	r3, #1
 8013e74:	e7f1      	b.n	8013e5a <_printf_float+0x192>
 8013e76:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8013e7a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013e7e:	4293      	cmp	r3, r2
 8013e80:	db05      	blt.n	8013e8e <_printf_float+0x1c6>
 8013e82:	6822      	ldr	r2, [r4, #0]
 8013e84:	6123      	str	r3, [r4, #16]
 8013e86:	07d1      	lsls	r1, r2, #31
 8013e88:	d5e8      	bpl.n	8013e5c <_printf_float+0x194>
 8013e8a:	3301      	adds	r3, #1
 8013e8c:	e7e5      	b.n	8013e5a <_printf_float+0x192>
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	bfd4      	ite	le
 8013e92:	f1c3 0302 	rsble	r3, r3, #2
 8013e96:	2301      	movgt	r3, #1
 8013e98:	4413      	add	r3, r2
 8013e9a:	e7de      	b.n	8013e5a <_printf_float+0x192>
 8013e9c:	6823      	ldr	r3, [r4, #0]
 8013e9e:	055a      	lsls	r2, r3, #21
 8013ea0:	d407      	bmi.n	8013eb2 <_printf_float+0x1ea>
 8013ea2:	6923      	ldr	r3, [r4, #16]
 8013ea4:	4642      	mov	r2, r8
 8013ea6:	4631      	mov	r1, r6
 8013ea8:	4628      	mov	r0, r5
 8013eaa:	47b8      	blx	r7
 8013eac:	3001      	adds	r0, #1
 8013eae:	d12b      	bne.n	8013f08 <_printf_float+0x240>
 8013eb0:	e767      	b.n	8013d82 <_printf_float+0xba>
 8013eb2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013eb6:	f240 80dc 	bls.w	8014072 <_printf_float+0x3aa>
 8013eba:	2200      	movs	r2, #0
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013ec2:	f7ec fe19 	bl	8000af8 <__aeabi_dcmpeq>
 8013ec6:	2800      	cmp	r0, #0
 8013ec8:	d033      	beq.n	8013f32 <_printf_float+0x26a>
 8013eca:	2301      	movs	r3, #1
 8013ecc:	4a41      	ldr	r2, [pc, #260]	; (8013fd4 <_printf_float+0x30c>)
 8013ece:	4631      	mov	r1, r6
 8013ed0:	4628      	mov	r0, r5
 8013ed2:	47b8      	blx	r7
 8013ed4:	3001      	adds	r0, #1
 8013ed6:	f43f af54 	beq.w	8013d82 <_printf_float+0xba>
 8013eda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013ede:	429a      	cmp	r2, r3
 8013ee0:	db02      	blt.n	8013ee8 <_printf_float+0x220>
 8013ee2:	6823      	ldr	r3, [r4, #0]
 8013ee4:	07d8      	lsls	r0, r3, #31
 8013ee6:	d50f      	bpl.n	8013f08 <_printf_float+0x240>
 8013ee8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013eec:	4631      	mov	r1, r6
 8013eee:	4628      	mov	r0, r5
 8013ef0:	47b8      	blx	r7
 8013ef2:	3001      	adds	r0, #1
 8013ef4:	f43f af45 	beq.w	8013d82 <_printf_float+0xba>
 8013ef8:	f04f 0800 	mov.w	r8, #0
 8013efc:	f104 091a 	add.w	r9, r4, #26
 8013f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f02:	3b01      	subs	r3, #1
 8013f04:	4543      	cmp	r3, r8
 8013f06:	dc09      	bgt.n	8013f1c <_printf_float+0x254>
 8013f08:	6823      	ldr	r3, [r4, #0]
 8013f0a:	079b      	lsls	r3, r3, #30
 8013f0c:	f100 8103 	bmi.w	8014116 <_printf_float+0x44e>
 8013f10:	68e0      	ldr	r0, [r4, #12]
 8013f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f14:	4298      	cmp	r0, r3
 8013f16:	bfb8      	it	lt
 8013f18:	4618      	movlt	r0, r3
 8013f1a:	e734      	b.n	8013d86 <_printf_float+0xbe>
 8013f1c:	2301      	movs	r3, #1
 8013f1e:	464a      	mov	r2, r9
 8013f20:	4631      	mov	r1, r6
 8013f22:	4628      	mov	r0, r5
 8013f24:	47b8      	blx	r7
 8013f26:	3001      	adds	r0, #1
 8013f28:	f43f af2b 	beq.w	8013d82 <_printf_float+0xba>
 8013f2c:	f108 0801 	add.w	r8, r8, #1
 8013f30:	e7e6      	b.n	8013f00 <_printf_float+0x238>
 8013f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	dc2b      	bgt.n	8013f90 <_printf_float+0x2c8>
 8013f38:	2301      	movs	r3, #1
 8013f3a:	4a26      	ldr	r2, [pc, #152]	; (8013fd4 <_printf_float+0x30c>)
 8013f3c:	4631      	mov	r1, r6
 8013f3e:	4628      	mov	r0, r5
 8013f40:	47b8      	blx	r7
 8013f42:	3001      	adds	r0, #1
 8013f44:	f43f af1d 	beq.w	8013d82 <_printf_float+0xba>
 8013f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f4a:	b923      	cbnz	r3, 8013f56 <_printf_float+0x28e>
 8013f4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f4e:	b913      	cbnz	r3, 8013f56 <_printf_float+0x28e>
 8013f50:	6823      	ldr	r3, [r4, #0]
 8013f52:	07d9      	lsls	r1, r3, #31
 8013f54:	d5d8      	bpl.n	8013f08 <_printf_float+0x240>
 8013f56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f5a:	4631      	mov	r1, r6
 8013f5c:	4628      	mov	r0, r5
 8013f5e:	47b8      	blx	r7
 8013f60:	3001      	adds	r0, #1
 8013f62:	f43f af0e 	beq.w	8013d82 <_printf_float+0xba>
 8013f66:	f04f 0900 	mov.w	r9, #0
 8013f6a:	f104 0a1a 	add.w	sl, r4, #26
 8013f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f70:	425b      	negs	r3, r3
 8013f72:	454b      	cmp	r3, r9
 8013f74:	dc01      	bgt.n	8013f7a <_printf_float+0x2b2>
 8013f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f78:	e794      	b.n	8013ea4 <_printf_float+0x1dc>
 8013f7a:	2301      	movs	r3, #1
 8013f7c:	4652      	mov	r2, sl
 8013f7e:	4631      	mov	r1, r6
 8013f80:	4628      	mov	r0, r5
 8013f82:	47b8      	blx	r7
 8013f84:	3001      	adds	r0, #1
 8013f86:	f43f aefc 	beq.w	8013d82 <_printf_float+0xba>
 8013f8a:	f109 0901 	add.w	r9, r9, #1
 8013f8e:	e7ee      	b.n	8013f6e <_printf_float+0x2a6>
 8013f90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013f94:	429a      	cmp	r2, r3
 8013f96:	bfa8      	it	ge
 8013f98:	461a      	movge	r2, r3
 8013f9a:	2a00      	cmp	r2, #0
 8013f9c:	4691      	mov	r9, r2
 8013f9e:	dd07      	ble.n	8013fb0 <_printf_float+0x2e8>
 8013fa0:	4613      	mov	r3, r2
 8013fa2:	4631      	mov	r1, r6
 8013fa4:	4642      	mov	r2, r8
 8013fa6:	4628      	mov	r0, r5
 8013fa8:	47b8      	blx	r7
 8013faa:	3001      	adds	r0, #1
 8013fac:	f43f aee9 	beq.w	8013d82 <_printf_float+0xba>
 8013fb0:	f104 031a 	add.w	r3, r4, #26
 8013fb4:	f04f 0b00 	mov.w	fp, #0
 8013fb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013fbc:	9306      	str	r3, [sp, #24]
 8013fbe:	e015      	b.n	8013fec <_printf_float+0x324>
 8013fc0:	7fefffff 	.word	0x7fefffff
 8013fc4:	08018724 	.word	0x08018724
 8013fc8:	08018720 	.word	0x08018720
 8013fcc:	0801872c 	.word	0x0801872c
 8013fd0:	08018728 	.word	0x08018728
 8013fd4:	0801894b 	.word	0x0801894b
 8013fd8:	2301      	movs	r3, #1
 8013fda:	9a06      	ldr	r2, [sp, #24]
 8013fdc:	4631      	mov	r1, r6
 8013fde:	4628      	mov	r0, r5
 8013fe0:	47b8      	blx	r7
 8013fe2:	3001      	adds	r0, #1
 8013fe4:	f43f aecd 	beq.w	8013d82 <_printf_float+0xba>
 8013fe8:	f10b 0b01 	add.w	fp, fp, #1
 8013fec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013ff0:	ebaa 0309 	sub.w	r3, sl, r9
 8013ff4:	455b      	cmp	r3, fp
 8013ff6:	dcef      	bgt.n	8013fd8 <_printf_float+0x310>
 8013ff8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013ffc:	429a      	cmp	r2, r3
 8013ffe:	44d0      	add	r8, sl
 8014000:	db15      	blt.n	801402e <_printf_float+0x366>
 8014002:	6823      	ldr	r3, [r4, #0]
 8014004:	07da      	lsls	r2, r3, #31
 8014006:	d412      	bmi.n	801402e <_printf_float+0x366>
 8014008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801400a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801400c:	eba3 020a 	sub.w	r2, r3, sl
 8014010:	eba3 0a01 	sub.w	sl, r3, r1
 8014014:	4592      	cmp	sl, r2
 8014016:	bfa8      	it	ge
 8014018:	4692      	movge	sl, r2
 801401a:	f1ba 0f00 	cmp.w	sl, #0
 801401e:	dc0e      	bgt.n	801403e <_printf_float+0x376>
 8014020:	f04f 0800 	mov.w	r8, #0
 8014024:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014028:	f104 091a 	add.w	r9, r4, #26
 801402c:	e019      	b.n	8014062 <_printf_float+0x39a>
 801402e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014032:	4631      	mov	r1, r6
 8014034:	4628      	mov	r0, r5
 8014036:	47b8      	blx	r7
 8014038:	3001      	adds	r0, #1
 801403a:	d1e5      	bne.n	8014008 <_printf_float+0x340>
 801403c:	e6a1      	b.n	8013d82 <_printf_float+0xba>
 801403e:	4653      	mov	r3, sl
 8014040:	4642      	mov	r2, r8
 8014042:	4631      	mov	r1, r6
 8014044:	4628      	mov	r0, r5
 8014046:	47b8      	blx	r7
 8014048:	3001      	adds	r0, #1
 801404a:	d1e9      	bne.n	8014020 <_printf_float+0x358>
 801404c:	e699      	b.n	8013d82 <_printf_float+0xba>
 801404e:	2301      	movs	r3, #1
 8014050:	464a      	mov	r2, r9
 8014052:	4631      	mov	r1, r6
 8014054:	4628      	mov	r0, r5
 8014056:	47b8      	blx	r7
 8014058:	3001      	adds	r0, #1
 801405a:	f43f ae92 	beq.w	8013d82 <_printf_float+0xba>
 801405e:	f108 0801 	add.w	r8, r8, #1
 8014062:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014066:	1a9b      	subs	r3, r3, r2
 8014068:	eba3 030a 	sub.w	r3, r3, sl
 801406c:	4543      	cmp	r3, r8
 801406e:	dcee      	bgt.n	801404e <_printf_float+0x386>
 8014070:	e74a      	b.n	8013f08 <_printf_float+0x240>
 8014072:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014074:	2a01      	cmp	r2, #1
 8014076:	dc01      	bgt.n	801407c <_printf_float+0x3b4>
 8014078:	07db      	lsls	r3, r3, #31
 801407a:	d53a      	bpl.n	80140f2 <_printf_float+0x42a>
 801407c:	2301      	movs	r3, #1
 801407e:	4642      	mov	r2, r8
 8014080:	4631      	mov	r1, r6
 8014082:	4628      	mov	r0, r5
 8014084:	47b8      	blx	r7
 8014086:	3001      	adds	r0, #1
 8014088:	f43f ae7b 	beq.w	8013d82 <_printf_float+0xba>
 801408c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014090:	4631      	mov	r1, r6
 8014092:	4628      	mov	r0, r5
 8014094:	47b8      	blx	r7
 8014096:	3001      	adds	r0, #1
 8014098:	f108 0801 	add.w	r8, r8, #1
 801409c:	f43f ae71 	beq.w	8013d82 <_printf_float+0xba>
 80140a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140a2:	2200      	movs	r2, #0
 80140a4:	f103 3aff 	add.w	sl, r3, #4294967295
 80140a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80140ac:	2300      	movs	r3, #0
 80140ae:	f7ec fd23 	bl	8000af8 <__aeabi_dcmpeq>
 80140b2:	b9c8      	cbnz	r0, 80140e8 <_printf_float+0x420>
 80140b4:	4653      	mov	r3, sl
 80140b6:	4642      	mov	r2, r8
 80140b8:	4631      	mov	r1, r6
 80140ba:	4628      	mov	r0, r5
 80140bc:	47b8      	blx	r7
 80140be:	3001      	adds	r0, #1
 80140c0:	d10e      	bne.n	80140e0 <_printf_float+0x418>
 80140c2:	e65e      	b.n	8013d82 <_printf_float+0xba>
 80140c4:	2301      	movs	r3, #1
 80140c6:	4652      	mov	r2, sl
 80140c8:	4631      	mov	r1, r6
 80140ca:	4628      	mov	r0, r5
 80140cc:	47b8      	blx	r7
 80140ce:	3001      	adds	r0, #1
 80140d0:	f43f ae57 	beq.w	8013d82 <_printf_float+0xba>
 80140d4:	f108 0801 	add.w	r8, r8, #1
 80140d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140da:	3b01      	subs	r3, #1
 80140dc:	4543      	cmp	r3, r8
 80140de:	dcf1      	bgt.n	80140c4 <_printf_float+0x3fc>
 80140e0:	464b      	mov	r3, r9
 80140e2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80140e6:	e6de      	b.n	8013ea6 <_printf_float+0x1de>
 80140e8:	f04f 0800 	mov.w	r8, #0
 80140ec:	f104 0a1a 	add.w	sl, r4, #26
 80140f0:	e7f2      	b.n	80140d8 <_printf_float+0x410>
 80140f2:	2301      	movs	r3, #1
 80140f4:	e7df      	b.n	80140b6 <_printf_float+0x3ee>
 80140f6:	2301      	movs	r3, #1
 80140f8:	464a      	mov	r2, r9
 80140fa:	4631      	mov	r1, r6
 80140fc:	4628      	mov	r0, r5
 80140fe:	47b8      	blx	r7
 8014100:	3001      	adds	r0, #1
 8014102:	f43f ae3e 	beq.w	8013d82 <_printf_float+0xba>
 8014106:	f108 0801 	add.w	r8, r8, #1
 801410a:	68e3      	ldr	r3, [r4, #12]
 801410c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801410e:	1a9b      	subs	r3, r3, r2
 8014110:	4543      	cmp	r3, r8
 8014112:	dcf0      	bgt.n	80140f6 <_printf_float+0x42e>
 8014114:	e6fc      	b.n	8013f10 <_printf_float+0x248>
 8014116:	f04f 0800 	mov.w	r8, #0
 801411a:	f104 0919 	add.w	r9, r4, #25
 801411e:	e7f4      	b.n	801410a <_printf_float+0x442>
 8014120:	2900      	cmp	r1, #0
 8014122:	f43f ae8b 	beq.w	8013e3c <_printf_float+0x174>
 8014126:	2300      	movs	r3, #0
 8014128:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801412c:	ab09      	add	r3, sp, #36	; 0x24
 801412e:	9300      	str	r3, [sp, #0]
 8014130:	ec49 8b10 	vmov	d0, r8, r9
 8014134:	6022      	str	r2, [r4, #0]
 8014136:	f8cd a004 	str.w	sl, [sp, #4]
 801413a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801413e:	4628      	mov	r0, r5
 8014140:	f7ff fd2d 	bl	8013b9e <__cvt>
 8014144:	4680      	mov	r8, r0
 8014146:	e648      	b.n	8013dda <_printf_float+0x112>

08014148 <_printf_common>:
 8014148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801414c:	4691      	mov	r9, r2
 801414e:	461f      	mov	r7, r3
 8014150:	688a      	ldr	r2, [r1, #8]
 8014152:	690b      	ldr	r3, [r1, #16]
 8014154:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014158:	4293      	cmp	r3, r2
 801415a:	bfb8      	it	lt
 801415c:	4613      	movlt	r3, r2
 801415e:	f8c9 3000 	str.w	r3, [r9]
 8014162:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014166:	4606      	mov	r6, r0
 8014168:	460c      	mov	r4, r1
 801416a:	b112      	cbz	r2, 8014172 <_printf_common+0x2a>
 801416c:	3301      	adds	r3, #1
 801416e:	f8c9 3000 	str.w	r3, [r9]
 8014172:	6823      	ldr	r3, [r4, #0]
 8014174:	0699      	lsls	r1, r3, #26
 8014176:	bf42      	ittt	mi
 8014178:	f8d9 3000 	ldrmi.w	r3, [r9]
 801417c:	3302      	addmi	r3, #2
 801417e:	f8c9 3000 	strmi.w	r3, [r9]
 8014182:	6825      	ldr	r5, [r4, #0]
 8014184:	f015 0506 	ands.w	r5, r5, #6
 8014188:	d107      	bne.n	801419a <_printf_common+0x52>
 801418a:	f104 0a19 	add.w	sl, r4, #25
 801418e:	68e3      	ldr	r3, [r4, #12]
 8014190:	f8d9 2000 	ldr.w	r2, [r9]
 8014194:	1a9b      	subs	r3, r3, r2
 8014196:	42ab      	cmp	r3, r5
 8014198:	dc28      	bgt.n	80141ec <_printf_common+0xa4>
 801419a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801419e:	6822      	ldr	r2, [r4, #0]
 80141a0:	3300      	adds	r3, #0
 80141a2:	bf18      	it	ne
 80141a4:	2301      	movne	r3, #1
 80141a6:	0692      	lsls	r2, r2, #26
 80141a8:	d42d      	bmi.n	8014206 <_printf_common+0xbe>
 80141aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80141ae:	4639      	mov	r1, r7
 80141b0:	4630      	mov	r0, r6
 80141b2:	47c0      	blx	r8
 80141b4:	3001      	adds	r0, #1
 80141b6:	d020      	beq.n	80141fa <_printf_common+0xb2>
 80141b8:	6823      	ldr	r3, [r4, #0]
 80141ba:	68e5      	ldr	r5, [r4, #12]
 80141bc:	f8d9 2000 	ldr.w	r2, [r9]
 80141c0:	f003 0306 	and.w	r3, r3, #6
 80141c4:	2b04      	cmp	r3, #4
 80141c6:	bf08      	it	eq
 80141c8:	1aad      	subeq	r5, r5, r2
 80141ca:	68a3      	ldr	r3, [r4, #8]
 80141cc:	6922      	ldr	r2, [r4, #16]
 80141ce:	bf0c      	ite	eq
 80141d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80141d4:	2500      	movne	r5, #0
 80141d6:	4293      	cmp	r3, r2
 80141d8:	bfc4      	itt	gt
 80141da:	1a9b      	subgt	r3, r3, r2
 80141dc:	18ed      	addgt	r5, r5, r3
 80141de:	f04f 0900 	mov.w	r9, #0
 80141e2:	341a      	adds	r4, #26
 80141e4:	454d      	cmp	r5, r9
 80141e6:	d11a      	bne.n	801421e <_printf_common+0xd6>
 80141e8:	2000      	movs	r0, #0
 80141ea:	e008      	b.n	80141fe <_printf_common+0xb6>
 80141ec:	2301      	movs	r3, #1
 80141ee:	4652      	mov	r2, sl
 80141f0:	4639      	mov	r1, r7
 80141f2:	4630      	mov	r0, r6
 80141f4:	47c0      	blx	r8
 80141f6:	3001      	adds	r0, #1
 80141f8:	d103      	bne.n	8014202 <_printf_common+0xba>
 80141fa:	f04f 30ff 	mov.w	r0, #4294967295
 80141fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014202:	3501      	adds	r5, #1
 8014204:	e7c3      	b.n	801418e <_printf_common+0x46>
 8014206:	18e1      	adds	r1, r4, r3
 8014208:	1c5a      	adds	r2, r3, #1
 801420a:	2030      	movs	r0, #48	; 0x30
 801420c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014210:	4422      	add	r2, r4
 8014212:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014216:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801421a:	3302      	adds	r3, #2
 801421c:	e7c5      	b.n	80141aa <_printf_common+0x62>
 801421e:	2301      	movs	r3, #1
 8014220:	4622      	mov	r2, r4
 8014222:	4639      	mov	r1, r7
 8014224:	4630      	mov	r0, r6
 8014226:	47c0      	blx	r8
 8014228:	3001      	adds	r0, #1
 801422a:	d0e6      	beq.n	80141fa <_printf_common+0xb2>
 801422c:	f109 0901 	add.w	r9, r9, #1
 8014230:	e7d8      	b.n	80141e4 <_printf_common+0x9c>
	...

08014234 <_printf_i>:
 8014234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014238:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801423c:	460c      	mov	r4, r1
 801423e:	7e09      	ldrb	r1, [r1, #24]
 8014240:	b085      	sub	sp, #20
 8014242:	296e      	cmp	r1, #110	; 0x6e
 8014244:	4617      	mov	r7, r2
 8014246:	4606      	mov	r6, r0
 8014248:	4698      	mov	r8, r3
 801424a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801424c:	f000 80b3 	beq.w	80143b6 <_printf_i+0x182>
 8014250:	d822      	bhi.n	8014298 <_printf_i+0x64>
 8014252:	2963      	cmp	r1, #99	; 0x63
 8014254:	d036      	beq.n	80142c4 <_printf_i+0x90>
 8014256:	d80a      	bhi.n	801426e <_printf_i+0x3a>
 8014258:	2900      	cmp	r1, #0
 801425a:	f000 80b9 	beq.w	80143d0 <_printf_i+0x19c>
 801425e:	2958      	cmp	r1, #88	; 0x58
 8014260:	f000 8083 	beq.w	801436a <_printf_i+0x136>
 8014264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014268:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801426c:	e032      	b.n	80142d4 <_printf_i+0xa0>
 801426e:	2964      	cmp	r1, #100	; 0x64
 8014270:	d001      	beq.n	8014276 <_printf_i+0x42>
 8014272:	2969      	cmp	r1, #105	; 0x69
 8014274:	d1f6      	bne.n	8014264 <_printf_i+0x30>
 8014276:	6820      	ldr	r0, [r4, #0]
 8014278:	6813      	ldr	r3, [r2, #0]
 801427a:	0605      	lsls	r5, r0, #24
 801427c:	f103 0104 	add.w	r1, r3, #4
 8014280:	d52a      	bpl.n	80142d8 <_printf_i+0xa4>
 8014282:	681b      	ldr	r3, [r3, #0]
 8014284:	6011      	str	r1, [r2, #0]
 8014286:	2b00      	cmp	r3, #0
 8014288:	da03      	bge.n	8014292 <_printf_i+0x5e>
 801428a:	222d      	movs	r2, #45	; 0x2d
 801428c:	425b      	negs	r3, r3
 801428e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014292:	486f      	ldr	r0, [pc, #444]	; (8014450 <_printf_i+0x21c>)
 8014294:	220a      	movs	r2, #10
 8014296:	e039      	b.n	801430c <_printf_i+0xd8>
 8014298:	2973      	cmp	r1, #115	; 0x73
 801429a:	f000 809d 	beq.w	80143d8 <_printf_i+0x1a4>
 801429e:	d808      	bhi.n	80142b2 <_printf_i+0x7e>
 80142a0:	296f      	cmp	r1, #111	; 0x6f
 80142a2:	d020      	beq.n	80142e6 <_printf_i+0xb2>
 80142a4:	2970      	cmp	r1, #112	; 0x70
 80142a6:	d1dd      	bne.n	8014264 <_printf_i+0x30>
 80142a8:	6823      	ldr	r3, [r4, #0]
 80142aa:	f043 0320 	orr.w	r3, r3, #32
 80142ae:	6023      	str	r3, [r4, #0]
 80142b0:	e003      	b.n	80142ba <_printf_i+0x86>
 80142b2:	2975      	cmp	r1, #117	; 0x75
 80142b4:	d017      	beq.n	80142e6 <_printf_i+0xb2>
 80142b6:	2978      	cmp	r1, #120	; 0x78
 80142b8:	d1d4      	bne.n	8014264 <_printf_i+0x30>
 80142ba:	2378      	movs	r3, #120	; 0x78
 80142bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80142c0:	4864      	ldr	r0, [pc, #400]	; (8014454 <_printf_i+0x220>)
 80142c2:	e055      	b.n	8014370 <_printf_i+0x13c>
 80142c4:	6813      	ldr	r3, [r2, #0]
 80142c6:	1d19      	adds	r1, r3, #4
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	6011      	str	r1, [r2, #0]
 80142cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80142d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80142d4:	2301      	movs	r3, #1
 80142d6:	e08c      	b.n	80143f2 <_printf_i+0x1be>
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	6011      	str	r1, [r2, #0]
 80142dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80142e0:	bf18      	it	ne
 80142e2:	b21b      	sxthne	r3, r3
 80142e4:	e7cf      	b.n	8014286 <_printf_i+0x52>
 80142e6:	6813      	ldr	r3, [r2, #0]
 80142e8:	6825      	ldr	r5, [r4, #0]
 80142ea:	1d18      	adds	r0, r3, #4
 80142ec:	6010      	str	r0, [r2, #0]
 80142ee:	0628      	lsls	r0, r5, #24
 80142f0:	d501      	bpl.n	80142f6 <_printf_i+0xc2>
 80142f2:	681b      	ldr	r3, [r3, #0]
 80142f4:	e002      	b.n	80142fc <_printf_i+0xc8>
 80142f6:	0668      	lsls	r0, r5, #25
 80142f8:	d5fb      	bpl.n	80142f2 <_printf_i+0xbe>
 80142fa:	881b      	ldrh	r3, [r3, #0]
 80142fc:	4854      	ldr	r0, [pc, #336]	; (8014450 <_printf_i+0x21c>)
 80142fe:	296f      	cmp	r1, #111	; 0x6f
 8014300:	bf14      	ite	ne
 8014302:	220a      	movne	r2, #10
 8014304:	2208      	moveq	r2, #8
 8014306:	2100      	movs	r1, #0
 8014308:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801430c:	6865      	ldr	r5, [r4, #4]
 801430e:	60a5      	str	r5, [r4, #8]
 8014310:	2d00      	cmp	r5, #0
 8014312:	f2c0 8095 	blt.w	8014440 <_printf_i+0x20c>
 8014316:	6821      	ldr	r1, [r4, #0]
 8014318:	f021 0104 	bic.w	r1, r1, #4
 801431c:	6021      	str	r1, [r4, #0]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d13d      	bne.n	801439e <_printf_i+0x16a>
 8014322:	2d00      	cmp	r5, #0
 8014324:	f040 808e 	bne.w	8014444 <_printf_i+0x210>
 8014328:	4665      	mov	r5, ip
 801432a:	2a08      	cmp	r2, #8
 801432c:	d10b      	bne.n	8014346 <_printf_i+0x112>
 801432e:	6823      	ldr	r3, [r4, #0]
 8014330:	07db      	lsls	r3, r3, #31
 8014332:	d508      	bpl.n	8014346 <_printf_i+0x112>
 8014334:	6923      	ldr	r3, [r4, #16]
 8014336:	6862      	ldr	r2, [r4, #4]
 8014338:	429a      	cmp	r2, r3
 801433a:	bfde      	ittt	le
 801433c:	2330      	movle	r3, #48	; 0x30
 801433e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014342:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014346:	ebac 0305 	sub.w	r3, ip, r5
 801434a:	6123      	str	r3, [r4, #16]
 801434c:	f8cd 8000 	str.w	r8, [sp]
 8014350:	463b      	mov	r3, r7
 8014352:	aa03      	add	r2, sp, #12
 8014354:	4621      	mov	r1, r4
 8014356:	4630      	mov	r0, r6
 8014358:	f7ff fef6 	bl	8014148 <_printf_common>
 801435c:	3001      	adds	r0, #1
 801435e:	d14d      	bne.n	80143fc <_printf_i+0x1c8>
 8014360:	f04f 30ff 	mov.w	r0, #4294967295
 8014364:	b005      	add	sp, #20
 8014366:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801436a:	4839      	ldr	r0, [pc, #228]	; (8014450 <_printf_i+0x21c>)
 801436c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014370:	6813      	ldr	r3, [r2, #0]
 8014372:	6821      	ldr	r1, [r4, #0]
 8014374:	1d1d      	adds	r5, r3, #4
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	6015      	str	r5, [r2, #0]
 801437a:	060a      	lsls	r2, r1, #24
 801437c:	d50b      	bpl.n	8014396 <_printf_i+0x162>
 801437e:	07ca      	lsls	r2, r1, #31
 8014380:	bf44      	itt	mi
 8014382:	f041 0120 	orrmi.w	r1, r1, #32
 8014386:	6021      	strmi	r1, [r4, #0]
 8014388:	b91b      	cbnz	r3, 8014392 <_printf_i+0x15e>
 801438a:	6822      	ldr	r2, [r4, #0]
 801438c:	f022 0220 	bic.w	r2, r2, #32
 8014390:	6022      	str	r2, [r4, #0]
 8014392:	2210      	movs	r2, #16
 8014394:	e7b7      	b.n	8014306 <_printf_i+0xd2>
 8014396:	064d      	lsls	r5, r1, #25
 8014398:	bf48      	it	mi
 801439a:	b29b      	uxthmi	r3, r3
 801439c:	e7ef      	b.n	801437e <_printf_i+0x14a>
 801439e:	4665      	mov	r5, ip
 80143a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80143a4:	fb02 3311 	mls	r3, r2, r1, r3
 80143a8:	5cc3      	ldrb	r3, [r0, r3]
 80143aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80143ae:	460b      	mov	r3, r1
 80143b0:	2900      	cmp	r1, #0
 80143b2:	d1f5      	bne.n	80143a0 <_printf_i+0x16c>
 80143b4:	e7b9      	b.n	801432a <_printf_i+0xf6>
 80143b6:	6813      	ldr	r3, [r2, #0]
 80143b8:	6825      	ldr	r5, [r4, #0]
 80143ba:	6961      	ldr	r1, [r4, #20]
 80143bc:	1d18      	adds	r0, r3, #4
 80143be:	6010      	str	r0, [r2, #0]
 80143c0:	0628      	lsls	r0, r5, #24
 80143c2:	681b      	ldr	r3, [r3, #0]
 80143c4:	d501      	bpl.n	80143ca <_printf_i+0x196>
 80143c6:	6019      	str	r1, [r3, #0]
 80143c8:	e002      	b.n	80143d0 <_printf_i+0x19c>
 80143ca:	066a      	lsls	r2, r5, #25
 80143cc:	d5fb      	bpl.n	80143c6 <_printf_i+0x192>
 80143ce:	8019      	strh	r1, [r3, #0]
 80143d0:	2300      	movs	r3, #0
 80143d2:	6123      	str	r3, [r4, #16]
 80143d4:	4665      	mov	r5, ip
 80143d6:	e7b9      	b.n	801434c <_printf_i+0x118>
 80143d8:	6813      	ldr	r3, [r2, #0]
 80143da:	1d19      	adds	r1, r3, #4
 80143dc:	6011      	str	r1, [r2, #0]
 80143de:	681d      	ldr	r5, [r3, #0]
 80143e0:	6862      	ldr	r2, [r4, #4]
 80143e2:	2100      	movs	r1, #0
 80143e4:	4628      	mov	r0, r5
 80143e6:	f7eb ff13 	bl	8000210 <memchr>
 80143ea:	b108      	cbz	r0, 80143f0 <_printf_i+0x1bc>
 80143ec:	1b40      	subs	r0, r0, r5
 80143ee:	6060      	str	r0, [r4, #4]
 80143f0:	6863      	ldr	r3, [r4, #4]
 80143f2:	6123      	str	r3, [r4, #16]
 80143f4:	2300      	movs	r3, #0
 80143f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80143fa:	e7a7      	b.n	801434c <_printf_i+0x118>
 80143fc:	6923      	ldr	r3, [r4, #16]
 80143fe:	462a      	mov	r2, r5
 8014400:	4639      	mov	r1, r7
 8014402:	4630      	mov	r0, r6
 8014404:	47c0      	blx	r8
 8014406:	3001      	adds	r0, #1
 8014408:	d0aa      	beq.n	8014360 <_printf_i+0x12c>
 801440a:	6823      	ldr	r3, [r4, #0]
 801440c:	079b      	lsls	r3, r3, #30
 801440e:	d413      	bmi.n	8014438 <_printf_i+0x204>
 8014410:	68e0      	ldr	r0, [r4, #12]
 8014412:	9b03      	ldr	r3, [sp, #12]
 8014414:	4298      	cmp	r0, r3
 8014416:	bfb8      	it	lt
 8014418:	4618      	movlt	r0, r3
 801441a:	e7a3      	b.n	8014364 <_printf_i+0x130>
 801441c:	2301      	movs	r3, #1
 801441e:	464a      	mov	r2, r9
 8014420:	4639      	mov	r1, r7
 8014422:	4630      	mov	r0, r6
 8014424:	47c0      	blx	r8
 8014426:	3001      	adds	r0, #1
 8014428:	d09a      	beq.n	8014360 <_printf_i+0x12c>
 801442a:	3501      	adds	r5, #1
 801442c:	68e3      	ldr	r3, [r4, #12]
 801442e:	9a03      	ldr	r2, [sp, #12]
 8014430:	1a9b      	subs	r3, r3, r2
 8014432:	42ab      	cmp	r3, r5
 8014434:	dcf2      	bgt.n	801441c <_printf_i+0x1e8>
 8014436:	e7eb      	b.n	8014410 <_printf_i+0x1dc>
 8014438:	2500      	movs	r5, #0
 801443a:	f104 0919 	add.w	r9, r4, #25
 801443e:	e7f5      	b.n	801442c <_printf_i+0x1f8>
 8014440:	2b00      	cmp	r3, #0
 8014442:	d1ac      	bne.n	801439e <_printf_i+0x16a>
 8014444:	7803      	ldrb	r3, [r0, #0]
 8014446:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801444a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801444e:	e76c      	b.n	801432a <_printf_i+0xf6>
 8014450:	08018730 	.word	0x08018730
 8014454:	08018741 	.word	0x08018741

08014458 <_scanf_float>:
 8014458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801445c:	469a      	mov	sl, r3
 801445e:	688b      	ldr	r3, [r1, #8]
 8014460:	4616      	mov	r6, r2
 8014462:	1e5a      	subs	r2, r3, #1
 8014464:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014468:	b087      	sub	sp, #28
 801446a:	bf83      	ittte	hi
 801446c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8014470:	189b      	addhi	r3, r3, r2
 8014472:	9301      	strhi	r3, [sp, #4]
 8014474:	2300      	movls	r3, #0
 8014476:	bf86      	itte	hi
 8014478:	f240 135d 	movwhi	r3, #349	; 0x15d
 801447c:	608b      	strhi	r3, [r1, #8]
 801447e:	9301      	strls	r3, [sp, #4]
 8014480:	680b      	ldr	r3, [r1, #0]
 8014482:	4688      	mov	r8, r1
 8014484:	f04f 0b00 	mov.w	fp, #0
 8014488:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801448c:	f848 3b1c 	str.w	r3, [r8], #28
 8014490:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8014494:	4607      	mov	r7, r0
 8014496:	460c      	mov	r4, r1
 8014498:	4645      	mov	r5, r8
 801449a:	465a      	mov	r2, fp
 801449c:	46d9      	mov	r9, fp
 801449e:	f8cd b008 	str.w	fp, [sp, #8]
 80144a2:	68a1      	ldr	r1, [r4, #8]
 80144a4:	b181      	cbz	r1, 80144c8 <_scanf_float+0x70>
 80144a6:	6833      	ldr	r3, [r6, #0]
 80144a8:	781b      	ldrb	r3, [r3, #0]
 80144aa:	2b49      	cmp	r3, #73	; 0x49
 80144ac:	d071      	beq.n	8014592 <_scanf_float+0x13a>
 80144ae:	d84d      	bhi.n	801454c <_scanf_float+0xf4>
 80144b0:	2b39      	cmp	r3, #57	; 0x39
 80144b2:	d840      	bhi.n	8014536 <_scanf_float+0xde>
 80144b4:	2b31      	cmp	r3, #49	; 0x31
 80144b6:	f080 8088 	bcs.w	80145ca <_scanf_float+0x172>
 80144ba:	2b2d      	cmp	r3, #45	; 0x2d
 80144bc:	f000 8090 	beq.w	80145e0 <_scanf_float+0x188>
 80144c0:	d815      	bhi.n	80144ee <_scanf_float+0x96>
 80144c2:	2b2b      	cmp	r3, #43	; 0x2b
 80144c4:	f000 808c 	beq.w	80145e0 <_scanf_float+0x188>
 80144c8:	f1b9 0f00 	cmp.w	r9, #0
 80144cc:	d003      	beq.n	80144d6 <_scanf_float+0x7e>
 80144ce:	6823      	ldr	r3, [r4, #0]
 80144d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80144d4:	6023      	str	r3, [r4, #0]
 80144d6:	3a01      	subs	r2, #1
 80144d8:	2a01      	cmp	r2, #1
 80144da:	f200 80ea 	bhi.w	80146b2 <_scanf_float+0x25a>
 80144de:	4545      	cmp	r5, r8
 80144e0:	f200 80dc 	bhi.w	801469c <_scanf_float+0x244>
 80144e4:	2601      	movs	r6, #1
 80144e6:	4630      	mov	r0, r6
 80144e8:	b007      	add	sp, #28
 80144ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144ee:	2b2e      	cmp	r3, #46	; 0x2e
 80144f0:	f000 809f 	beq.w	8014632 <_scanf_float+0x1da>
 80144f4:	2b30      	cmp	r3, #48	; 0x30
 80144f6:	d1e7      	bne.n	80144c8 <_scanf_float+0x70>
 80144f8:	6820      	ldr	r0, [r4, #0]
 80144fa:	f410 7f80 	tst.w	r0, #256	; 0x100
 80144fe:	d064      	beq.n	80145ca <_scanf_float+0x172>
 8014500:	9b01      	ldr	r3, [sp, #4]
 8014502:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8014506:	6020      	str	r0, [r4, #0]
 8014508:	f109 0901 	add.w	r9, r9, #1
 801450c:	b11b      	cbz	r3, 8014516 <_scanf_float+0xbe>
 801450e:	3b01      	subs	r3, #1
 8014510:	3101      	adds	r1, #1
 8014512:	9301      	str	r3, [sp, #4]
 8014514:	60a1      	str	r1, [r4, #8]
 8014516:	68a3      	ldr	r3, [r4, #8]
 8014518:	3b01      	subs	r3, #1
 801451a:	60a3      	str	r3, [r4, #8]
 801451c:	6923      	ldr	r3, [r4, #16]
 801451e:	3301      	adds	r3, #1
 8014520:	6123      	str	r3, [r4, #16]
 8014522:	6873      	ldr	r3, [r6, #4]
 8014524:	3b01      	subs	r3, #1
 8014526:	2b00      	cmp	r3, #0
 8014528:	6073      	str	r3, [r6, #4]
 801452a:	f340 80ac 	ble.w	8014686 <_scanf_float+0x22e>
 801452e:	6833      	ldr	r3, [r6, #0]
 8014530:	3301      	adds	r3, #1
 8014532:	6033      	str	r3, [r6, #0]
 8014534:	e7b5      	b.n	80144a2 <_scanf_float+0x4a>
 8014536:	2b45      	cmp	r3, #69	; 0x45
 8014538:	f000 8085 	beq.w	8014646 <_scanf_float+0x1ee>
 801453c:	2b46      	cmp	r3, #70	; 0x46
 801453e:	d06a      	beq.n	8014616 <_scanf_float+0x1be>
 8014540:	2b41      	cmp	r3, #65	; 0x41
 8014542:	d1c1      	bne.n	80144c8 <_scanf_float+0x70>
 8014544:	2a01      	cmp	r2, #1
 8014546:	d1bf      	bne.n	80144c8 <_scanf_float+0x70>
 8014548:	2202      	movs	r2, #2
 801454a:	e046      	b.n	80145da <_scanf_float+0x182>
 801454c:	2b65      	cmp	r3, #101	; 0x65
 801454e:	d07a      	beq.n	8014646 <_scanf_float+0x1ee>
 8014550:	d818      	bhi.n	8014584 <_scanf_float+0x12c>
 8014552:	2b54      	cmp	r3, #84	; 0x54
 8014554:	d066      	beq.n	8014624 <_scanf_float+0x1cc>
 8014556:	d811      	bhi.n	801457c <_scanf_float+0x124>
 8014558:	2b4e      	cmp	r3, #78	; 0x4e
 801455a:	d1b5      	bne.n	80144c8 <_scanf_float+0x70>
 801455c:	2a00      	cmp	r2, #0
 801455e:	d146      	bne.n	80145ee <_scanf_float+0x196>
 8014560:	f1b9 0f00 	cmp.w	r9, #0
 8014564:	d145      	bne.n	80145f2 <_scanf_float+0x19a>
 8014566:	6821      	ldr	r1, [r4, #0]
 8014568:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801456c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014570:	d13f      	bne.n	80145f2 <_scanf_float+0x19a>
 8014572:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014576:	6021      	str	r1, [r4, #0]
 8014578:	2201      	movs	r2, #1
 801457a:	e02e      	b.n	80145da <_scanf_float+0x182>
 801457c:	2b59      	cmp	r3, #89	; 0x59
 801457e:	d01e      	beq.n	80145be <_scanf_float+0x166>
 8014580:	2b61      	cmp	r3, #97	; 0x61
 8014582:	e7de      	b.n	8014542 <_scanf_float+0xea>
 8014584:	2b6e      	cmp	r3, #110	; 0x6e
 8014586:	d0e9      	beq.n	801455c <_scanf_float+0x104>
 8014588:	d815      	bhi.n	80145b6 <_scanf_float+0x15e>
 801458a:	2b66      	cmp	r3, #102	; 0x66
 801458c:	d043      	beq.n	8014616 <_scanf_float+0x1be>
 801458e:	2b69      	cmp	r3, #105	; 0x69
 8014590:	d19a      	bne.n	80144c8 <_scanf_float+0x70>
 8014592:	f1bb 0f00 	cmp.w	fp, #0
 8014596:	d138      	bne.n	801460a <_scanf_float+0x1b2>
 8014598:	f1b9 0f00 	cmp.w	r9, #0
 801459c:	d197      	bne.n	80144ce <_scanf_float+0x76>
 801459e:	6821      	ldr	r1, [r4, #0]
 80145a0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80145a4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80145a8:	d195      	bne.n	80144d6 <_scanf_float+0x7e>
 80145aa:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80145ae:	6021      	str	r1, [r4, #0]
 80145b0:	f04f 0b01 	mov.w	fp, #1
 80145b4:	e011      	b.n	80145da <_scanf_float+0x182>
 80145b6:	2b74      	cmp	r3, #116	; 0x74
 80145b8:	d034      	beq.n	8014624 <_scanf_float+0x1cc>
 80145ba:	2b79      	cmp	r3, #121	; 0x79
 80145bc:	d184      	bne.n	80144c8 <_scanf_float+0x70>
 80145be:	f1bb 0f07 	cmp.w	fp, #7
 80145c2:	d181      	bne.n	80144c8 <_scanf_float+0x70>
 80145c4:	f04f 0b08 	mov.w	fp, #8
 80145c8:	e007      	b.n	80145da <_scanf_float+0x182>
 80145ca:	eb12 0f0b 	cmn.w	r2, fp
 80145ce:	f47f af7b 	bne.w	80144c8 <_scanf_float+0x70>
 80145d2:	6821      	ldr	r1, [r4, #0]
 80145d4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80145d8:	6021      	str	r1, [r4, #0]
 80145da:	702b      	strb	r3, [r5, #0]
 80145dc:	3501      	adds	r5, #1
 80145de:	e79a      	b.n	8014516 <_scanf_float+0xbe>
 80145e0:	6821      	ldr	r1, [r4, #0]
 80145e2:	0608      	lsls	r0, r1, #24
 80145e4:	f57f af70 	bpl.w	80144c8 <_scanf_float+0x70>
 80145e8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80145ec:	e7f4      	b.n	80145d8 <_scanf_float+0x180>
 80145ee:	2a02      	cmp	r2, #2
 80145f0:	d047      	beq.n	8014682 <_scanf_float+0x22a>
 80145f2:	f1bb 0f01 	cmp.w	fp, #1
 80145f6:	d003      	beq.n	8014600 <_scanf_float+0x1a8>
 80145f8:	f1bb 0f04 	cmp.w	fp, #4
 80145fc:	f47f af64 	bne.w	80144c8 <_scanf_float+0x70>
 8014600:	f10b 0b01 	add.w	fp, fp, #1
 8014604:	fa5f fb8b 	uxtb.w	fp, fp
 8014608:	e7e7      	b.n	80145da <_scanf_float+0x182>
 801460a:	f1bb 0f03 	cmp.w	fp, #3
 801460e:	d0f7      	beq.n	8014600 <_scanf_float+0x1a8>
 8014610:	f1bb 0f05 	cmp.w	fp, #5
 8014614:	e7f2      	b.n	80145fc <_scanf_float+0x1a4>
 8014616:	f1bb 0f02 	cmp.w	fp, #2
 801461a:	f47f af55 	bne.w	80144c8 <_scanf_float+0x70>
 801461e:	f04f 0b03 	mov.w	fp, #3
 8014622:	e7da      	b.n	80145da <_scanf_float+0x182>
 8014624:	f1bb 0f06 	cmp.w	fp, #6
 8014628:	f47f af4e 	bne.w	80144c8 <_scanf_float+0x70>
 801462c:	f04f 0b07 	mov.w	fp, #7
 8014630:	e7d3      	b.n	80145da <_scanf_float+0x182>
 8014632:	6821      	ldr	r1, [r4, #0]
 8014634:	0588      	lsls	r0, r1, #22
 8014636:	f57f af47 	bpl.w	80144c8 <_scanf_float+0x70>
 801463a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801463e:	6021      	str	r1, [r4, #0]
 8014640:	f8cd 9008 	str.w	r9, [sp, #8]
 8014644:	e7c9      	b.n	80145da <_scanf_float+0x182>
 8014646:	6821      	ldr	r1, [r4, #0]
 8014648:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801464c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014650:	d006      	beq.n	8014660 <_scanf_float+0x208>
 8014652:	0548      	lsls	r0, r1, #21
 8014654:	f57f af38 	bpl.w	80144c8 <_scanf_float+0x70>
 8014658:	f1b9 0f00 	cmp.w	r9, #0
 801465c:	f43f af3b 	beq.w	80144d6 <_scanf_float+0x7e>
 8014660:	0588      	lsls	r0, r1, #22
 8014662:	bf58      	it	pl
 8014664:	9802      	ldrpl	r0, [sp, #8]
 8014666:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801466a:	bf58      	it	pl
 801466c:	eba9 0000 	subpl.w	r0, r9, r0
 8014670:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8014674:	bf58      	it	pl
 8014676:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801467a:	6021      	str	r1, [r4, #0]
 801467c:	f04f 0900 	mov.w	r9, #0
 8014680:	e7ab      	b.n	80145da <_scanf_float+0x182>
 8014682:	2203      	movs	r2, #3
 8014684:	e7a9      	b.n	80145da <_scanf_float+0x182>
 8014686:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801468a:	9205      	str	r2, [sp, #20]
 801468c:	4631      	mov	r1, r6
 801468e:	4638      	mov	r0, r7
 8014690:	4798      	blx	r3
 8014692:	9a05      	ldr	r2, [sp, #20]
 8014694:	2800      	cmp	r0, #0
 8014696:	f43f af04 	beq.w	80144a2 <_scanf_float+0x4a>
 801469a:	e715      	b.n	80144c8 <_scanf_float+0x70>
 801469c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80146a0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80146a4:	4632      	mov	r2, r6
 80146a6:	4638      	mov	r0, r7
 80146a8:	4798      	blx	r3
 80146aa:	6923      	ldr	r3, [r4, #16]
 80146ac:	3b01      	subs	r3, #1
 80146ae:	6123      	str	r3, [r4, #16]
 80146b0:	e715      	b.n	80144de <_scanf_float+0x86>
 80146b2:	f10b 33ff 	add.w	r3, fp, #4294967295
 80146b6:	2b06      	cmp	r3, #6
 80146b8:	d80a      	bhi.n	80146d0 <_scanf_float+0x278>
 80146ba:	f1bb 0f02 	cmp.w	fp, #2
 80146be:	d968      	bls.n	8014792 <_scanf_float+0x33a>
 80146c0:	f1ab 0b03 	sub.w	fp, fp, #3
 80146c4:	fa5f fb8b 	uxtb.w	fp, fp
 80146c8:	eba5 0b0b 	sub.w	fp, r5, fp
 80146cc:	455d      	cmp	r5, fp
 80146ce:	d14b      	bne.n	8014768 <_scanf_float+0x310>
 80146d0:	6823      	ldr	r3, [r4, #0]
 80146d2:	05da      	lsls	r2, r3, #23
 80146d4:	d51f      	bpl.n	8014716 <_scanf_float+0x2be>
 80146d6:	055b      	lsls	r3, r3, #21
 80146d8:	d468      	bmi.n	80147ac <_scanf_float+0x354>
 80146da:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80146de:	6923      	ldr	r3, [r4, #16]
 80146e0:	2965      	cmp	r1, #101	; 0x65
 80146e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80146e6:	f105 3bff 	add.w	fp, r5, #4294967295
 80146ea:	6123      	str	r3, [r4, #16]
 80146ec:	d00d      	beq.n	801470a <_scanf_float+0x2b2>
 80146ee:	2945      	cmp	r1, #69	; 0x45
 80146f0:	d00b      	beq.n	801470a <_scanf_float+0x2b2>
 80146f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80146f6:	4632      	mov	r2, r6
 80146f8:	4638      	mov	r0, r7
 80146fa:	4798      	blx	r3
 80146fc:	6923      	ldr	r3, [r4, #16]
 80146fe:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8014702:	3b01      	subs	r3, #1
 8014704:	f1a5 0b02 	sub.w	fp, r5, #2
 8014708:	6123      	str	r3, [r4, #16]
 801470a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801470e:	4632      	mov	r2, r6
 8014710:	4638      	mov	r0, r7
 8014712:	4798      	blx	r3
 8014714:	465d      	mov	r5, fp
 8014716:	6826      	ldr	r6, [r4, #0]
 8014718:	f016 0610 	ands.w	r6, r6, #16
 801471c:	d17a      	bne.n	8014814 <_scanf_float+0x3bc>
 801471e:	702e      	strb	r6, [r5, #0]
 8014720:	6823      	ldr	r3, [r4, #0]
 8014722:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014726:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801472a:	d142      	bne.n	80147b2 <_scanf_float+0x35a>
 801472c:	9b02      	ldr	r3, [sp, #8]
 801472e:	eba9 0303 	sub.w	r3, r9, r3
 8014732:	425a      	negs	r2, r3
 8014734:	2b00      	cmp	r3, #0
 8014736:	d149      	bne.n	80147cc <_scanf_float+0x374>
 8014738:	2200      	movs	r2, #0
 801473a:	4641      	mov	r1, r8
 801473c:	4638      	mov	r0, r7
 801473e:	f000 ff0b 	bl	8015558 <_strtod_r>
 8014742:	6825      	ldr	r5, [r4, #0]
 8014744:	f8da 3000 	ldr.w	r3, [sl]
 8014748:	f015 0f02 	tst.w	r5, #2
 801474c:	f103 0204 	add.w	r2, r3, #4
 8014750:	ec59 8b10 	vmov	r8, r9, d0
 8014754:	f8ca 2000 	str.w	r2, [sl]
 8014758:	d043      	beq.n	80147e2 <_scanf_float+0x38a>
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	e9c3 8900 	strd	r8, r9, [r3]
 8014760:	68e3      	ldr	r3, [r4, #12]
 8014762:	3301      	adds	r3, #1
 8014764:	60e3      	str	r3, [r4, #12]
 8014766:	e6be      	b.n	80144e6 <_scanf_float+0x8e>
 8014768:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801476c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014770:	4632      	mov	r2, r6
 8014772:	4638      	mov	r0, r7
 8014774:	4798      	blx	r3
 8014776:	6923      	ldr	r3, [r4, #16]
 8014778:	3b01      	subs	r3, #1
 801477a:	6123      	str	r3, [r4, #16]
 801477c:	e7a6      	b.n	80146cc <_scanf_float+0x274>
 801477e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014782:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014786:	4632      	mov	r2, r6
 8014788:	4638      	mov	r0, r7
 801478a:	4798      	blx	r3
 801478c:	6923      	ldr	r3, [r4, #16]
 801478e:	3b01      	subs	r3, #1
 8014790:	6123      	str	r3, [r4, #16]
 8014792:	4545      	cmp	r5, r8
 8014794:	d8f3      	bhi.n	801477e <_scanf_float+0x326>
 8014796:	e6a5      	b.n	80144e4 <_scanf_float+0x8c>
 8014798:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801479c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80147a0:	4632      	mov	r2, r6
 80147a2:	4638      	mov	r0, r7
 80147a4:	4798      	blx	r3
 80147a6:	6923      	ldr	r3, [r4, #16]
 80147a8:	3b01      	subs	r3, #1
 80147aa:	6123      	str	r3, [r4, #16]
 80147ac:	4545      	cmp	r5, r8
 80147ae:	d8f3      	bhi.n	8014798 <_scanf_float+0x340>
 80147b0:	e698      	b.n	80144e4 <_scanf_float+0x8c>
 80147b2:	9b03      	ldr	r3, [sp, #12]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d0bf      	beq.n	8014738 <_scanf_float+0x2e0>
 80147b8:	9904      	ldr	r1, [sp, #16]
 80147ba:	230a      	movs	r3, #10
 80147bc:	4632      	mov	r2, r6
 80147be:	3101      	adds	r1, #1
 80147c0:	4638      	mov	r0, r7
 80147c2:	f000 ff55 	bl	8015670 <_strtol_r>
 80147c6:	9b03      	ldr	r3, [sp, #12]
 80147c8:	9d04      	ldr	r5, [sp, #16]
 80147ca:	1ac2      	subs	r2, r0, r3
 80147cc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80147d0:	429d      	cmp	r5, r3
 80147d2:	bf28      	it	cs
 80147d4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80147d8:	490f      	ldr	r1, [pc, #60]	; (8014818 <_scanf_float+0x3c0>)
 80147da:	4628      	mov	r0, r5
 80147dc:	f000 f858 	bl	8014890 <siprintf>
 80147e0:	e7aa      	b.n	8014738 <_scanf_float+0x2e0>
 80147e2:	f015 0504 	ands.w	r5, r5, #4
 80147e6:	d1b8      	bne.n	801475a <_scanf_float+0x302>
 80147e8:	681f      	ldr	r7, [r3, #0]
 80147ea:	ee10 2a10 	vmov	r2, s0
 80147ee:	464b      	mov	r3, r9
 80147f0:	ee10 0a10 	vmov	r0, s0
 80147f4:	4649      	mov	r1, r9
 80147f6:	f7ec f9b1 	bl	8000b5c <__aeabi_dcmpun>
 80147fa:	b128      	cbz	r0, 8014808 <_scanf_float+0x3b0>
 80147fc:	4628      	mov	r0, r5
 80147fe:	f000 f80d 	bl	801481c <nanf>
 8014802:	ed87 0a00 	vstr	s0, [r7]
 8014806:	e7ab      	b.n	8014760 <_scanf_float+0x308>
 8014808:	4640      	mov	r0, r8
 801480a:	4649      	mov	r1, r9
 801480c:	f7ec fa04 	bl	8000c18 <__aeabi_d2f>
 8014810:	6038      	str	r0, [r7, #0]
 8014812:	e7a5      	b.n	8014760 <_scanf_float+0x308>
 8014814:	2600      	movs	r6, #0
 8014816:	e666      	b.n	80144e6 <_scanf_float+0x8e>
 8014818:	08018752 	.word	0x08018752

0801481c <nanf>:
 801481c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014824 <nanf+0x8>
 8014820:	4770      	bx	lr
 8014822:	bf00      	nop
 8014824:	7fc00000 	.word	0x7fc00000

08014828 <sniprintf>:
 8014828:	b40c      	push	{r2, r3}
 801482a:	b530      	push	{r4, r5, lr}
 801482c:	4b17      	ldr	r3, [pc, #92]	; (801488c <sniprintf+0x64>)
 801482e:	1e0c      	subs	r4, r1, #0
 8014830:	b09d      	sub	sp, #116	; 0x74
 8014832:	681d      	ldr	r5, [r3, #0]
 8014834:	da08      	bge.n	8014848 <sniprintf+0x20>
 8014836:	238b      	movs	r3, #139	; 0x8b
 8014838:	602b      	str	r3, [r5, #0]
 801483a:	f04f 30ff 	mov.w	r0, #4294967295
 801483e:	b01d      	add	sp, #116	; 0x74
 8014840:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014844:	b002      	add	sp, #8
 8014846:	4770      	bx	lr
 8014848:	f44f 7302 	mov.w	r3, #520	; 0x208
 801484c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014850:	bf14      	ite	ne
 8014852:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014856:	4623      	moveq	r3, r4
 8014858:	9304      	str	r3, [sp, #16]
 801485a:	9307      	str	r3, [sp, #28]
 801485c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014860:	9002      	str	r0, [sp, #8]
 8014862:	9006      	str	r0, [sp, #24]
 8014864:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014868:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801486a:	ab21      	add	r3, sp, #132	; 0x84
 801486c:	a902      	add	r1, sp, #8
 801486e:	4628      	mov	r0, r5
 8014870:	9301      	str	r3, [sp, #4]
 8014872:	f002 fde7 	bl	8017444 <_svfiprintf_r>
 8014876:	1c43      	adds	r3, r0, #1
 8014878:	bfbc      	itt	lt
 801487a:	238b      	movlt	r3, #139	; 0x8b
 801487c:	602b      	strlt	r3, [r5, #0]
 801487e:	2c00      	cmp	r4, #0
 8014880:	d0dd      	beq.n	801483e <sniprintf+0x16>
 8014882:	9b02      	ldr	r3, [sp, #8]
 8014884:	2200      	movs	r2, #0
 8014886:	701a      	strb	r2, [r3, #0]
 8014888:	e7d9      	b.n	801483e <sniprintf+0x16>
 801488a:	bf00      	nop
 801488c:	2000000c 	.word	0x2000000c

08014890 <siprintf>:
 8014890:	b40e      	push	{r1, r2, r3}
 8014892:	b500      	push	{lr}
 8014894:	b09c      	sub	sp, #112	; 0x70
 8014896:	ab1d      	add	r3, sp, #116	; 0x74
 8014898:	9002      	str	r0, [sp, #8]
 801489a:	9006      	str	r0, [sp, #24]
 801489c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80148a0:	4809      	ldr	r0, [pc, #36]	; (80148c8 <siprintf+0x38>)
 80148a2:	9107      	str	r1, [sp, #28]
 80148a4:	9104      	str	r1, [sp, #16]
 80148a6:	4909      	ldr	r1, [pc, #36]	; (80148cc <siprintf+0x3c>)
 80148a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80148ac:	9105      	str	r1, [sp, #20]
 80148ae:	6800      	ldr	r0, [r0, #0]
 80148b0:	9301      	str	r3, [sp, #4]
 80148b2:	a902      	add	r1, sp, #8
 80148b4:	f002 fdc6 	bl	8017444 <_svfiprintf_r>
 80148b8:	9b02      	ldr	r3, [sp, #8]
 80148ba:	2200      	movs	r2, #0
 80148bc:	701a      	strb	r2, [r3, #0]
 80148be:	b01c      	add	sp, #112	; 0x70
 80148c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80148c4:	b003      	add	sp, #12
 80148c6:	4770      	bx	lr
 80148c8:	2000000c 	.word	0x2000000c
 80148cc:	ffff0208 	.word	0xffff0208

080148d0 <siscanf>:
 80148d0:	b40e      	push	{r1, r2, r3}
 80148d2:	b530      	push	{r4, r5, lr}
 80148d4:	b09c      	sub	sp, #112	; 0x70
 80148d6:	ac1f      	add	r4, sp, #124	; 0x7c
 80148d8:	f44f 7201 	mov.w	r2, #516	; 0x204
 80148dc:	f854 5b04 	ldr.w	r5, [r4], #4
 80148e0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80148e4:	9002      	str	r0, [sp, #8]
 80148e6:	9006      	str	r0, [sp, #24]
 80148e8:	f7eb fc8a 	bl	8000200 <strlen>
 80148ec:	4b0b      	ldr	r3, [pc, #44]	; (801491c <siscanf+0x4c>)
 80148ee:	9003      	str	r0, [sp, #12]
 80148f0:	9007      	str	r0, [sp, #28]
 80148f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80148f4:	480a      	ldr	r0, [pc, #40]	; (8014920 <siscanf+0x50>)
 80148f6:	9401      	str	r4, [sp, #4]
 80148f8:	2300      	movs	r3, #0
 80148fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80148fc:	9314      	str	r3, [sp, #80]	; 0x50
 80148fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014902:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014906:	462a      	mov	r2, r5
 8014908:	4623      	mov	r3, r4
 801490a:	a902      	add	r1, sp, #8
 801490c:	6800      	ldr	r0, [r0, #0]
 801490e:	f002 feeb 	bl	80176e8 <__ssvfiscanf_r>
 8014912:	b01c      	add	sp, #112	; 0x70
 8014914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014918:	b003      	add	sp, #12
 801491a:	4770      	bx	lr
 801491c:	08014925 	.word	0x08014925
 8014920:	2000000c 	.word	0x2000000c

08014924 <__seofread>:
 8014924:	2000      	movs	r0, #0
 8014926:	4770      	bx	lr

08014928 <strcpy>:
 8014928:	4603      	mov	r3, r0
 801492a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801492e:	f803 2b01 	strb.w	r2, [r3], #1
 8014932:	2a00      	cmp	r2, #0
 8014934:	d1f9      	bne.n	801492a <strcpy+0x2>
 8014936:	4770      	bx	lr

08014938 <sulp>:
 8014938:	b570      	push	{r4, r5, r6, lr}
 801493a:	4604      	mov	r4, r0
 801493c:	460d      	mov	r5, r1
 801493e:	ec45 4b10 	vmov	d0, r4, r5
 8014942:	4616      	mov	r6, r2
 8014944:	f002 fb3a 	bl	8016fbc <__ulp>
 8014948:	ec51 0b10 	vmov	r0, r1, d0
 801494c:	b17e      	cbz	r6, 801496e <sulp+0x36>
 801494e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014952:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014956:	2b00      	cmp	r3, #0
 8014958:	dd09      	ble.n	801496e <sulp+0x36>
 801495a:	051b      	lsls	r3, r3, #20
 801495c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014960:	2400      	movs	r4, #0
 8014962:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014966:	4622      	mov	r2, r4
 8014968:	462b      	mov	r3, r5
 801496a:	f7eb fe5d 	bl	8000628 <__aeabi_dmul>
 801496e:	bd70      	pop	{r4, r5, r6, pc}

08014970 <_strtod_l>:
 8014970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014974:	461f      	mov	r7, r3
 8014976:	b0a1      	sub	sp, #132	; 0x84
 8014978:	2300      	movs	r3, #0
 801497a:	4681      	mov	r9, r0
 801497c:	4638      	mov	r0, r7
 801497e:	460e      	mov	r6, r1
 8014980:	9217      	str	r2, [sp, #92]	; 0x5c
 8014982:	931c      	str	r3, [sp, #112]	; 0x70
 8014984:	f002 f824 	bl	80169d0 <__localeconv_l>
 8014988:	4680      	mov	r8, r0
 801498a:	6800      	ldr	r0, [r0, #0]
 801498c:	f7eb fc38 	bl	8000200 <strlen>
 8014990:	f04f 0a00 	mov.w	sl, #0
 8014994:	4604      	mov	r4, r0
 8014996:	f04f 0b00 	mov.w	fp, #0
 801499a:	961b      	str	r6, [sp, #108]	; 0x6c
 801499c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801499e:	781a      	ldrb	r2, [r3, #0]
 80149a0:	2a0d      	cmp	r2, #13
 80149a2:	d832      	bhi.n	8014a0a <_strtod_l+0x9a>
 80149a4:	2a09      	cmp	r2, #9
 80149a6:	d236      	bcs.n	8014a16 <_strtod_l+0xa6>
 80149a8:	2a00      	cmp	r2, #0
 80149aa:	d03e      	beq.n	8014a2a <_strtod_l+0xba>
 80149ac:	2300      	movs	r3, #0
 80149ae:	930d      	str	r3, [sp, #52]	; 0x34
 80149b0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80149b2:	782b      	ldrb	r3, [r5, #0]
 80149b4:	2b30      	cmp	r3, #48	; 0x30
 80149b6:	f040 80ac 	bne.w	8014b12 <_strtod_l+0x1a2>
 80149ba:	786b      	ldrb	r3, [r5, #1]
 80149bc:	2b58      	cmp	r3, #88	; 0x58
 80149be:	d001      	beq.n	80149c4 <_strtod_l+0x54>
 80149c0:	2b78      	cmp	r3, #120	; 0x78
 80149c2:	d167      	bne.n	8014a94 <_strtod_l+0x124>
 80149c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80149c6:	9301      	str	r3, [sp, #4]
 80149c8:	ab1c      	add	r3, sp, #112	; 0x70
 80149ca:	9300      	str	r3, [sp, #0]
 80149cc:	9702      	str	r7, [sp, #8]
 80149ce:	ab1d      	add	r3, sp, #116	; 0x74
 80149d0:	4a88      	ldr	r2, [pc, #544]	; (8014bf4 <_strtod_l+0x284>)
 80149d2:	a91b      	add	r1, sp, #108	; 0x6c
 80149d4:	4648      	mov	r0, r9
 80149d6:	f001 fd12 	bl	80163fe <__gethex>
 80149da:	f010 0407 	ands.w	r4, r0, #7
 80149de:	4606      	mov	r6, r0
 80149e0:	d005      	beq.n	80149ee <_strtod_l+0x7e>
 80149e2:	2c06      	cmp	r4, #6
 80149e4:	d12b      	bne.n	8014a3e <_strtod_l+0xce>
 80149e6:	3501      	adds	r5, #1
 80149e8:	2300      	movs	r3, #0
 80149ea:	951b      	str	r5, [sp, #108]	; 0x6c
 80149ec:	930d      	str	r3, [sp, #52]	; 0x34
 80149ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	f040 859a 	bne.w	801552a <_strtod_l+0xbba>
 80149f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80149f8:	b1e3      	cbz	r3, 8014a34 <_strtod_l+0xc4>
 80149fa:	4652      	mov	r2, sl
 80149fc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014a00:	ec43 2b10 	vmov	d0, r2, r3
 8014a04:	b021      	add	sp, #132	; 0x84
 8014a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a0a:	2a2b      	cmp	r2, #43	; 0x2b
 8014a0c:	d015      	beq.n	8014a3a <_strtod_l+0xca>
 8014a0e:	2a2d      	cmp	r2, #45	; 0x2d
 8014a10:	d004      	beq.n	8014a1c <_strtod_l+0xac>
 8014a12:	2a20      	cmp	r2, #32
 8014a14:	d1ca      	bne.n	80149ac <_strtod_l+0x3c>
 8014a16:	3301      	adds	r3, #1
 8014a18:	931b      	str	r3, [sp, #108]	; 0x6c
 8014a1a:	e7bf      	b.n	801499c <_strtod_l+0x2c>
 8014a1c:	2201      	movs	r2, #1
 8014a1e:	920d      	str	r2, [sp, #52]	; 0x34
 8014a20:	1c5a      	adds	r2, r3, #1
 8014a22:	921b      	str	r2, [sp, #108]	; 0x6c
 8014a24:	785b      	ldrb	r3, [r3, #1]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d1c2      	bne.n	80149b0 <_strtod_l+0x40>
 8014a2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014a2c:	961b      	str	r6, [sp, #108]	; 0x6c
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	f040 8579 	bne.w	8015526 <_strtod_l+0xbb6>
 8014a34:	4652      	mov	r2, sl
 8014a36:	465b      	mov	r3, fp
 8014a38:	e7e2      	b.n	8014a00 <_strtod_l+0x90>
 8014a3a:	2200      	movs	r2, #0
 8014a3c:	e7ef      	b.n	8014a1e <_strtod_l+0xae>
 8014a3e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014a40:	b13a      	cbz	r2, 8014a52 <_strtod_l+0xe2>
 8014a42:	2135      	movs	r1, #53	; 0x35
 8014a44:	a81e      	add	r0, sp, #120	; 0x78
 8014a46:	f002 fbb1 	bl	80171ac <__copybits>
 8014a4a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014a4c:	4648      	mov	r0, r9
 8014a4e:	f002 f81d 	bl	8016a8c <_Bfree>
 8014a52:	3c01      	subs	r4, #1
 8014a54:	2c04      	cmp	r4, #4
 8014a56:	d806      	bhi.n	8014a66 <_strtod_l+0xf6>
 8014a58:	e8df f004 	tbb	[pc, r4]
 8014a5c:	1714030a 	.word	0x1714030a
 8014a60:	0a          	.byte	0x0a
 8014a61:	00          	.byte	0x00
 8014a62:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8014a66:	0730      	lsls	r0, r6, #28
 8014a68:	d5c1      	bpl.n	80149ee <_strtod_l+0x7e>
 8014a6a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8014a6e:	e7be      	b.n	80149ee <_strtod_l+0x7e>
 8014a70:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8014a74:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8014a76:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014a7a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014a7e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014a82:	e7f0      	b.n	8014a66 <_strtod_l+0xf6>
 8014a84:	f8df b170 	ldr.w	fp, [pc, #368]	; 8014bf8 <_strtod_l+0x288>
 8014a88:	e7ed      	b.n	8014a66 <_strtod_l+0xf6>
 8014a8a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8014a8e:	f04f 3aff 	mov.w	sl, #4294967295
 8014a92:	e7e8      	b.n	8014a66 <_strtod_l+0xf6>
 8014a94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014a96:	1c5a      	adds	r2, r3, #1
 8014a98:	921b      	str	r2, [sp, #108]	; 0x6c
 8014a9a:	785b      	ldrb	r3, [r3, #1]
 8014a9c:	2b30      	cmp	r3, #48	; 0x30
 8014a9e:	d0f9      	beq.n	8014a94 <_strtod_l+0x124>
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d0a4      	beq.n	80149ee <_strtod_l+0x7e>
 8014aa4:	2301      	movs	r3, #1
 8014aa6:	2500      	movs	r5, #0
 8014aa8:	9306      	str	r3, [sp, #24]
 8014aaa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014aac:	9308      	str	r3, [sp, #32]
 8014aae:	9507      	str	r5, [sp, #28]
 8014ab0:	9505      	str	r5, [sp, #20]
 8014ab2:	220a      	movs	r2, #10
 8014ab4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8014ab6:	7807      	ldrb	r7, [r0, #0]
 8014ab8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014abc:	b2d9      	uxtb	r1, r3
 8014abe:	2909      	cmp	r1, #9
 8014ac0:	d929      	bls.n	8014b16 <_strtod_l+0x1a6>
 8014ac2:	4622      	mov	r2, r4
 8014ac4:	f8d8 1000 	ldr.w	r1, [r8]
 8014ac8:	f003 f8f8 	bl	8017cbc <strncmp>
 8014acc:	2800      	cmp	r0, #0
 8014ace:	d031      	beq.n	8014b34 <_strtod_l+0x1c4>
 8014ad0:	2000      	movs	r0, #0
 8014ad2:	9c05      	ldr	r4, [sp, #20]
 8014ad4:	9004      	str	r0, [sp, #16]
 8014ad6:	463b      	mov	r3, r7
 8014ad8:	4602      	mov	r2, r0
 8014ada:	2b65      	cmp	r3, #101	; 0x65
 8014adc:	d001      	beq.n	8014ae2 <_strtod_l+0x172>
 8014ade:	2b45      	cmp	r3, #69	; 0x45
 8014ae0:	d114      	bne.n	8014b0c <_strtod_l+0x19c>
 8014ae2:	b924      	cbnz	r4, 8014aee <_strtod_l+0x17e>
 8014ae4:	b910      	cbnz	r0, 8014aec <_strtod_l+0x17c>
 8014ae6:	9b06      	ldr	r3, [sp, #24]
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d09e      	beq.n	8014a2a <_strtod_l+0xba>
 8014aec:	2400      	movs	r4, #0
 8014aee:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8014af0:	1c73      	adds	r3, r6, #1
 8014af2:	931b      	str	r3, [sp, #108]	; 0x6c
 8014af4:	7873      	ldrb	r3, [r6, #1]
 8014af6:	2b2b      	cmp	r3, #43	; 0x2b
 8014af8:	d078      	beq.n	8014bec <_strtod_l+0x27c>
 8014afa:	2b2d      	cmp	r3, #45	; 0x2d
 8014afc:	d070      	beq.n	8014be0 <_strtod_l+0x270>
 8014afe:	f04f 0c00 	mov.w	ip, #0
 8014b02:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8014b06:	2f09      	cmp	r7, #9
 8014b08:	d97c      	bls.n	8014c04 <_strtod_l+0x294>
 8014b0a:	961b      	str	r6, [sp, #108]	; 0x6c
 8014b0c:	f04f 0e00 	mov.w	lr, #0
 8014b10:	e09a      	b.n	8014c48 <_strtod_l+0x2d8>
 8014b12:	2300      	movs	r3, #0
 8014b14:	e7c7      	b.n	8014aa6 <_strtod_l+0x136>
 8014b16:	9905      	ldr	r1, [sp, #20]
 8014b18:	2908      	cmp	r1, #8
 8014b1a:	bfdd      	ittte	le
 8014b1c:	9907      	ldrle	r1, [sp, #28]
 8014b1e:	fb02 3301 	mlale	r3, r2, r1, r3
 8014b22:	9307      	strle	r3, [sp, #28]
 8014b24:	fb02 3505 	mlagt	r5, r2, r5, r3
 8014b28:	9b05      	ldr	r3, [sp, #20]
 8014b2a:	3001      	adds	r0, #1
 8014b2c:	3301      	adds	r3, #1
 8014b2e:	9305      	str	r3, [sp, #20]
 8014b30:	901b      	str	r0, [sp, #108]	; 0x6c
 8014b32:	e7bf      	b.n	8014ab4 <_strtod_l+0x144>
 8014b34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014b36:	191a      	adds	r2, r3, r4
 8014b38:	921b      	str	r2, [sp, #108]	; 0x6c
 8014b3a:	9a05      	ldr	r2, [sp, #20]
 8014b3c:	5d1b      	ldrb	r3, [r3, r4]
 8014b3e:	2a00      	cmp	r2, #0
 8014b40:	d037      	beq.n	8014bb2 <_strtod_l+0x242>
 8014b42:	9c05      	ldr	r4, [sp, #20]
 8014b44:	4602      	mov	r2, r0
 8014b46:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8014b4a:	2909      	cmp	r1, #9
 8014b4c:	d913      	bls.n	8014b76 <_strtod_l+0x206>
 8014b4e:	2101      	movs	r1, #1
 8014b50:	9104      	str	r1, [sp, #16]
 8014b52:	e7c2      	b.n	8014ada <_strtod_l+0x16a>
 8014b54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014b56:	1c5a      	adds	r2, r3, #1
 8014b58:	921b      	str	r2, [sp, #108]	; 0x6c
 8014b5a:	785b      	ldrb	r3, [r3, #1]
 8014b5c:	3001      	adds	r0, #1
 8014b5e:	2b30      	cmp	r3, #48	; 0x30
 8014b60:	d0f8      	beq.n	8014b54 <_strtod_l+0x1e4>
 8014b62:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8014b66:	2a08      	cmp	r2, #8
 8014b68:	f200 84e4 	bhi.w	8015534 <_strtod_l+0xbc4>
 8014b6c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8014b6e:	9208      	str	r2, [sp, #32]
 8014b70:	4602      	mov	r2, r0
 8014b72:	2000      	movs	r0, #0
 8014b74:	4604      	mov	r4, r0
 8014b76:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8014b7a:	f100 0101 	add.w	r1, r0, #1
 8014b7e:	d012      	beq.n	8014ba6 <_strtod_l+0x236>
 8014b80:	440a      	add	r2, r1
 8014b82:	eb00 0c04 	add.w	ip, r0, r4
 8014b86:	4621      	mov	r1, r4
 8014b88:	270a      	movs	r7, #10
 8014b8a:	458c      	cmp	ip, r1
 8014b8c:	d113      	bne.n	8014bb6 <_strtod_l+0x246>
 8014b8e:	1821      	adds	r1, r4, r0
 8014b90:	2908      	cmp	r1, #8
 8014b92:	f104 0401 	add.w	r4, r4, #1
 8014b96:	4404      	add	r4, r0
 8014b98:	dc19      	bgt.n	8014bce <_strtod_l+0x25e>
 8014b9a:	9b07      	ldr	r3, [sp, #28]
 8014b9c:	210a      	movs	r1, #10
 8014b9e:	fb01 e303 	mla	r3, r1, r3, lr
 8014ba2:	9307      	str	r3, [sp, #28]
 8014ba4:	2100      	movs	r1, #0
 8014ba6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014ba8:	1c58      	adds	r0, r3, #1
 8014baa:	901b      	str	r0, [sp, #108]	; 0x6c
 8014bac:	785b      	ldrb	r3, [r3, #1]
 8014bae:	4608      	mov	r0, r1
 8014bb0:	e7c9      	b.n	8014b46 <_strtod_l+0x1d6>
 8014bb2:	9805      	ldr	r0, [sp, #20]
 8014bb4:	e7d3      	b.n	8014b5e <_strtod_l+0x1ee>
 8014bb6:	2908      	cmp	r1, #8
 8014bb8:	f101 0101 	add.w	r1, r1, #1
 8014bbc:	dc03      	bgt.n	8014bc6 <_strtod_l+0x256>
 8014bbe:	9b07      	ldr	r3, [sp, #28]
 8014bc0:	437b      	muls	r3, r7
 8014bc2:	9307      	str	r3, [sp, #28]
 8014bc4:	e7e1      	b.n	8014b8a <_strtod_l+0x21a>
 8014bc6:	2910      	cmp	r1, #16
 8014bc8:	bfd8      	it	le
 8014bca:	437d      	mulle	r5, r7
 8014bcc:	e7dd      	b.n	8014b8a <_strtod_l+0x21a>
 8014bce:	2c10      	cmp	r4, #16
 8014bd0:	bfdc      	itt	le
 8014bd2:	210a      	movle	r1, #10
 8014bd4:	fb01 e505 	mlale	r5, r1, r5, lr
 8014bd8:	e7e4      	b.n	8014ba4 <_strtod_l+0x234>
 8014bda:	2301      	movs	r3, #1
 8014bdc:	9304      	str	r3, [sp, #16]
 8014bde:	e781      	b.n	8014ae4 <_strtod_l+0x174>
 8014be0:	f04f 0c01 	mov.w	ip, #1
 8014be4:	1cb3      	adds	r3, r6, #2
 8014be6:	931b      	str	r3, [sp, #108]	; 0x6c
 8014be8:	78b3      	ldrb	r3, [r6, #2]
 8014bea:	e78a      	b.n	8014b02 <_strtod_l+0x192>
 8014bec:	f04f 0c00 	mov.w	ip, #0
 8014bf0:	e7f8      	b.n	8014be4 <_strtod_l+0x274>
 8014bf2:	bf00      	nop
 8014bf4:	08018758 	.word	0x08018758
 8014bf8:	7ff00000 	.word	0x7ff00000
 8014bfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014bfe:	1c5f      	adds	r7, r3, #1
 8014c00:	971b      	str	r7, [sp, #108]	; 0x6c
 8014c02:	785b      	ldrb	r3, [r3, #1]
 8014c04:	2b30      	cmp	r3, #48	; 0x30
 8014c06:	d0f9      	beq.n	8014bfc <_strtod_l+0x28c>
 8014c08:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8014c0c:	2f08      	cmp	r7, #8
 8014c0e:	f63f af7d 	bhi.w	8014b0c <_strtod_l+0x19c>
 8014c12:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8014c16:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c18:	930a      	str	r3, [sp, #40]	; 0x28
 8014c1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c1c:	1c5f      	adds	r7, r3, #1
 8014c1e:	971b      	str	r7, [sp, #108]	; 0x6c
 8014c20:	785b      	ldrb	r3, [r3, #1]
 8014c22:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8014c26:	f1b8 0f09 	cmp.w	r8, #9
 8014c2a:	d937      	bls.n	8014c9c <_strtod_l+0x32c>
 8014c2c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014c2e:	1a7f      	subs	r7, r7, r1
 8014c30:	2f08      	cmp	r7, #8
 8014c32:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014c36:	dc37      	bgt.n	8014ca8 <_strtod_l+0x338>
 8014c38:	45be      	cmp	lr, r7
 8014c3a:	bfa8      	it	ge
 8014c3c:	46be      	movge	lr, r7
 8014c3e:	f1bc 0f00 	cmp.w	ip, #0
 8014c42:	d001      	beq.n	8014c48 <_strtod_l+0x2d8>
 8014c44:	f1ce 0e00 	rsb	lr, lr, #0
 8014c48:	2c00      	cmp	r4, #0
 8014c4a:	d151      	bne.n	8014cf0 <_strtod_l+0x380>
 8014c4c:	2800      	cmp	r0, #0
 8014c4e:	f47f aece 	bne.w	80149ee <_strtod_l+0x7e>
 8014c52:	9a06      	ldr	r2, [sp, #24]
 8014c54:	2a00      	cmp	r2, #0
 8014c56:	f47f aeca 	bne.w	80149ee <_strtod_l+0x7e>
 8014c5a:	9a04      	ldr	r2, [sp, #16]
 8014c5c:	2a00      	cmp	r2, #0
 8014c5e:	f47f aee4 	bne.w	8014a2a <_strtod_l+0xba>
 8014c62:	2b4e      	cmp	r3, #78	; 0x4e
 8014c64:	d027      	beq.n	8014cb6 <_strtod_l+0x346>
 8014c66:	dc21      	bgt.n	8014cac <_strtod_l+0x33c>
 8014c68:	2b49      	cmp	r3, #73	; 0x49
 8014c6a:	f47f aede 	bne.w	8014a2a <_strtod_l+0xba>
 8014c6e:	49a0      	ldr	r1, [pc, #640]	; (8014ef0 <_strtod_l+0x580>)
 8014c70:	a81b      	add	r0, sp, #108	; 0x6c
 8014c72:	f001 fdf7 	bl	8016864 <__match>
 8014c76:	2800      	cmp	r0, #0
 8014c78:	f43f aed7 	beq.w	8014a2a <_strtod_l+0xba>
 8014c7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c7e:	499d      	ldr	r1, [pc, #628]	; (8014ef4 <_strtod_l+0x584>)
 8014c80:	3b01      	subs	r3, #1
 8014c82:	a81b      	add	r0, sp, #108	; 0x6c
 8014c84:	931b      	str	r3, [sp, #108]	; 0x6c
 8014c86:	f001 fded 	bl	8016864 <__match>
 8014c8a:	b910      	cbnz	r0, 8014c92 <_strtod_l+0x322>
 8014c8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c8e:	3301      	adds	r3, #1
 8014c90:	931b      	str	r3, [sp, #108]	; 0x6c
 8014c92:	f8df b274 	ldr.w	fp, [pc, #628]	; 8014f08 <_strtod_l+0x598>
 8014c96:	f04f 0a00 	mov.w	sl, #0
 8014c9a:	e6a8      	b.n	80149ee <_strtod_l+0x7e>
 8014c9c:	210a      	movs	r1, #10
 8014c9e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8014ca2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8014ca6:	e7b8      	b.n	8014c1a <_strtod_l+0x2aa>
 8014ca8:	46be      	mov	lr, r7
 8014caa:	e7c8      	b.n	8014c3e <_strtod_l+0x2ce>
 8014cac:	2b69      	cmp	r3, #105	; 0x69
 8014cae:	d0de      	beq.n	8014c6e <_strtod_l+0x2fe>
 8014cb0:	2b6e      	cmp	r3, #110	; 0x6e
 8014cb2:	f47f aeba 	bne.w	8014a2a <_strtod_l+0xba>
 8014cb6:	4990      	ldr	r1, [pc, #576]	; (8014ef8 <_strtod_l+0x588>)
 8014cb8:	a81b      	add	r0, sp, #108	; 0x6c
 8014cba:	f001 fdd3 	bl	8016864 <__match>
 8014cbe:	2800      	cmp	r0, #0
 8014cc0:	f43f aeb3 	beq.w	8014a2a <_strtod_l+0xba>
 8014cc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014cc6:	781b      	ldrb	r3, [r3, #0]
 8014cc8:	2b28      	cmp	r3, #40	; 0x28
 8014cca:	d10e      	bne.n	8014cea <_strtod_l+0x37a>
 8014ccc:	aa1e      	add	r2, sp, #120	; 0x78
 8014cce:	498b      	ldr	r1, [pc, #556]	; (8014efc <_strtod_l+0x58c>)
 8014cd0:	a81b      	add	r0, sp, #108	; 0x6c
 8014cd2:	f001 fddb 	bl	801688c <__hexnan>
 8014cd6:	2805      	cmp	r0, #5
 8014cd8:	d107      	bne.n	8014cea <_strtod_l+0x37a>
 8014cda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014cdc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8014ce0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8014ce4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8014ce8:	e681      	b.n	80149ee <_strtod_l+0x7e>
 8014cea:	f8df b224 	ldr.w	fp, [pc, #548]	; 8014f10 <_strtod_l+0x5a0>
 8014cee:	e7d2      	b.n	8014c96 <_strtod_l+0x326>
 8014cf0:	ebae 0302 	sub.w	r3, lr, r2
 8014cf4:	9306      	str	r3, [sp, #24]
 8014cf6:	9b05      	ldr	r3, [sp, #20]
 8014cf8:	9807      	ldr	r0, [sp, #28]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	bf08      	it	eq
 8014cfe:	4623      	moveq	r3, r4
 8014d00:	2c10      	cmp	r4, #16
 8014d02:	9305      	str	r3, [sp, #20]
 8014d04:	46a0      	mov	r8, r4
 8014d06:	bfa8      	it	ge
 8014d08:	f04f 0810 	movge.w	r8, #16
 8014d0c:	f7eb fc12 	bl	8000534 <__aeabi_ui2d>
 8014d10:	2c09      	cmp	r4, #9
 8014d12:	4682      	mov	sl, r0
 8014d14:	468b      	mov	fp, r1
 8014d16:	dc13      	bgt.n	8014d40 <_strtod_l+0x3d0>
 8014d18:	9b06      	ldr	r3, [sp, #24]
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	f43f ae67 	beq.w	80149ee <_strtod_l+0x7e>
 8014d20:	9b06      	ldr	r3, [sp, #24]
 8014d22:	dd7a      	ble.n	8014e1a <_strtod_l+0x4aa>
 8014d24:	2b16      	cmp	r3, #22
 8014d26:	dc61      	bgt.n	8014dec <_strtod_l+0x47c>
 8014d28:	4a75      	ldr	r2, [pc, #468]	; (8014f00 <_strtod_l+0x590>)
 8014d2a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8014d2e:	e9de 0100 	ldrd	r0, r1, [lr]
 8014d32:	4652      	mov	r2, sl
 8014d34:	465b      	mov	r3, fp
 8014d36:	f7eb fc77 	bl	8000628 <__aeabi_dmul>
 8014d3a:	4682      	mov	sl, r0
 8014d3c:	468b      	mov	fp, r1
 8014d3e:	e656      	b.n	80149ee <_strtod_l+0x7e>
 8014d40:	4b6f      	ldr	r3, [pc, #444]	; (8014f00 <_strtod_l+0x590>)
 8014d42:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014d46:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014d4a:	f7eb fc6d 	bl	8000628 <__aeabi_dmul>
 8014d4e:	4606      	mov	r6, r0
 8014d50:	4628      	mov	r0, r5
 8014d52:	460f      	mov	r7, r1
 8014d54:	f7eb fbee 	bl	8000534 <__aeabi_ui2d>
 8014d58:	4602      	mov	r2, r0
 8014d5a:	460b      	mov	r3, r1
 8014d5c:	4630      	mov	r0, r6
 8014d5e:	4639      	mov	r1, r7
 8014d60:	f7eb faac 	bl	80002bc <__adddf3>
 8014d64:	2c0f      	cmp	r4, #15
 8014d66:	4682      	mov	sl, r0
 8014d68:	468b      	mov	fp, r1
 8014d6a:	ddd5      	ble.n	8014d18 <_strtod_l+0x3a8>
 8014d6c:	9b06      	ldr	r3, [sp, #24]
 8014d6e:	eba4 0808 	sub.w	r8, r4, r8
 8014d72:	4498      	add	r8, r3
 8014d74:	f1b8 0f00 	cmp.w	r8, #0
 8014d78:	f340 8096 	ble.w	8014ea8 <_strtod_l+0x538>
 8014d7c:	f018 030f 	ands.w	r3, r8, #15
 8014d80:	d00a      	beq.n	8014d98 <_strtod_l+0x428>
 8014d82:	495f      	ldr	r1, [pc, #380]	; (8014f00 <_strtod_l+0x590>)
 8014d84:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014d88:	4652      	mov	r2, sl
 8014d8a:	465b      	mov	r3, fp
 8014d8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d90:	f7eb fc4a 	bl	8000628 <__aeabi_dmul>
 8014d94:	4682      	mov	sl, r0
 8014d96:	468b      	mov	fp, r1
 8014d98:	f038 080f 	bics.w	r8, r8, #15
 8014d9c:	d073      	beq.n	8014e86 <_strtod_l+0x516>
 8014d9e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8014da2:	dd47      	ble.n	8014e34 <_strtod_l+0x4c4>
 8014da4:	2400      	movs	r4, #0
 8014da6:	46a0      	mov	r8, r4
 8014da8:	9407      	str	r4, [sp, #28]
 8014daa:	9405      	str	r4, [sp, #20]
 8014dac:	2322      	movs	r3, #34	; 0x22
 8014dae:	f8df b158 	ldr.w	fp, [pc, #344]	; 8014f08 <_strtod_l+0x598>
 8014db2:	f8c9 3000 	str.w	r3, [r9]
 8014db6:	f04f 0a00 	mov.w	sl, #0
 8014dba:	9b07      	ldr	r3, [sp, #28]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	f43f ae16 	beq.w	80149ee <_strtod_l+0x7e>
 8014dc2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014dc4:	4648      	mov	r0, r9
 8014dc6:	f001 fe61 	bl	8016a8c <_Bfree>
 8014dca:	9905      	ldr	r1, [sp, #20]
 8014dcc:	4648      	mov	r0, r9
 8014dce:	f001 fe5d 	bl	8016a8c <_Bfree>
 8014dd2:	4641      	mov	r1, r8
 8014dd4:	4648      	mov	r0, r9
 8014dd6:	f001 fe59 	bl	8016a8c <_Bfree>
 8014dda:	9907      	ldr	r1, [sp, #28]
 8014ddc:	4648      	mov	r0, r9
 8014dde:	f001 fe55 	bl	8016a8c <_Bfree>
 8014de2:	4621      	mov	r1, r4
 8014de4:	4648      	mov	r0, r9
 8014de6:	f001 fe51 	bl	8016a8c <_Bfree>
 8014dea:	e600      	b.n	80149ee <_strtod_l+0x7e>
 8014dec:	9a06      	ldr	r2, [sp, #24]
 8014dee:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8014df2:	4293      	cmp	r3, r2
 8014df4:	dbba      	blt.n	8014d6c <_strtod_l+0x3fc>
 8014df6:	4d42      	ldr	r5, [pc, #264]	; (8014f00 <_strtod_l+0x590>)
 8014df8:	f1c4 040f 	rsb	r4, r4, #15
 8014dfc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014e00:	4652      	mov	r2, sl
 8014e02:	465b      	mov	r3, fp
 8014e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e08:	f7eb fc0e 	bl	8000628 <__aeabi_dmul>
 8014e0c:	9b06      	ldr	r3, [sp, #24]
 8014e0e:	1b1c      	subs	r4, r3, r4
 8014e10:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8014e14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014e18:	e78d      	b.n	8014d36 <_strtod_l+0x3c6>
 8014e1a:	f113 0f16 	cmn.w	r3, #22
 8014e1e:	dba5      	blt.n	8014d6c <_strtod_l+0x3fc>
 8014e20:	4a37      	ldr	r2, [pc, #220]	; (8014f00 <_strtod_l+0x590>)
 8014e22:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8014e26:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014e2a:	4650      	mov	r0, sl
 8014e2c:	4659      	mov	r1, fp
 8014e2e:	f7eb fd25 	bl	800087c <__aeabi_ddiv>
 8014e32:	e782      	b.n	8014d3a <_strtod_l+0x3ca>
 8014e34:	2300      	movs	r3, #0
 8014e36:	4e33      	ldr	r6, [pc, #204]	; (8014f04 <_strtod_l+0x594>)
 8014e38:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014e3c:	4650      	mov	r0, sl
 8014e3e:	4659      	mov	r1, fp
 8014e40:	461d      	mov	r5, r3
 8014e42:	f1b8 0f01 	cmp.w	r8, #1
 8014e46:	dc21      	bgt.n	8014e8c <_strtod_l+0x51c>
 8014e48:	b10b      	cbz	r3, 8014e4e <_strtod_l+0x4de>
 8014e4a:	4682      	mov	sl, r0
 8014e4c:	468b      	mov	fp, r1
 8014e4e:	4b2d      	ldr	r3, [pc, #180]	; (8014f04 <_strtod_l+0x594>)
 8014e50:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8014e54:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014e58:	4652      	mov	r2, sl
 8014e5a:	465b      	mov	r3, fp
 8014e5c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014e60:	f7eb fbe2 	bl	8000628 <__aeabi_dmul>
 8014e64:	4b28      	ldr	r3, [pc, #160]	; (8014f08 <_strtod_l+0x598>)
 8014e66:	460a      	mov	r2, r1
 8014e68:	400b      	ands	r3, r1
 8014e6a:	4928      	ldr	r1, [pc, #160]	; (8014f0c <_strtod_l+0x59c>)
 8014e6c:	428b      	cmp	r3, r1
 8014e6e:	4682      	mov	sl, r0
 8014e70:	d898      	bhi.n	8014da4 <_strtod_l+0x434>
 8014e72:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014e76:	428b      	cmp	r3, r1
 8014e78:	bf86      	itte	hi
 8014e7a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8014f14 <_strtod_l+0x5a4>
 8014e7e:	f04f 3aff 	movhi.w	sl, #4294967295
 8014e82:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8014e86:	2300      	movs	r3, #0
 8014e88:	9304      	str	r3, [sp, #16]
 8014e8a:	e077      	b.n	8014f7c <_strtod_l+0x60c>
 8014e8c:	f018 0f01 	tst.w	r8, #1
 8014e90:	d006      	beq.n	8014ea0 <_strtod_l+0x530>
 8014e92:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8014e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e9a:	f7eb fbc5 	bl	8000628 <__aeabi_dmul>
 8014e9e:	2301      	movs	r3, #1
 8014ea0:	3501      	adds	r5, #1
 8014ea2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014ea6:	e7cc      	b.n	8014e42 <_strtod_l+0x4d2>
 8014ea8:	d0ed      	beq.n	8014e86 <_strtod_l+0x516>
 8014eaa:	f1c8 0800 	rsb	r8, r8, #0
 8014eae:	f018 020f 	ands.w	r2, r8, #15
 8014eb2:	d00a      	beq.n	8014eca <_strtod_l+0x55a>
 8014eb4:	4b12      	ldr	r3, [pc, #72]	; (8014f00 <_strtod_l+0x590>)
 8014eb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014eba:	4650      	mov	r0, sl
 8014ebc:	4659      	mov	r1, fp
 8014ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ec2:	f7eb fcdb 	bl	800087c <__aeabi_ddiv>
 8014ec6:	4682      	mov	sl, r0
 8014ec8:	468b      	mov	fp, r1
 8014eca:	ea5f 1828 	movs.w	r8, r8, asr #4
 8014ece:	d0da      	beq.n	8014e86 <_strtod_l+0x516>
 8014ed0:	f1b8 0f1f 	cmp.w	r8, #31
 8014ed4:	dd20      	ble.n	8014f18 <_strtod_l+0x5a8>
 8014ed6:	2400      	movs	r4, #0
 8014ed8:	46a0      	mov	r8, r4
 8014eda:	9407      	str	r4, [sp, #28]
 8014edc:	9405      	str	r4, [sp, #20]
 8014ede:	2322      	movs	r3, #34	; 0x22
 8014ee0:	f04f 0a00 	mov.w	sl, #0
 8014ee4:	f04f 0b00 	mov.w	fp, #0
 8014ee8:	f8c9 3000 	str.w	r3, [r9]
 8014eec:	e765      	b.n	8014dba <_strtod_l+0x44a>
 8014eee:	bf00      	nop
 8014ef0:	08018725 	.word	0x08018725
 8014ef4:	080187ab 	.word	0x080187ab
 8014ef8:	0801872d 	.word	0x0801872d
 8014efc:	0801876c 	.word	0x0801876c
 8014f00:	08018850 	.word	0x08018850
 8014f04:	08018828 	.word	0x08018828
 8014f08:	7ff00000 	.word	0x7ff00000
 8014f0c:	7ca00000 	.word	0x7ca00000
 8014f10:	fff80000 	.word	0xfff80000
 8014f14:	7fefffff 	.word	0x7fefffff
 8014f18:	f018 0310 	ands.w	r3, r8, #16
 8014f1c:	bf18      	it	ne
 8014f1e:	236a      	movne	r3, #106	; 0x6a
 8014f20:	4da0      	ldr	r5, [pc, #640]	; (80151a4 <_strtod_l+0x834>)
 8014f22:	9304      	str	r3, [sp, #16]
 8014f24:	4650      	mov	r0, sl
 8014f26:	4659      	mov	r1, fp
 8014f28:	2300      	movs	r3, #0
 8014f2a:	f1b8 0f00 	cmp.w	r8, #0
 8014f2e:	f300 810a 	bgt.w	8015146 <_strtod_l+0x7d6>
 8014f32:	b10b      	cbz	r3, 8014f38 <_strtod_l+0x5c8>
 8014f34:	4682      	mov	sl, r0
 8014f36:	468b      	mov	fp, r1
 8014f38:	9b04      	ldr	r3, [sp, #16]
 8014f3a:	b1bb      	cbz	r3, 8014f6c <_strtod_l+0x5fc>
 8014f3c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014f40:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	4659      	mov	r1, fp
 8014f48:	dd10      	ble.n	8014f6c <_strtod_l+0x5fc>
 8014f4a:	2b1f      	cmp	r3, #31
 8014f4c:	f340 8107 	ble.w	801515e <_strtod_l+0x7ee>
 8014f50:	2b34      	cmp	r3, #52	; 0x34
 8014f52:	bfde      	ittt	le
 8014f54:	3b20      	suble	r3, #32
 8014f56:	f04f 32ff 	movle.w	r2, #4294967295
 8014f5a:	fa02 f303 	lslle.w	r3, r2, r3
 8014f5e:	f04f 0a00 	mov.w	sl, #0
 8014f62:	bfcc      	ite	gt
 8014f64:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014f68:	ea03 0b01 	andle.w	fp, r3, r1
 8014f6c:	2200      	movs	r2, #0
 8014f6e:	2300      	movs	r3, #0
 8014f70:	4650      	mov	r0, sl
 8014f72:	4659      	mov	r1, fp
 8014f74:	f7eb fdc0 	bl	8000af8 <__aeabi_dcmpeq>
 8014f78:	2800      	cmp	r0, #0
 8014f7a:	d1ac      	bne.n	8014ed6 <_strtod_l+0x566>
 8014f7c:	9b07      	ldr	r3, [sp, #28]
 8014f7e:	9300      	str	r3, [sp, #0]
 8014f80:	9a05      	ldr	r2, [sp, #20]
 8014f82:	9908      	ldr	r1, [sp, #32]
 8014f84:	4623      	mov	r3, r4
 8014f86:	4648      	mov	r0, r9
 8014f88:	f001 fdd2 	bl	8016b30 <__s2b>
 8014f8c:	9007      	str	r0, [sp, #28]
 8014f8e:	2800      	cmp	r0, #0
 8014f90:	f43f af08 	beq.w	8014da4 <_strtod_l+0x434>
 8014f94:	9a06      	ldr	r2, [sp, #24]
 8014f96:	9b06      	ldr	r3, [sp, #24]
 8014f98:	2a00      	cmp	r2, #0
 8014f9a:	f1c3 0300 	rsb	r3, r3, #0
 8014f9e:	bfa8      	it	ge
 8014fa0:	2300      	movge	r3, #0
 8014fa2:	930e      	str	r3, [sp, #56]	; 0x38
 8014fa4:	2400      	movs	r4, #0
 8014fa6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014faa:	9316      	str	r3, [sp, #88]	; 0x58
 8014fac:	46a0      	mov	r8, r4
 8014fae:	9b07      	ldr	r3, [sp, #28]
 8014fb0:	4648      	mov	r0, r9
 8014fb2:	6859      	ldr	r1, [r3, #4]
 8014fb4:	f001 fd36 	bl	8016a24 <_Balloc>
 8014fb8:	9005      	str	r0, [sp, #20]
 8014fba:	2800      	cmp	r0, #0
 8014fbc:	f43f aef6 	beq.w	8014dac <_strtod_l+0x43c>
 8014fc0:	9b07      	ldr	r3, [sp, #28]
 8014fc2:	691a      	ldr	r2, [r3, #16]
 8014fc4:	3202      	adds	r2, #2
 8014fc6:	f103 010c 	add.w	r1, r3, #12
 8014fca:	0092      	lsls	r2, r2, #2
 8014fcc:	300c      	adds	r0, #12
 8014fce:	f7fe fdd3 	bl	8013b78 <memcpy>
 8014fd2:	aa1e      	add	r2, sp, #120	; 0x78
 8014fd4:	a91d      	add	r1, sp, #116	; 0x74
 8014fd6:	ec4b ab10 	vmov	d0, sl, fp
 8014fda:	4648      	mov	r0, r9
 8014fdc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014fe0:	f002 f862 	bl	80170a8 <__d2b>
 8014fe4:	901c      	str	r0, [sp, #112]	; 0x70
 8014fe6:	2800      	cmp	r0, #0
 8014fe8:	f43f aee0 	beq.w	8014dac <_strtod_l+0x43c>
 8014fec:	2101      	movs	r1, #1
 8014fee:	4648      	mov	r0, r9
 8014ff0:	f001 fe2a 	bl	8016c48 <__i2b>
 8014ff4:	4680      	mov	r8, r0
 8014ff6:	2800      	cmp	r0, #0
 8014ff8:	f43f aed8 	beq.w	8014dac <_strtod_l+0x43c>
 8014ffc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8014ffe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015000:	2e00      	cmp	r6, #0
 8015002:	bfab      	itete	ge
 8015004:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8015006:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8015008:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801500a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801500c:	bfac      	ite	ge
 801500e:	18f7      	addge	r7, r6, r3
 8015010:	1b9d      	sublt	r5, r3, r6
 8015012:	9b04      	ldr	r3, [sp, #16]
 8015014:	1af6      	subs	r6, r6, r3
 8015016:	4416      	add	r6, r2
 8015018:	4b63      	ldr	r3, [pc, #396]	; (80151a8 <_strtod_l+0x838>)
 801501a:	3e01      	subs	r6, #1
 801501c:	429e      	cmp	r6, r3
 801501e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015022:	f280 80af 	bge.w	8015184 <_strtod_l+0x814>
 8015026:	1b9b      	subs	r3, r3, r6
 8015028:	2b1f      	cmp	r3, #31
 801502a:	eba2 0203 	sub.w	r2, r2, r3
 801502e:	f04f 0101 	mov.w	r1, #1
 8015032:	f300 809b 	bgt.w	801516c <_strtod_l+0x7fc>
 8015036:	fa01 f303 	lsl.w	r3, r1, r3
 801503a:	930f      	str	r3, [sp, #60]	; 0x3c
 801503c:	2300      	movs	r3, #0
 801503e:	930a      	str	r3, [sp, #40]	; 0x28
 8015040:	18be      	adds	r6, r7, r2
 8015042:	9b04      	ldr	r3, [sp, #16]
 8015044:	42b7      	cmp	r7, r6
 8015046:	4415      	add	r5, r2
 8015048:	441d      	add	r5, r3
 801504a:	463b      	mov	r3, r7
 801504c:	bfa8      	it	ge
 801504e:	4633      	movge	r3, r6
 8015050:	42ab      	cmp	r3, r5
 8015052:	bfa8      	it	ge
 8015054:	462b      	movge	r3, r5
 8015056:	2b00      	cmp	r3, #0
 8015058:	bfc2      	ittt	gt
 801505a:	1af6      	subgt	r6, r6, r3
 801505c:	1aed      	subgt	r5, r5, r3
 801505e:	1aff      	subgt	r7, r7, r3
 8015060:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015062:	b1bb      	cbz	r3, 8015094 <_strtod_l+0x724>
 8015064:	4641      	mov	r1, r8
 8015066:	461a      	mov	r2, r3
 8015068:	4648      	mov	r0, r9
 801506a:	f001 fe8d 	bl	8016d88 <__pow5mult>
 801506e:	4680      	mov	r8, r0
 8015070:	2800      	cmp	r0, #0
 8015072:	f43f ae9b 	beq.w	8014dac <_strtod_l+0x43c>
 8015076:	4601      	mov	r1, r0
 8015078:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801507a:	4648      	mov	r0, r9
 801507c:	f001 fded 	bl	8016c5a <__multiply>
 8015080:	900c      	str	r0, [sp, #48]	; 0x30
 8015082:	2800      	cmp	r0, #0
 8015084:	f43f ae92 	beq.w	8014dac <_strtod_l+0x43c>
 8015088:	991c      	ldr	r1, [sp, #112]	; 0x70
 801508a:	4648      	mov	r0, r9
 801508c:	f001 fcfe 	bl	8016a8c <_Bfree>
 8015090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015092:	931c      	str	r3, [sp, #112]	; 0x70
 8015094:	2e00      	cmp	r6, #0
 8015096:	dc7a      	bgt.n	801518e <_strtod_l+0x81e>
 8015098:	9b06      	ldr	r3, [sp, #24]
 801509a:	2b00      	cmp	r3, #0
 801509c:	dd08      	ble.n	80150b0 <_strtod_l+0x740>
 801509e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80150a0:	9905      	ldr	r1, [sp, #20]
 80150a2:	4648      	mov	r0, r9
 80150a4:	f001 fe70 	bl	8016d88 <__pow5mult>
 80150a8:	9005      	str	r0, [sp, #20]
 80150aa:	2800      	cmp	r0, #0
 80150ac:	f43f ae7e 	beq.w	8014dac <_strtod_l+0x43c>
 80150b0:	2d00      	cmp	r5, #0
 80150b2:	dd08      	ble.n	80150c6 <_strtod_l+0x756>
 80150b4:	462a      	mov	r2, r5
 80150b6:	9905      	ldr	r1, [sp, #20]
 80150b8:	4648      	mov	r0, r9
 80150ba:	f001 feb3 	bl	8016e24 <__lshift>
 80150be:	9005      	str	r0, [sp, #20]
 80150c0:	2800      	cmp	r0, #0
 80150c2:	f43f ae73 	beq.w	8014dac <_strtod_l+0x43c>
 80150c6:	2f00      	cmp	r7, #0
 80150c8:	dd08      	ble.n	80150dc <_strtod_l+0x76c>
 80150ca:	4641      	mov	r1, r8
 80150cc:	463a      	mov	r2, r7
 80150ce:	4648      	mov	r0, r9
 80150d0:	f001 fea8 	bl	8016e24 <__lshift>
 80150d4:	4680      	mov	r8, r0
 80150d6:	2800      	cmp	r0, #0
 80150d8:	f43f ae68 	beq.w	8014dac <_strtod_l+0x43c>
 80150dc:	9a05      	ldr	r2, [sp, #20]
 80150de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80150e0:	4648      	mov	r0, r9
 80150e2:	f001 ff0d 	bl	8016f00 <__mdiff>
 80150e6:	4604      	mov	r4, r0
 80150e8:	2800      	cmp	r0, #0
 80150ea:	f43f ae5f 	beq.w	8014dac <_strtod_l+0x43c>
 80150ee:	68c3      	ldr	r3, [r0, #12]
 80150f0:	930c      	str	r3, [sp, #48]	; 0x30
 80150f2:	2300      	movs	r3, #0
 80150f4:	60c3      	str	r3, [r0, #12]
 80150f6:	4641      	mov	r1, r8
 80150f8:	f001 fee8 	bl	8016ecc <__mcmp>
 80150fc:	2800      	cmp	r0, #0
 80150fe:	da55      	bge.n	80151ac <_strtod_l+0x83c>
 8015100:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015102:	b9e3      	cbnz	r3, 801513e <_strtod_l+0x7ce>
 8015104:	f1ba 0f00 	cmp.w	sl, #0
 8015108:	d119      	bne.n	801513e <_strtod_l+0x7ce>
 801510a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801510e:	b9b3      	cbnz	r3, 801513e <_strtod_l+0x7ce>
 8015110:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015114:	0d1b      	lsrs	r3, r3, #20
 8015116:	051b      	lsls	r3, r3, #20
 8015118:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801511c:	d90f      	bls.n	801513e <_strtod_l+0x7ce>
 801511e:	6963      	ldr	r3, [r4, #20]
 8015120:	b913      	cbnz	r3, 8015128 <_strtod_l+0x7b8>
 8015122:	6923      	ldr	r3, [r4, #16]
 8015124:	2b01      	cmp	r3, #1
 8015126:	dd0a      	ble.n	801513e <_strtod_l+0x7ce>
 8015128:	4621      	mov	r1, r4
 801512a:	2201      	movs	r2, #1
 801512c:	4648      	mov	r0, r9
 801512e:	f001 fe79 	bl	8016e24 <__lshift>
 8015132:	4641      	mov	r1, r8
 8015134:	4604      	mov	r4, r0
 8015136:	f001 fec9 	bl	8016ecc <__mcmp>
 801513a:	2800      	cmp	r0, #0
 801513c:	dc67      	bgt.n	801520e <_strtod_l+0x89e>
 801513e:	9b04      	ldr	r3, [sp, #16]
 8015140:	2b00      	cmp	r3, #0
 8015142:	d171      	bne.n	8015228 <_strtod_l+0x8b8>
 8015144:	e63d      	b.n	8014dc2 <_strtod_l+0x452>
 8015146:	f018 0f01 	tst.w	r8, #1
 801514a:	d004      	beq.n	8015156 <_strtod_l+0x7e6>
 801514c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015150:	f7eb fa6a 	bl	8000628 <__aeabi_dmul>
 8015154:	2301      	movs	r3, #1
 8015156:	ea4f 0868 	mov.w	r8, r8, asr #1
 801515a:	3508      	adds	r5, #8
 801515c:	e6e5      	b.n	8014f2a <_strtod_l+0x5ba>
 801515e:	f04f 32ff 	mov.w	r2, #4294967295
 8015162:	fa02 f303 	lsl.w	r3, r2, r3
 8015166:	ea03 0a0a 	and.w	sl, r3, sl
 801516a:	e6ff      	b.n	8014f6c <_strtod_l+0x5fc>
 801516c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015170:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015174:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015178:	36e2      	adds	r6, #226	; 0xe2
 801517a:	fa01 f306 	lsl.w	r3, r1, r6
 801517e:	930a      	str	r3, [sp, #40]	; 0x28
 8015180:	910f      	str	r1, [sp, #60]	; 0x3c
 8015182:	e75d      	b.n	8015040 <_strtod_l+0x6d0>
 8015184:	2300      	movs	r3, #0
 8015186:	930a      	str	r3, [sp, #40]	; 0x28
 8015188:	2301      	movs	r3, #1
 801518a:	930f      	str	r3, [sp, #60]	; 0x3c
 801518c:	e758      	b.n	8015040 <_strtod_l+0x6d0>
 801518e:	4632      	mov	r2, r6
 8015190:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015192:	4648      	mov	r0, r9
 8015194:	f001 fe46 	bl	8016e24 <__lshift>
 8015198:	901c      	str	r0, [sp, #112]	; 0x70
 801519a:	2800      	cmp	r0, #0
 801519c:	f47f af7c 	bne.w	8015098 <_strtod_l+0x728>
 80151a0:	e604      	b.n	8014dac <_strtod_l+0x43c>
 80151a2:	bf00      	nop
 80151a4:	08018780 	.word	0x08018780
 80151a8:	fffffc02 	.word	0xfffffc02
 80151ac:	465d      	mov	r5, fp
 80151ae:	f040 8086 	bne.w	80152be <_strtod_l+0x94e>
 80151b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80151b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80151b8:	b32a      	cbz	r2, 8015206 <_strtod_l+0x896>
 80151ba:	4aaf      	ldr	r2, [pc, #700]	; (8015478 <_strtod_l+0xb08>)
 80151bc:	4293      	cmp	r3, r2
 80151be:	d153      	bne.n	8015268 <_strtod_l+0x8f8>
 80151c0:	9b04      	ldr	r3, [sp, #16]
 80151c2:	4650      	mov	r0, sl
 80151c4:	b1d3      	cbz	r3, 80151fc <_strtod_l+0x88c>
 80151c6:	4aad      	ldr	r2, [pc, #692]	; (801547c <_strtod_l+0xb0c>)
 80151c8:	402a      	ands	r2, r5
 80151ca:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80151ce:	f04f 31ff 	mov.w	r1, #4294967295
 80151d2:	d816      	bhi.n	8015202 <_strtod_l+0x892>
 80151d4:	0d12      	lsrs	r2, r2, #20
 80151d6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80151da:	fa01 f303 	lsl.w	r3, r1, r3
 80151de:	4298      	cmp	r0, r3
 80151e0:	d142      	bne.n	8015268 <_strtod_l+0x8f8>
 80151e2:	4ba7      	ldr	r3, [pc, #668]	; (8015480 <_strtod_l+0xb10>)
 80151e4:	429d      	cmp	r5, r3
 80151e6:	d102      	bne.n	80151ee <_strtod_l+0x87e>
 80151e8:	3001      	adds	r0, #1
 80151ea:	f43f addf 	beq.w	8014dac <_strtod_l+0x43c>
 80151ee:	4ba3      	ldr	r3, [pc, #652]	; (801547c <_strtod_l+0xb0c>)
 80151f0:	402b      	ands	r3, r5
 80151f2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80151f6:	f04f 0a00 	mov.w	sl, #0
 80151fa:	e7a0      	b.n	801513e <_strtod_l+0x7ce>
 80151fc:	f04f 33ff 	mov.w	r3, #4294967295
 8015200:	e7ed      	b.n	80151de <_strtod_l+0x86e>
 8015202:	460b      	mov	r3, r1
 8015204:	e7eb      	b.n	80151de <_strtod_l+0x86e>
 8015206:	bb7b      	cbnz	r3, 8015268 <_strtod_l+0x8f8>
 8015208:	f1ba 0f00 	cmp.w	sl, #0
 801520c:	d12c      	bne.n	8015268 <_strtod_l+0x8f8>
 801520e:	9904      	ldr	r1, [sp, #16]
 8015210:	4a9a      	ldr	r2, [pc, #616]	; (801547c <_strtod_l+0xb0c>)
 8015212:	465b      	mov	r3, fp
 8015214:	b1f1      	cbz	r1, 8015254 <_strtod_l+0x8e4>
 8015216:	ea02 010b 	and.w	r1, r2, fp
 801521a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801521e:	dc19      	bgt.n	8015254 <_strtod_l+0x8e4>
 8015220:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8015224:	f77f ae5b 	ble.w	8014ede <_strtod_l+0x56e>
 8015228:	4a96      	ldr	r2, [pc, #600]	; (8015484 <_strtod_l+0xb14>)
 801522a:	2300      	movs	r3, #0
 801522c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8015230:	4650      	mov	r0, sl
 8015232:	4659      	mov	r1, fp
 8015234:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8015238:	f7eb f9f6 	bl	8000628 <__aeabi_dmul>
 801523c:	4682      	mov	sl, r0
 801523e:	468b      	mov	fp, r1
 8015240:	2900      	cmp	r1, #0
 8015242:	f47f adbe 	bne.w	8014dc2 <_strtod_l+0x452>
 8015246:	2800      	cmp	r0, #0
 8015248:	f47f adbb 	bne.w	8014dc2 <_strtod_l+0x452>
 801524c:	2322      	movs	r3, #34	; 0x22
 801524e:	f8c9 3000 	str.w	r3, [r9]
 8015252:	e5b6      	b.n	8014dc2 <_strtod_l+0x452>
 8015254:	4013      	ands	r3, r2
 8015256:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801525a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801525e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015262:	f04f 3aff 	mov.w	sl, #4294967295
 8015266:	e76a      	b.n	801513e <_strtod_l+0x7ce>
 8015268:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801526a:	b193      	cbz	r3, 8015292 <_strtod_l+0x922>
 801526c:	422b      	tst	r3, r5
 801526e:	f43f af66 	beq.w	801513e <_strtod_l+0x7ce>
 8015272:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015274:	9a04      	ldr	r2, [sp, #16]
 8015276:	4650      	mov	r0, sl
 8015278:	4659      	mov	r1, fp
 801527a:	b173      	cbz	r3, 801529a <_strtod_l+0x92a>
 801527c:	f7ff fb5c 	bl	8014938 <sulp>
 8015280:	4602      	mov	r2, r0
 8015282:	460b      	mov	r3, r1
 8015284:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015288:	f7eb f818 	bl	80002bc <__adddf3>
 801528c:	4682      	mov	sl, r0
 801528e:	468b      	mov	fp, r1
 8015290:	e755      	b.n	801513e <_strtod_l+0x7ce>
 8015292:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015294:	ea13 0f0a 	tst.w	r3, sl
 8015298:	e7e9      	b.n	801526e <_strtod_l+0x8fe>
 801529a:	f7ff fb4d 	bl	8014938 <sulp>
 801529e:	4602      	mov	r2, r0
 80152a0:	460b      	mov	r3, r1
 80152a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80152a6:	f7eb f807 	bl	80002b8 <__aeabi_dsub>
 80152aa:	2200      	movs	r2, #0
 80152ac:	2300      	movs	r3, #0
 80152ae:	4682      	mov	sl, r0
 80152b0:	468b      	mov	fp, r1
 80152b2:	f7eb fc21 	bl	8000af8 <__aeabi_dcmpeq>
 80152b6:	2800      	cmp	r0, #0
 80152b8:	f47f ae11 	bne.w	8014ede <_strtod_l+0x56e>
 80152bc:	e73f      	b.n	801513e <_strtod_l+0x7ce>
 80152be:	4641      	mov	r1, r8
 80152c0:	4620      	mov	r0, r4
 80152c2:	f001 ff40 	bl	8017146 <__ratio>
 80152c6:	ec57 6b10 	vmov	r6, r7, d0
 80152ca:	2200      	movs	r2, #0
 80152cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80152d0:	ee10 0a10 	vmov	r0, s0
 80152d4:	4639      	mov	r1, r7
 80152d6:	f7eb fc23 	bl	8000b20 <__aeabi_dcmple>
 80152da:	2800      	cmp	r0, #0
 80152dc:	d077      	beq.n	80153ce <_strtod_l+0xa5e>
 80152de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d04a      	beq.n	801537a <_strtod_l+0xa0a>
 80152e4:	4b68      	ldr	r3, [pc, #416]	; (8015488 <_strtod_l+0xb18>)
 80152e6:	2200      	movs	r2, #0
 80152e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80152ec:	4f66      	ldr	r7, [pc, #408]	; (8015488 <_strtod_l+0xb18>)
 80152ee:	2600      	movs	r6, #0
 80152f0:	4b62      	ldr	r3, [pc, #392]	; (801547c <_strtod_l+0xb0c>)
 80152f2:	402b      	ands	r3, r5
 80152f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80152f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80152f8:	4b64      	ldr	r3, [pc, #400]	; (801548c <_strtod_l+0xb1c>)
 80152fa:	429a      	cmp	r2, r3
 80152fc:	f040 80ce 	bne.w	801549c <_strtod_l+0xb2c>
 8015300:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015304:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015308:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801530c:	ec4b ab10 	vmov	d0, sl, fp
 8015310:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8015314:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015318:	f001 fe50 	bl	8016fbc <__ulp>
 801531c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015320:	ec53 2b10 	vmov	r2, r3, d0
 8015324:	f7eb f980 	bl	8000628 <__aeabi_dmul>
 8015328:	4652      	mov	r2, sl
 801532a:	465b      	mov	r3, fp
 801532c:	f7ea ffc6 	bl	80002bc <__adddf3>
 8015330:	460b      	mov	r3, r1
 8015332:	4952      	ldr	r1, [pc, #328]	; (801547c <_strtod_l+0xb0c>)
 8015334:	4a56      	ldr	r2, [pc, #344]	; (8015490 <_strtod_l+0xb20>)
 8015336:	4019      	ands	r1, r3
 8015338:	4291      	cmp	r1, r2
 801533a:	4682      	mov	sl, r0
 801533c:	d95b      	bls.n	80153f6 <_strtod_l+0xa86>
 801533e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015340:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8015344:	4293      	cmp	r3, r2
 8015346:	d103      	bne.n	8015350 <_strtod_l+0x9e0>
 8015348:	9b08      	ldr	r3, [sp, #32]
 801534a:	3301      	adds	r3, #1
 801534c:	f43f ad2e 	beq.w	8014dac <_strtod_l+0x43c>
 8015350:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015480 <_strtod_l+0xb10>
 8015354:	f04f 3aff 	mov.w	sl, #4294967295
 8015358:	991c      	ldr	r1, [sp, #112]	; 0x70
 801535a:	4648      	mov	r0, r9
 801535c:	f001 fb96 	bl	8016a8c <_Bfree>
 8015360:	9905      	ldr	r1, [sp, #20]
 8015362:	4648      	mov	r0, r9
 8015364:	f001 fb92 	bl	8016a8c <_Bfree>
 8015368:	4641      	mov	r1, r8
 801536a:	4648      	mov	r0, r9
 801536c:	f001 fb8e 	bl	8016a8c <_Bfree>
 8015370:	4621      	mov	r1, r4
 8015372:	4648      	mov	r0, r9
 8015374:	f001 fb8a 	bl	8016a8c <_Bfree>
 8015378:	e619      	b.n	8014fae <_strtod_l+0x63e>
 801537a:	f1ba 0f00 	cmp.w	sl, #0
 801537e:	d11a      	bne.n	80153b6 <_strtod_l+0xa46>
 8015380:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015384:	b9eb      	cbnz	r3, 80153c2 <_strtod_l+0xa52>
 8015386:	2200      	movs	r2, #0
 8015388:	4b3f      	ldr	r3, [pc, #252]	; (8015488 <_strtod_l+0xb18>)
 801538a:	4630      	mov	r0, r6
 801538c:	4639      	mov	r1, r7
 801538e:	f7eb fbbd 	bl	8000b0c <__aeabi_dcmplt>
 8015392:	b9c8      	cbnz	r0, 80153c8 <_strtod_l+0xa58>
 8015394:	4630      	mov	r0, r6
 8015396:	4639      	mov	r1, r7
 8015398:	2200      	movs	r2, #0
 801539a:	4b3e      	ldr	r3, [pc, #248]	; (8015494 <_strtod_l+0xb24>)
 801539c:	f7eb f944 	bl	8000628 <__aeabi_dmul>
 80153a0:	4606      	mov	r6, r0
 80153a2:	460f      	mov	r7, r1
 80153a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80153a8:	9618      	str	r6, [sp, #96]	; 0x60
 80153aa:	9319      	str	r3, [sp, #100]	; 0x64
 80153ac:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80153b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80153b4:	e79c      	b.n	80152f0 <_strtod_l+0x980>
 80153b6:	f1ba 0f01 	cmp.w	sl, #1
 80153ba:	d102      	bne.n	80153c2 <_strtod_l+0xa52>
 80153bc:	2d00      	cmp	r5, #0
 80153be:	f43f ad8e 	beq.w	8014ede <_strtod_l+0x56e>
 80153c2:	2200      	movs	r2, #0
 80153c4:	4b34      	ldr	r3, [pc, #208]	; (8015498 <_strtod_l+0xb28>)
 80153c6:	e78f      	b.n	80152e8 <_strtod_l+0x978>
 80153c8:	2600      	movs	r6, #0
 80153ca:	4f32      	ldr	r7, [pc, #200]	; (8015494 <_strtod_l+0xb24>)
 80153cc:	e7ea      	b.n	80153a4 <_strtod_l+0xa34>
 80153ce:	4b31      	ldr	r3, [pc, #196]	; (8015494 <_strtod_l+0xb24>)
 80153d0:	4630      	mov	r0, r6
 80153d2:	4639      	mov	r1, r7
 80153d4:	2200      	movs	r2, #0
 80153d6:	f7eb f927 	bl	8000628 <__aeabi_dmul>
 80153da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80153dc:	4606      	mov	r6, r0
 80153de:	460f      	mov	r7, r1
 80153e0:	b933      	cbnz	r3, 80153f0 <_strtod_l+0xa80>
 80153e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80153e6:	9010      	str	r0, [sp, #64]	; 0x40
 80153e8:	9311      	str	r3, [sp, #68]	; 0x44
 80153ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80153ee:	e7df      	b.n	80153b0 <_strtod_l+0xa40>
 80153f0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80153f4:	e7f9      	b.n	80153ea <_strtod_l+0xa7a>
 80153f6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80153fa:	9b04      	ldr	r3, [sp, #16]
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d1ab      	bne.n	8015358 <_strtod_l+0x9e8>
 8015400:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015404:	0d1b      	lsrs	r3, r3, #20
 8015406:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015408:	051b      	lsls	r3, r3, #20
 801540a:	429a      	cmp	r2, r3
 801540c:	465d      	mov	r5, fp
 801540e:	d1a3      	bne.n	8015358 <_strtod_l+0x9e8>
 8015410:	4639      	mov	r1, r7
 8015412:	4630      	mov	r0, r6
 8015414:	f7eb fbb8 	bl	8000b88 <__aeabi_d2iz>
 8015418:	f7eb f89c 	bl	8000554 <__aeabi_i2d>
 801541c:	460b      	mov	r3, r1
 801541e:	4602      	mov	r2, r0
 8015420:	4639      	mov	r1, r7
 8015422:	4630      	mov	r0, r6
 8015424:	f7ea ff48 	bl	80002b8 <__aeabi_dsub>
 8015428:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801542a:	4606      	mov	r6, r0
 801542c:	460f      	mov	r7, r1
 801542e:	b933      	cbnz	r3, 801543e <_strtod_l+0xace>
 8015430:	f1ba 0f00 	cmp.w	sl, #0
 8015434:	d103      	bne.n	801543e <_strtod_l+0xace>
 8015436:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801543a:	2d00      	cmp	r5, #0
 801543c:	d06d      	beq.n	801551a <_strtod_l+0xbaa>
 801543e:	a30a      	add	r3, pc, #40	; (adr r3, 8015468 <_strtod_l+0xaf8>)
 8015440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015444:	4630      	mov	r0, r6
 8015446:	4639      	mov	r1, r7
 8015448:	f7eb fb60 	bl	8000b0c <__aeabi_dcmplt>
 801544c:	2800      	cmp	r0, #0
 801544e:	f47f acb8 	bne.w	8014dc2 <_strtod_l+0x452>
 8015452:	a307      	add	r3, pc, #28	; (adr r3, 8015470 <_strtod_l+0xb00>)
 8015454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015458:	4630      	mov	r0, r6
 801545a:	4639      	mov	r1, r7
 801545c:	f7eb fb74 	bl	8000b48 <__aeabi_dcmpgt>
 8015460:	2800      	cmp	r0, #0
 8015462:	f43f af79 	beq.w	8015358 <_strtod_l+0x9e8>
 8015466:	e4ac      	b.n	8014dc2 <_strtod_l+0x452>
 8015468:	94a03595 	.word	0x94a03595
 801546c:	3fdfffff 	.word	0x3fdfffff
 8015470:	35afe535 	.word	0x35afe535
 8015474:	3fe00000 	.word	0x3fe00000
 8015478:	000fffff 	.word	0x000fffff
 801547c:	7ff00000 	.word	0x7ff00000
 8015480:	7fefffff 	.word	0x7fefffff
 8015484:	39500000 	.word	0x39500000
 8015488:	3ff00000 	.word	0x3ff00000
 801548c:	7fe00000 	.word	0x7fe00000
 8015490:	7c9fffff 	.word	0x7c9fffff
 8015494:	3fe00000 	.word	0x3fe00000
 8015498:	bff00000 	.word	0xbff00000
 801549c:	9b04      	ldr	r3, [sp, #16]
 801549e:	b333      	cbz	r3, 80154ee <_strtod_l+0xb7e>
 80154a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80154a2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80154a6:	d822      	bhi.n	80154ee <_strtod_l+0xb7e>
 80154a8:	a327      	add	r3, pc, #156	; (adr r3, 8015548 <_strtod_l+0xbd8>)
 80154aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154ae:	4630      	mov	r0, r6
 80154b0:	4639      	mov	r1, r7
 80154b2:	f7eb fb35 	bl	8000b20 <__aeabi_dcmple>
 80154b6:	b1a0      	cbz	r0, 80154e2 <_strtod_l+0xb72>
 80154b8:	4639      	mov	r1, r7
 80154ba:	4630      	mov	r0, r6
 80154bc:	f7eb fb8c 	bl	8000bd8 <__aeabi_d2uiz>
 80154c0:	2800      	cmp	r0, #0
 80154c2:	bf08      	it	eq
 80154c4:	2001      	moveq	r0, #1
 80154c6:	f7eb f835 	bl	8000534 <__aeabi_ui2d>
 80154ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80154cc:	4606      	mov	r6, r0
 80154ce:	460f      	mov	r7, r1
 80154d0:	bb03      	cbnz	r3, 8015514 <_strtod_l+0xba4>
 80154d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80154d6:	9012      	str	r0, [sp, #72]	; 0x48
 80154d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80154da:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80154de:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80154e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80154e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80154e6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80154ea:	1a9b      	subs	r3, r3, r2
 80154ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80154ee:	ed9d 0b08 	vldr	d0, [sp, #32]
 80154f2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80154f6:	f001 fd61 	bl	8016fbc <__ulp>
 80154fa:	4650      	mov	r0, sl
 80154fc:	ec53 2b10 	vmov	r2, r3, d0
 8015500:	4659      	mov	r1, fp
 8015502:	f7eb f891 	bl	8000628 <__aeabi_dmul>
 8015506:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801550a:	f7ea fed7 	bl	80002bc <__adddf3>
 801550e:	4682      	mov	sl, r0
 8015510:	468b      	mov	fp, r1
 8015512:	e772      	b.n	80153fa <_strtod_l+0xa8a>
 8015514:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8015518:	e7df      	b.n	80154da <_strtod_l+0xb6a>
 801551a:	a30d      	add	r3, pc, #52	; (adr r3, 8015550 <_strtod_l+0xbe0>)
 801551c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015520:	f7eb faf4 	bl	8000b0c <__aeabi_dcmplt>
 8015524:	e79c      	b.n	8015460 <_strtod_l+0xaf0>
 8015526:	2300      	movs	r3, #0
 8015528:	930d      	str	r3, [sp, #52]	; 0x34
 801552a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801552c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801552e:	6013      	str	r3, [r2, #0]
 8015530:	f7ff ba61 	b.w	80149f6 <_strtod_l+0x86>
 8015534:	2b65      	cmp	r3, #101	; 0x65
 8015536:	f04f 0200 	mov.w	r2, #0
 801553a:	f43f ab4e 	beq.w	8014bda <_strtod_l+0x26a>
 801553e:	2101      	movs	r1, #1
 8015540:	4614      	mov	r4, r2
 8015542:	9104      	str	r1, [sp, #16]
 8015544:	f7ff bacb 	b.w	8014ade <_strtod_l+0x16e>
 8015548:	ffc00000 	.word	0xffc00000
 801554c:	41dfffff 	.word	0x41dfffff
 8015550:	94a03595 	.word	0x94a03595
 8015554:	3fcfffff 	.word	0x3fcfffff

08015558 <_strtod_r>:
 8015558:	4b05      	ldr	r3, [pc, #20]	; (8015570 <_strtod_r+0x18>)
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	b410      	push	{r4}
 801555e:	6a1b      	ldr	r3, [r3, #32]
 8015560:	4c04      	ldr	r4, [pc, #16]	; (8015574 <_strtod_r+0x1c>)
 8015562:	2b00      	cmp	r3, #0
 8015564:	bf08      	it	eq
 8015566:	4623      	moveq	r3, r4
 8015568:	f85d 4b04 	ldr.w	r4, [sp], #4
 801556c:	f7ff ba00 	b.w	8014970 <_strtod_l>
 8015570:	2000000c 	.word	0x2000000c
 8015574:	20000070 	.word	0x20000070

08015578 <_strtol_l.isra.0>:
 8015578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801557c:	4680      	mov	r8, r0
 801557e:	4689      	mov	r9, r1
 8015580:	4692      	mov	sl, r2
 8015582:	461e      	mov	r6, r3
 8015584:	460f      	mov	r7, r1
 8015586:	463d      	mov	r5, r7
 8015588:	9808      	ldr	r0, [sp, #32]
 801558a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801558e:	f001 fa0d 	bl	80169ac <__locale_ctype_ptr_l>
 8015592:	4420      	add	r0, r4
 8015594:	7843      	ldrb	r3, [r0, #1]
 8015596:	f013 0308 	ands.w	r3, r3, #8
 801559a:	d132      	bne.n	8015602 <_strtol_l.isra.0+0x8a>
 801559c:	2c2d      	cmp	r4, #45	; 0x2d
 801559e:	d132      	bne.n	8015606 <_strtol_l.isra.0+0x8e>
 80155a0:	787c      	ldrb	r4, [r7, #1]
 80155a2:	1cbd      	adds	r5, r7, #2
 80155a4:	2201      	movs	r2, #1
 80155a6:	2e00      	cmp	r6, #0
 80155a8:	d05d      	beq.n	8015666 <_strtol_l.isra.0+0xee>
 80155aa:	2e10      	cmp	r6, #16
 80155ac:	d109      	bne.n	80155c2 <_strtol_l.isra.0+0x4a>
 80155ae:	2c30      	cmp	r4, #48	; 0x30
 80155b0:	d107      	bne.n	80155c2 <_strtol_l.isra.0+0x4a>
 80155b2:	782b      	ldrb	r3, [r5, #0]
 80155b4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80155b8:	2b58      	cmp	r3, #88	; 0x58
 80155ba:	d14f      	bne.n	801565c <_strtol_l.isra.0+0xe4>
 80155bc:	786c      	ldrb	r4, [r5, #1]
 80155be:	2610      	movs	r6, #16
 80155c0:	3502      	adds	r5, #2
 80155c2:	2a00      	cmp	r2, #0
 80155c4:	bf14      	ite	ne
 80155c6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80155ca:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80155ce:	2700      	movs	r7, #0
 80155d0:	fbb1 fcf6 	udiv	ip, r1, r6
 80155d4:	4638      	mov	r0, r7
 80155d6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80155da:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80155de:	2b09      	cmp	r3, #9
 80155e0:	d817      	bhi.n	8015612 <_strtol_l.isra.0+0x9a>
 80155e2:	461c      	mov	r4, r3
 80155e4:	42a6      	cmp	r6, r4
 80155e6:	dd23      	ble.n	8015630 <_strtol_l.isra.0+0xb8>
 80155e8:	1c7b      	adds	r3, r7, #1
 80155ea:	d007      	beq.n	80155fc <_strtol_l.isra.0+0x84>
 80155ec:	4584      	cmp	ip, r0
 80155ee:	d31c      	bcc.n	801562a <_strtol_l.isra.0+0xb2>
 80155f0:	d101      	bne.n	80155f6 <_strtol_l.isra.0+0x7e>
 80155f2:	45a6      	cmp	lr, r4
 80155f4:	db19      	blt.n	801562a <_strtol_l.isra.0+0xb2>
 80155f6:	fb00 4006 	mla	r0, r0, r6, r4
 80155fa:	2701      	movs	r7, #1
 80155fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015600:	e7eb      	b.n	80155da <_strtol_l.isra.0+0x62>
 8015602:	462f      	mov	r7, r5
 8015604:	e7bf      	b.n	8015586 <_strtol_l.isra.0+0xe>
 8015606:	2c2b      	cmp	r4, #43	; 0x2b
 8015608:	bf04      	itt	eq
 801560a:	1cbd      	addeq	r5, r7, #2
 801560c:	787c      	ldrbeq	r4, [r7, #1]
 801560e:	461a      	mov	r2, r3
 8015610:	e7c9      	b.n	80155a6 <_strtol_l.isra.0+0x2e>
 8015612:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015616:	2b19      	cmp	r3, #25
 8015618:	d801      	bhi.n	801561e <_strtol_l.isra.0+0xa6>
 801561a:	3c37      	subs	r4, #55	; 0x37
 801561c:	e7e2      	b.n	80155e4 <_strtol_l.isra.0+0x6c>
 801561e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8015622:	2b19      	cmp	r3, #25
 8015624:	d804      	bhi.n	8015630 <_strtol_l.isra.0+0xb8>
 8015626:	3c57      	subs	r4, #87	; 0x57
 8015628:	e7dc      	b.n	80155e4 <_strtol_l.isra.0+0x6c>
 801562a:	f04f 37ff 	mov.w	r7, #4294967295
 801562e:	e7e5      	b.n	80155fc <_strtol_l.isra.0+0x84>
 8015630:	1c7b      	adds	r3, r7, #1
 8015632:	d108      	bne.n	8015646 <_strtol_l.isra.0+0xce>
 8015634:	2322      	movs	r3, #34	; 0x22
 8015636:	f8c8 3000 	str.w	r3, [r8]
 801563a:	4608      	mov	r0, r1
 801563c:	f1ba 0f00 	cmp.w	sl, #0
 8015640:	d107      	bne.n	8015652 <_strtol_l.isra.0+0xda>
 8015642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015646:	b102      	cbz	r2, 801564a <_strtol_l.isra.0+0xd2>
 8015648:	4240      	negs	r0, r0
 801564a:	f1ba 0f00 	cmp.w	sl, #0
 801564e:	d0f8      	beq.n	8015642 <_strtol_l.isra.0+0xca>
 8015650:	b10f      	cbz	r7, 8015656 <_strtol_l.isra.0+0xde>
 8015652:	f105 39ff 	add.w	r9, r5, #4294967295
 8015656:	f8ca 9000 	str.w	r9, [sl]
 801565a:	e7f2      	b.n	8015642 <_strtol_l.isra.0+0xca>
 801565c:	2430      	movs	r4, #48	; 0x30
 801565e:	2e00      	cmp	r6, #0
 8015660:	d1af      	bne.n	80155c2 <_strtol_l.isra.0+0x4a>
 8015662:	2608      	movs	r6, #8
 8015664:	e7ad      	b.n	80155c2 <_strtol_l.isra.0+0x4a>
 8015666:	2c30      	cmp	r4, #48	; 0x30
 8015668:	d0a3      	beq.n	80155b2 <_strtol_l.isra.0+0x3a>
 801566a:	260a      	movs	r6, #10
 801566c:	e7a9      	b.n	80155c2 <_strtol_l.isra.0+0x4a>
	...

08015670 <_strtol_r>:
 8015670:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015672:	4c06      	ldr	r4, [pc, #24]	; (801568c <_strtol_r+0x1c>)
 8015674:	4d06      	ldr	r5, [pc, #24]	; (8015690 <_strtol_r+0x20>)
 8015676:	6824      	ldr	r4, [r4, #0]
 8015678:	6a24      	ldr	r4, [r4, #32]
 801567a:	2c00      	cmp	r4, #0
 801567c:	bf08      	it	eq
 801567e:	462c      	moveq	r4, r5
 8015680:	9400      	str	r4, [sp, #0]
 8015682:	f7ff ff79 	bl	8015578 <_strtol_l.isra.0>
 8015686:	b003      	add	sp, #12
 8015688:	bd30      	pop	{r4, r5, pc}
 801568a:	bf00      	nop
 801568c:	2000000c 	.word	0x2000000c
 8015690:	20000070 	.word	0x20000070

08015694 <_vsiprintf_r>:
 8015694:	b500      	push	{lr}
 8015696:	b09b      	sub	sp, #108	; 0x6c
 8015698:	9100      	str	r1, [sp, #0]
 801569a:	9104      	str	r1, [sp, #16]
 801569c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80156a0:	9105      	str	r1, [sp, #20]
 80156a2:	9102      	str	r1, [sp, #8]
 80156a4:	4905      	ldr	r1, [pc, #20]	; (80156bc <_vsiprintf_r+0x28>)
 80156a6:	9103      	str	r1, [sp, #12]
 80156a8:	4669      	mov	r1, sp
 80156aa:	f001 fecb 	bl	8017444 <_svfiprintf_r>
 80156ae:	9b00      	ldr	r3, [sp, #0]
 80156b0:	2200      	movs	r2, #0
 80156b2:	701a      	strb	r2, [r3, #0]
 80156b4:	b01b      	add	sp, #108	; 0x6c
 80156b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80156ba:	bf00      	nop
 80156bc:	ffff0208 	.word	0xffff0208

080156c0 <vsiprintf>:
 80156c0:	4613      	mov	r3, r2
 80156c2:	460a      	mov	r2, r1
 80156c4:	4601      	mov	r1, r0
 80156c6:	4802      	ldr	r0, [pc, #8]	; (80156d0 <vsiprintf+0x10>)
 80156c8:	6800      	ldr	r0, [r0, #0]
 80156ca:	f7ff bfe3 	b.w	8015694 <_vsiprintf_r>
 80156ce:	bf00      	nop
 80156d0:	2000000c 	.word	0x2000000c

080156d4 <quorem>:
 80156d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156d8:	6903      	ldr	r3, [r0, #16]
 80156da:	690c      	ldr	r4, [r1, #16]
 80156dc:	42a3      	cmp	r3, r4
 80156de:	4680      	mov	r8, r0
 80156e0:	f2c0 8082 	blt.w	80157e8 <quorem+0x114>
 80156e4:	3c01      	subs	r4, #1
 80156e6:	f101 0714 	add.w	r7, r1, #20
 80156ea:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80156ee:	f100 0614 	add.w	r6, r0, #20
 80156f2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80156f6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80156fa:	eb06 030c 	add.w	r3, r6, ip
 80156fe:	3501      	adds	r5, #1
 8015700:	eb07 090c 	add.w	r9, r7, ip
 8015704:	9301      	str	r3, [sp, #4]
 8015706:	fbb0 f5f5 	udiv	r5, r0, r5
 801570a:	b395      	cbz	r5, 8015772 <quorem+0x9e>
 801570c:	f04f 0a00 	mov.w	sl, #0
 8015710:	4638      	mov	r0, r7
 8015712:	46b6      	mov	lr, r6
 8015714:	46d3      	mov	fp, sl
 8015716:	f850 2b04 	ldr.w	r2, [r0], #4
 801571a:	b293      	uxth	r3, r2
 801571c:	fb05 a303 	mla	r3, r5, r3, sl
 8015720:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015724:	b29b      	uxth	r3, r3
 8015726:	ebab 0303 	sub.w	r3, fp, r3
 801572a:	0c12      	lsrs	r2, r2, #16
 801572c:	f8de b000 	ldr.w	fp, [lr]
 8015730:	fb05 a202 	mla	r2, r5, r2, sl
 8015734:	fa13 f38b 	uxtah	r3, r3, fp
 8015738:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801573c:	fa1f fb82 	uxth.w	fp, r2
 8015740:	f8de 2000 	ldr.w	r2, [lr]
 8015744:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8015748:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801574c:	b29b      	uxth	r3, r3
 801574e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015752:	4581      	cmp	r9, r0
 8015754:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8015758:	f84e 3b04 	str.w	r3, [lr], #4
 801575c:	d2db      	bcs.n	8015716 <quorem+0x42>
 801575e:	f856 300c 	ldr.w	r3, [r6, ip]
 8015762:	b933      	cbnz	r3, 8015772 <quorem+0x9e>
 8015764:	9b01      	ldr	r3, [sp, #4]
 8015766:	3b04      	subs	r3, #4
 8015768:	429e      	cmp	r6, r3
 801576a:	461a      	mov	r2, r3
 801576c:	d330      	bcc.n	80157d0 <quorem+0xfc>
 801576e:	f8c8 4010 	str.w	r4, [r8, #16]
 8015772:	4640      	mov	r0, r8
 8015774:	f001 fbaa 	bl	8016ecc <__mcmp>
 8015778:	2800      	cmp	r0, #0
 801577a:	db25      	blt.n	80157c8 <quorem+0xf4>
 801577c:	3501      	adds	r5, #1
 801577e:	4630      	mov	r0, r6
 8015780:	f04f 0c00 	mov.w	ip, #0
 8015784:	f857 2b04 	ldr.w	r2, [r7], #4
 8015788:	f8d0 e000 	ldr.w	lr, [r0]
 801578c:	b293      	uxth	r3, r2
 801578e:	ebac 0303 	sub.w	r3, ip, r3
 8015792:	0c12      	lsrs	r2, r2, #16
 8015794:	fa13 f38e 	uxtah	r3, r3, lr
 8015798:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801579c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80157a0:	b29b      	uxth	r3, r3
 80157a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80157a6:	45b9      	cmp	r9, r7
 80157a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80157ac:	f840 3b04 	str.w	r3, [r0], #4
 80157b0:	d2e8      	bcs.n	8015784 <quorem+0xb0>
 80157b2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80157b6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80157ba:	b92a      	cbnz	r2, 80157c8 <quorem+0xf4>
 80157bc:	3b04      	subs	r3, #4
 80157be:	429e      	cmp	r6, r3
 80157c0:	461a      	mov	r2, r3
 80157c2:	d30b      	bcc.n	80157dc <quorem+0x108>
 80157c4:	f8c8 4010 	str.w	r4, [r8, #16]
 80157c8:	4628      	mov	r0, r5
 80157ca:	b003      	add	sp, #12
 80157cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157d0:	6812      	ldr	r2, [r2, #0]
 80157d2:	3b04      	subs	r3, #4
 80157d4:	2a00      	cmp	r2, #0
 80157d6:	d1ca      	bne.n	801576e <quorem+0x9a>
 80157d8:	3c01      	subs	r4, #1
 80157da:	e7c5      	b.n	8015768 <quorem+0x94>
 80157dc:	6812      	ldr	r2, [r2, #0]
 80157de:	3b04      	subs	r3, #4
 80157e0:	2a00      	cmp	r2, #0
 80157e2:	d1ef      	bne.n	80157c4 <quorem+0xf0>
 80157e4:	3c01      	subs	r4, #1
 80157e6:	e7ea      	b.n	80157be <quorem+0xea>
 80157e8:	2000      	movs	r0, #0
 80157ea:	e7ee      	b.n	80157ca <quorem+0xf6>
 80157ec:	0000      	movs	r0, r0
	...

080157f0 <_dtoa_r>:
 80157f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157f4:	ec57 6b10 	vmov	r6, r7, d0
 80157f8:	b097      	sub	sp, #92	; 0x5c
 80157fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80157fc:	9106      	str	r1, [sp, #24]
 80157fe:	4604      	mov	r4, r0
 8015800:	920b      	str	r2, [sp, #44]	; 0x2c
 8015802:	9312      	str	r3, [sp, #72]	; 0x48
 8015804:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015808:	e9cd 6700 	strd	r6, r7, [sp]
 801580c:	b93d      	cbnz	r5, 801581e <_dtoa_r+0x2e>
 801580e:	2010      	movs	r0, #16
 8015810:	f001 f8ee 	bl	80169f0 <malloc>
 8015814:	6260      	str	r0, [r4, #36]	; 0x24
 8015816:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801581a:	6005      	str	r5, [r0, #0]
 801581c:	60c5      	str	r5, [r0, #12]
 801581e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015820:	6819      	ldr	r1, [r3, #0]
 8015822:	b151      	cbz	r1, 801583a <_dtoa_r+0x4a>
 8015824:	685a      	ldr	r2, [r3, #4]
 8015826:	604a      	str	r2, [r1, #4]
 8015828:	2301      	movs	r3, #1
 801582a:	4093      	lsls	r3, r2
 801582c:	608b      	str	r3, [r1, #8]
 801582e:	4620      	mov	r0, r4
 8015830:	f001 f92c 	bl	8016a8c <_Bfree>
 8015834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015836:	2200      	movs	r2, #0
 8015838:	601a      	str	r2, [r3, #0]
 801583a:	1e3b      	subs	r3, r7, #0
 801583c:	bfbb      	ittet	lt
 801583e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015842:	9301      	strlt	r3, [sp, #4]
 8015844:	2300      	movge	r3, #0
 8015846:	2201      	movlt	r2, #1
 8015848:	bfac      	ite	ge
 801584a:	f8c8 3000 	strge.w	r3, [r8]
 801584e:	f8c8 2000 	strlt.w	r2, [r8]
 8015852:	4baf      	ldr	r3, [pc, #700]	; (8015b10 <_dtoa_r+0x320>)
 8015854:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015858:	ea33 0308 	bics.w	r3, r3, r8
 801585c:	d114      	bne.n	8015888 <_dtoa_r+0x98>
 801585e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015860:	f242 730f 	movw	r3, #9999	; 0x270f
 8015864:	6013      	str	r3, [r2, #0]
 8015866:	9b00      	ldr	r3, [sp, #0]
 8015868:	b923      	cbnz	r3, 8015874 <_dtoa_r+0x84>
 801586a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801586e:	2800      	cmp	r0, #0
 8015870:	f000 8542 	beq.w	80162f8 <_dtoa_r+0xb08>
 8015874:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015876:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8015b24 <_dtoa_r+0x334>
 801587a:	2b00      	cmp	r3, #0
 801587c:	f000 8544 	beq.w	8016308 <_dtoa_r+0xb18>
 8015880:	f10b 0303 	add.w	r3, fp, #3
 8015884:	f000 bd3e 	b.w	8016304 <_dtoa_r+0xb14>
 8015888:	e9dd 6700 	ldrd	r6, r7, [sp]
 801588c:	2200      	movs	r2, #0
 801588e:	2300      	movs	r3, #0
 8015890:	4630      	mov	r0, r6
 8015892:	4639      	mov	r1, r7
 8015894:	f7eb f930 	bl	8000af8 <__aeabi_dcmpeq>
 8015898:	4681      	mov	r9, r0
 801589a:	b168      	cbz	r0, 80158b8 <_dtoa_r+0xc8>
 801589c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801589e:	2301      	movs	r3, #1
 80158a0:	6013      	str	r3, [r2, #0]
 80158a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	f000 8524 	beq.w	80162f2 <_dtoa_r+0xb02>
 80158aa:	4b9a      	ldr	r3, [pc, #616]	; (8015b14 <_dtoa_r+0x324>)
 80158ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80158ae:	f103 3bff 	add.w	fp, r3, #4294967295
 80158b2:	6013      	str	r3, [r2, #0]
 80158b4:	f000 bd28 	b.w	8016308 <_dtoa_r+0xb18>
 80158b8:	aa14      	add	r2, sp, #80	; 0x50
 80158ba:	a915      	add	r1, sp, #84	; 0x54
 80158bc:	ec47 6b10 	vmov	d0, r6, r7
 80158c0:	4620      	mov	r0, r4
 80158c2:	f001 fbf1 	bl	80170a8 <__d2b>
 80158c6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80158ca:	9004      	str	r0, [sp, #16]
 80158cc:	2d00      	cmp	r5, #0
 80158ce:	d07c      	beq.n	80159ca <_dtoa_r+0x1da>
 80158d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80158d4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80158d8:	46b2      	mov	sl, r6
 80158da:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80158de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80158e2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80158e6:	2200      	movs	r2, #0
 80158e8:	4b8b      	ldr	r3, [pc, #556]	; (8015b18 <_dtoa_r+0x328>)
 80158ea:	4650      	mov	r0, sl
 80158ec:	4659      	mov	r1, fp
 80158ee:	f7ea fce3 	bl	80002b8 <__aeabi_dsub>
 80158f2:	a381      	add	r3, pc, #516	; (adr r3, 8015af8 <_dtoa_r+0x308>)
 80158f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158f8:	f7ea fe96 	bl	8000628 <__aeabi_dmul>
 80158fc:	a380      	add	r3, pc, #512	; (adr r3, 8015b00 <_dtoa_r+0x310>)
 80158fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015902:	f7ea fcdb 	bl	80002bc <__adddf3>
 8015906:	4606      	mov	r6, r0
 8015908:	4628      	mov	r0, r5
 801590a:	460f      	mov	r7, r1
 801590c:	f7ea fe22 	bl	8000554 <__aeabi_i2d>
 8015910:	a37d      	add	r3, pc, #500	; (adr r3, 8015b08 <_dtoa_r+0x318>)
 8015912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015916:	f7ea fe87 	bl	8000628 <__aeabi_dmul>
 801591a:	4602      	mov	r2, r0
 801591c:	460b      	mov	r3, r1
 801591e:	4630      	mov	r0, r6
 8015920:	4639      	mov	r1, r7
 8015922:	f7ea fccb 	bl	80002bc <__adddf3>
 8015926:	4606      	mov	r6, r0
 8015928:	460f      	mov	r7, r1
 801592a:	f7eb f92d 	bl	8000b88 <__aeabi_d2iz>
 801592e:	2200      	movs	r2, #0
 8015930:	4682      	mov	sl, r0
 8015932:	2300      	movs	r3, #0
 8015934:	4630      	mov	r0, r6
 8015936:	4639      	mov	r1, r7
 8015938:	f7eb f8e8 	bl	8000b0c <__aeabi_dcmplt>
 801593c:	b148      	cbz	r0, 8015952 <_dtoa_r+0x162>
 801593e:	4650      	mov	r0, sl
 8015940:	f7ea fe08 	bl	8000554 <__aeabi_i2d>
 8015944:	4632      	mov	r2, r6
 8015946:	463b      	mov	r3, r7
 8015948:	f7eb f8d6 	bl	8000af8 <__aeabi_dcmpeq>
 801594c:	b908      	cbnz	r0, 8015952 <_dtoa_r+0x162>
 801594e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015952:	f1ba 0f16 	cmp.w	sl, #22
 8015956:	d859      	bhi.n	8015a0c <_dtoa_r+0x21c>
 8015958:	4970      	ldr	r1, [pc, #448]	; (8015b1c <_dtoa_r+0x32c>)
 801595a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801595e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015962:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015966:	f7eb f8ef 	bl	8000b48 <__aeabi_dcmpgt>
 801596a:	2800      	cmp	r0, #0
 801596c:	d050      	beq.n	8015a10 <_dtoa_r+0x220>
 801596e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015972:	2300      	movs	r3, #0
 8015974:	930f      	str	r3, [sp, #60]	; 0x3c
 8015976:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015978:	1b5d      	subs	r5, r3, r5
 801597a:	f1b5 0801 	subs.w	r8, r5, #1
 801597e:	bf49      	itett	mi
 8015980:	f1c5 0301 	rsbmi	r3, r5, #1
 8015984:	2300      	movpl	r3, #0
 8015986:	9305      	strmi	r3, [sp, #20]
 8015988:	f04f 0800 	movmi.w	r8, #0
 801598c:	bf58      	it	pl
 801598e:	9305      	strpl	r3, [sp, #20]
 8015990:	f1ba 0f00 	cmp.w	sl, #0
 8015994:	db3e      	blt.n	8015a14 <_dtoa_r+0x224>
 8015996:	2300      	movs	r3, #0
 8015998:	44d0      	add	r8, sl
 801599a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801599e:	9307      	str	r3, [sp, #28]
 80159a0:	9b06      	ldr	r3, [sp, #24]
 80159a2:	2b09      	cmp	r3, #9
 80159a4:	f200 8090 	bhi.w	8015ac8 <_dtoa_r+0x2d8>
 80159a8:	2b05      	cmp	r3, #5
 80159aa:	bfc4      	itt	gt
 80159ac:	3b04      	subgt	r3, #4
 80159ae:	9306      	strgt	r3, [sp, #24]
 80159b0:	9b06      	ldr	r3, [sp, #24]
 80159b2:	f1a3 0302 	sub.w	r3, r3, #2
 80159b6:	bfcc      	ite	gt
 80159b8:	2500      	movgt	r5, #0
 80159ba:	2501      	movle	r5, #1
 80159bc:	2b03      	cmp	r3, #3
 80159be:	f200 808f 	bhi.w	8015ae0 <_dtoa_r+0x2f0>
 80159c2:	e8df f003 	tbb	[pc, r3]
 80159c6:	7f7d      	.short	0x7f7d
 80159c8:	7131      	.short	0x7131
 80159ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80159ce:	441d      	add	r5, r3
 80159d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80159d4:	2820      	cmp	r0, #32
 80159d6:	dd13      	ble.n	8015a00 <_dtoa_r+0x210>
 80159d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80159dc:	9b00      	ldr	r3, [sp, #0]
 80159de:	fa08 f800 	lsl.w	r8, r8, r0
 80159e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80159e6:	fa23 f000 	lsr.w	r0, r3, r0
 80159ea:	ea48 0000 	orr.w	r0, r8, r0
 80159ee:	f7ea fda1 	bl	8000534 <__aeabi_ui2d>
 80159f2:	2301      	movs	r3, #1
 80159f4:	4682      	mov	sl, r0
 80159f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80159fa:	3d01      	subs	r5, #1
 80159fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80159fe:	e772      	b.n	80158e6 <_dtoa_r+0xf6>
 8015a00:	9b00      	ldr	r3, [sp, #0]
 8015a02:	f1c0 0020 	rsb	r0, r0, #32
 8015a06:	fa03 f000 	lsl.w	r0, r3, r0
 8015a0a:	e7f0      	b.n	80159ee <_dtoa_r+0x1fe>
 8015a0c:	2301      	movs	r3, #1
 8015a0e:	e7b1      	b.n	8015974 <_dtoa_r+0x184>
 8015a10:	900f      	str	r0, [sp, #60]	; 0x3c
 8015a12:	e7b0      	b.n	8015976 <_dtoa_r+0x186>
 8015a14:	9b05      	ldr	r3, [sp, #20]
 8015a16:	eba3 030a 	sub.w	r3, r3, sl
 8015a1a:	9305      	str	r3, [sp, #20]
 8015a1c:	f1ca 0300 	rsb	r3, sl, #0
 8015a20:	9307      	str	r3, [sp, #28]
 8015a22:	2300      	movs	r3, #0
 8015a24:	930e      	str	r3, [sp, #56]	; 0x38
 8015a26:	e7bb      	b.n	80159a0 <_dtoa_r+0x1b0>
 8015a28:	2301      	movs	r3, #1
 8015a2a:	930a      	str	r3, [sp, #40]	; 0x28
 8015a2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	dd59      	ble.n	8015ae6 <_dtoa_r+0x2f6>
 8015a32:	9302      	str	r3, [sp, #8]
 8015a34:	4699      	mov	r9, r3
 8015a36:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015a38:	2200      	movs	r2, #0
 8015a3a:	6072      	str	r2, [r6, #4]
 8015a3c:	2204      	movs	r2, #4
 8015a3e:	f102 0014 	add.w	r0, r2, #20
 8015a42:	4298      	cmp	r0, r3
 8015a44:	6871      	ldr	r1, [r6, #4]
 8015a46:	d953      	bls.n	8015af0 <_dtoa_r+0x300>
 8015a48:	4620      	mov	r0, r4
 8015a4a:	f000 ffeb 	bl	8016a24 <_Balloc>
 8015a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015a50:	6030      	str	r0, [r6, #0]
 8015a52:	f1b9 0f0e 	cmp.w	r9, #14
 8015a56:	f8d3 b000 	ldr.w	fp, [r3]
 8015a5a:	f200 80e6 	bhi.w	8015c2a <_dtoa_r+0x43a>
 8015a5e:	2d00      	cmp	r5, #0
 8015a60:	f000 80e3 	beq.w	8015c2a <_dtoa_r+0x43a>
 8015a64:	ed9d 7b00 	vldr	d7, [sp]
 8015a68:	f1ba 0f00 	cmp.w	sl, #0
 8015a6c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015a70:	dd74      	ble.n	8015b5c <_dtoa_r+0x36c>
 8015a72:	4a2a      	ldr	r2, [pc, #168]	; (8015b1c <_dtoa_r+0x32c>)
 8015a74:	f00a 030f 	and.w	r3, sl, #15
 8015a78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015a7c:	ed93 7b00 	vldr	d7, [r3]
 8015a80:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015a84:	06f0      	lsls	r0, r6, #27
 8015a86:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015a8a:	d565      	bpl.n	8015b58 <_dtoa_r+0x368>
 8015a8c:	4b24      	ldr	r3, [pc, #144]	; (8015b20 <_dtoa_r+0x330>)
 8015a8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015a92:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015a96:	f7ea fef1 	bl	800087c <__aeabi_ddiv>
 8015a9a:	e9cd 0100 	strd	r0, r1, [sp]
 8015a9e:	f006 060f 	and.w	r6, r6, #15
 8015aa2:	2503      	movs	r5, #3
 8015aa4:	4f1e      	ldr	r7, [pc, #120]	; (8015b20 <_dtoa_r+0x330>)
 8015aa6:	e04c      	b.n	8015b42 <_dtoa_r+0x352>
 8015aa8:	2301      	movs	r3, #1
 8015aaa:	930a      	str	r3, [sp, #40]	; 0x28
 8015aac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015aae:	4453      	add	r3, sl
 8015ab0:	f103 0901 	add.w	r9, r3, #1
 8015ab4:	9302      	str	r3, [sp, #8]
 8015ab6:	464b      	mov	r3, r9
 8015ab8:	2b01      	cmp	r3, #1
 8015aba:	bfb8      	it	lt
 8015abc:	2301      	movlt	r3, #1
 8015abe:	e7ba      	b.n	8015a36 <_dtoa_r+0x246>
 8015ac0:	2300      	movs	r3, #0
 8015ac2:	e7b2      	b.n	8015a2a <_dtoa_r+0x23a>
 8015ac4:	2300      	movs	r3, #0
 8015ac6:	e7f0      	b.n	8015aaa <_dtoa_r+0x2ba>
 8015ac8:	2501      	movs	r5, #1
 8015aca:	2300      	movs	r3, #0
 8015acc:	9306      	str	r3, [sp, #24]
 8015ace:	950a      	str	r5, [sp, #40]	; 0x28
 8015ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8015ad4:	9302      	str	r3, [sp, #8]
 8015ad6:	4699      	mov	r9, r3
 8015ad8:	2200      	movs	r2, #0
 8015ada:	2312      	movs	r3, #18
 8015adc:	920b      	str	r2, [sp, #44]	; 0x2c
 8015ade:	e7aa      	b.n	8015a36 <_dtoa_r+0x246>
 8015ae0:	2301      	movs	r3, #1
 8015ae2:	930a      	str	r3, [sp, #40]	; 0x28
 8015ae4:	e7f4      	b.n	8015ad0 <_dtoa_r+0x2e0>
 8015ae6:	2301      	movs	r3, #1
 8015ae8:	9302      	str	r3, [sp, #8]
 8015aea:	4699      	mov	r9, r3
 8015aec:	461a      	mov	r2, r3
 8015aee:	e7f5      	b.n	8015adc <_dtoa_r+0x2ec>
 8015af0:	3101      	adds	r1, #1
 8015af2:	6071      	str	r1, [r6, #4]
 8015af4:	0052      	lsls	r2, r2, #1
 8015af6:	e7a2      	b.n	8015a3e <_dtoa_r+0x24e>
 8015af8:	636f4361 	.word	0x636f4361
 8015afc:	3fd287a7 	.word	0x3fd287a7
 8015b00:	8b60c8b3 	.word	0x8b60c8b3
 8015b04:	3fc68a28 	.word	0x3fc68a28
 8015b08:	509f79fb 	.word	0x509f79fb
 8015b0c:	3fd34413 	.word	0x3fd34413
 8015b10:	7ff00000 	.word	0x7ff00000
 8015b14:	0801894c 	.word	0x0801894c
 8015b18:	3ff80000 	.word	0x3ff80000
 8015b1c:	08018850 	.word	0x08018850
 8015b20:	08018828 	.word	0x08018828
 8015b24:	080187b1 	.word	0x080187b1
 8015b28:	07f1      	lsls	r1, r6, #31
 8015b2a:	d508      	bpl.n	8015b3e <_dtoa_r+0x34e>
 8015b2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015b30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015b34:	f7ea fd78 	bl	8000628 <__aeabi_dmul>
 8015b38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015b3c:	3501      	adds	r5, #1
 8015b3e:	1076      	asrs	r6, r6, #1
 8015b40:	3708      	adds	r7, #8
 8015b42:	2e00      	cmp	r6, #0
 8015b44:	d1f0      	bne.n	8015b28 <_dtoa_r+0x338>
 8015b46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015b4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015b4e:	f7ea fe95 	bl	800087c <__aeabi_ddiv>
 8015b52:	e9cd 0100 	strd	r0, r1, [sp]
 8015b56:	e01a      	b.n	8015b8e <_dtoa_r+0x39e>
 8015b58:	2502      	movs	r5, #2
 8015b5a:	e7a3      	b.n	8015aa4 <_dtoa_r+0x2b4>
 8015b5c:	f000 80a0 	beq.w	8015ca0 <_dtoa_r+0x4b0>
 8015b60:	f1ca 0600 	rsb	r6, sl, #0
 8015b64:	4b9f      	ldr	r3, [pc, #636]	; (8015de4 <_dtoa_r+0x5f4>)
 8015b66:	4fa0      	ldr	r7, [pc, #640]	; (8015de8 <_dtoa_r+0x5f8>)
 8015b68:	f006 020f 	and.w	r2, r6, #15
 8015b6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015b78:	f7ea fd56 	bl	8000628 <__aeabi_dmul>
 8015b7c:	e9cd 0100 	strd	r0, r1, [sp]
 8015b80:	1136      	asrs	r6, r6, #4
 8015b82:	2300      	movs	r3, #0
 8015b84:	2502      	movs	r5, #2
 8015b86:	2e00      	cmp	r6, #0
 8015b88:	d17f      	bne.n	8015c8a <_dtoa_r+0x49a>
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d1e1      	bne.n	8015b52 <_dtoa_r+0x362>
 8015b8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	f000 8087 	beq.w	8015ca4 <_dtoa_r+0x4b4>
 8015b96:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	4b93      	ldr	r3, [pc, #588]	; (8015dec <_dtoa_r+0x5fc>)
 8015b9e:	4630      	mov	r0, r6
 8015ba0:	4639      	mov	r1, r7
 8015ba2:	f7ea ffb3 	bl	8000b0c <__aeabi_dcmplt>
 8015ba6:	2800      	cmp	r0, #0
 8015ba8:	d07c      	beq.n	8015ca4 <_dtoa_r+0x4b4>
 8015baa:	f1b9 0f00 	cmp.w	r9, #0
 8015bae:	d079      	beq.n	8015ca4 <_dtoa_r+0x4b4>
 8015bb0:	9b02      	ldr	r3, [sp, #8]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	dd35      	ble.n	8015c22 <_dtoa_r+0x432>
 8015bb6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015bba:	9308      	str	r3, [sp, #32]
 8015bbc:	4639      	mov	r1, r7
 8015bbe:	2200      	movs	r2, #0
 8015bc0:	4b8b      	ldr	r3, [pc, #556]	; (8015df0 <_dtoa_r+0x600>)
 8015bc2:	4630      	mov	r0, r6
 8015bc4:	f7ea fd30 	bl	8000628 <__aeabi_dmul>
 8015bc8:	e9cd 0100 	strd	r0, r1, [sp]
 8015bcc:	9f02      	ldr	r7, [sp, #8]
 8015bce:	3501      	adds	r5, #1
 8015bd0:	4628      	mov	r0, r5
 8015bd2:	f7ea fcbf 	bl	8000554 <__aeabi_i2d>
 8015bd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015bda:	f7ea fd25 	bl	8000628 <__aeabi_dmul>
 8015bde:	2200      	movs	r2, #0
 8015be0:	4b84      	ldr	r3, [pc, #528]	; (8015df4 <_dtoa_r+0x604>)
 8015be2:	f7ea fb6b 	bl	80002bc <__adddf3>
 8015be6:	4605      	mov	r5, r0
 8015be8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8015bec:	2f00      	cmp	r7, #0
 8015bee:	d15d      	bne.n	8015cac <_dtoa_r+0x4bc>
 8015bf0:	2200      	movs	r2, #0
 8015bf2:	4b81      	ldr	r3, [pc, #516]	; (8015df8 <_dtoa_r+0x608>)
 8015bf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015bf8:	f7ea fb5e 	bl	80002b8 <__aeabi_dsub>
 8015bfc:	462a      	mov	r2, r5
 8015bfe:	4633      	mov	r3, r6
 8015c00:	e9cd 0100 	strd	r0, r1, [sp]
 8015c04:	f7ea ffa0 	bl	8000b48 <__aeabi_dcmpgt>
 8015c08:	2800      	cmp	r0, #0
 8015c0a:	f040 8288 	bne.w	801611e <_dtoa_r+0x92e>
 8015c0e:	462a      	mov	r2, r5
 8015c10:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8015c14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015c18:	f7ea ff78 	bl	8000b0c <__aeabi_dcmplt>
 8015c1c:	2800      	cmp	r0, #0
 8015c1e:	f040 827c 	bne.w	801611a <_dtoa_r+0x92a>
 8015c22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015c26:	e9cd 2300 	strd	r2, r3, [sp]
 8015c2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	f2c0 8150 	blt.w	8015ed2 <_dtoa_r+0x6e2>
 8015c32:	f1ba 0f0e 	cmp.w	sl, #14
 8015c36:	f300 814c 	bgt.w	8015ed2 <_dtoa_r+0x6e2>
 8015c3a:	4b6a      	ldr	r3, [pc, #424]	; (8015de4 <_dtoa_r+0x5f4>)
 8015c3c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015c40:	ed93 7b00 	vldr	d7, [r3]
 8015c44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015c4c:	f280 80d8 	bge.w	8015e00 <_dtoa_r+0x610>
 8015c50:	f1b9 0f00 	cmp.w	r9, #0
 8015c54:	f300 80d4 	bgt.w	8015e00 <_dtoa_r+0x610>
 8015c58:	f040 825e 	bne.w	8016118 <_dtoa_r+0x928>
 8015c5c:	2200      	movs	r2, #0
 8015c5e:	4b66      	ldr	r3, [pc, #408]	; (8015df8 <_dtoa_r+0x608>)
 8015c60:	ec51 0b17 	vmov	r0, r1, d7
 8015c64:	f7ea fce0 	bl	8000628 <__aeabi_dmul>
 8015c68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c6c:	f7ea ff62 	bl	8000b34 <__aeabi_dcmpge>
 8015c70:	464f      	mov	r7, r9
 8015c72:	464e      	mov	r6, r9
 8015c74:	2800      	cmp	r0, #0
 8015c76:	f040 8234 	bne.w	80160e2 <_dtoa_r+0x8f2>
 8015c7a:	2331      	movs	r3, #49	; 0x31
 8015c7c:	f10b 0501 	add.w	r5, fp, #1
 8015c80:	f88b 3000 	strb.w	r3, [fp]
 8015c84:	f10a 0a01 	add.w	sl, sl, #1
 8015c88:	e22f      	b.n	80160ea <_dtoa_r+0x8fa>
 8015c8a:	07f2      	lsls	r2, r6, #31
 8015c8c:	d505      	bpl.n	8015c9a <_dtoa_r+0x4aa>
 8015c8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015c92:	f7ea fcc9 	bl	8000628 <__aeabi_dmul>
 8015c96:	3501      	adds	r5, #1
 8015c98:	2301      	movs	r3, #1
 8015c9a:	1076      	asrs	r6, r6, #1
 8015c9c:	3708      	adds	r7, #8
 8015c9e:	e772      	b.n	8015b86 <_dtoa_r+0x396>
 8015ca0:	2502      	movs	r5, #2
 8015ca2:	e774      	b.n	8015b8e <_dtoa_r+0x39e>
 8015ca4:	f8cd a020 	str.w	sl, [sp, #32]
 8015ca8:	464f      	mov	r7, r9
 8015caa:	e791      	b.n	8015bd0 <_dtoa_r+0x3e0>
 8015cac:	4b4d      	ldr	r3, [pc, #308]	; (8015de4 <_dtoa_r+0x5f4>)
 8015cae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015cb2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d047      	beq.n	8015d4c <_dtoa_r+0x55c>
 8015cbc:	4602      	mov	r2, r0
 8015cbe:	460b      	mov	r3, r1
 8015cc0:	2000      	movs	r0, #0
 8015cc2:	494e      	ldr	r1, [pc, #312]	; (8015dfc <_dtoa_r+0x60c>)
 8015cc4:	f7ea fdda 	bl	800087c <__aeabi_ddiv>
 8015cc8:	462a      	mov	r2, r5
 8015cca:	4633      	mov	r3, r6
 8015ccc:	f7ea faf4 	bl	80002b8 <__aeabi_dsub>
 8015cd0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015cd4:	465d      	mov	r5, fp
 8015cd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015cda:	f7ea ff55 	bl	8000b88 <__aeabi_d2iz>
 8015cde:	4606      	mov	r6, r0
 8015ce0:	f7ea fc38 	bl	8000554 <__aeabi_i2d>
 8015ce4:	4602      	mov	r2, r0
 8015ce6:	460b      	mov	r3, r1
 8015ce8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015cec:	f7ea fae4 	bl	80002b8 <__aeabi_dsub>
 8015cf0:	3630      	adds	r6, #48	; 0x30
 8015cf2:	f805 6b01 	strb.w	r6, [r5], #1
 8015cf6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015cfa:	e9cd 0100 	strd	r0, r1, [sp]
 8015cfe:	f7ea ff05 	bl	8000b0c <__aeabi_dcmplt>
 8015d02:	2800      	cmp	r0, #0
 8015d04:	d163      	bne.n	8015dce <_dtoa_r+0x5de>
 8015d06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015d0a:	2000      	movs	r0, #0
 8015d0c:	4937      	ldr	r1, [pc, #220]	; (8015dec <_dtoa_r+0x5fc>)
 8015d0e:	f7ea fad3 	bl	80002b8 <__aeabi_dsub>
 8015d12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015d16:	f7ea fef9 	bl	8000b0c <__aeabi_dcmplt>
 8015d1a:	2800      	cmp	r0, #0
 8015d1c:	f040 80b7 	bne.w	8015e8e <_dtoa_r+0x69e>
 8015d20:	eba5 030b 	sub.w	r3, r5, fp
 8015d24:	429f      	cmp	r7, r3
 8015d26:	f77f af7c 	ble.w	8015c22 <_dtoa_r+0x432>
 8015d2a:	2200      	movs	r2, #0
 8015d2c:	4b30      	ldr	r3, [pc, #192]	; (8015df0 <_dtoa_r+0x600>)
 8015d2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015d32:	f7ea fc79 	bl	8000628 <__aeabi_dmul>
 8015d36:	2200      	movs	r2, #0
 8015d38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015d3c:	4b2c      	ldr	r3, [pc, #176]	; (8015df0 <_dtoa_r+0x600>)
 8015d3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015d42:	f7ea fc71 	bl	8000628 <__aeabi_dmul>
 8015d46:	e9cd 0100 	strd	r0, r1, [sp]
 8015d4a:	e7c4      	b.n	8015cd6 <_dtoa_r+0x4e6>
 8015d4c:	462a      	mov	r2, r5
 8015d4e:	4633      	mov	r3, r6
 8015d50:	f7ea fc6a 	bl	8000628 <__aeabi_dmul>
 8015d54:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015d58:	eb0b 0507 	add.w	r5, fp, r7
 8015d5c:	465e      	mov	r6, fp
 8015d5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015d62:	f7ea ff11 	bl	8000b88 <__aeabi_d2iz>
 8015d66:	4607      	mov	r7, r0
 8015d68:	f7ea fbf4 	bl	8000554 <__aeabi_i2d>
 8015d6c:	3730      	adds	r7, #48	; 0x30
 8015d6e:	4602      	mov	r2, r0
 8015d70:	460b      	mov	r3, r1
 8015d72:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015d76:	f7ea fa9f 	bl	80002b8 <__aeabi_dsub>
 8015d7a:	f806 7b01 	strb.w	r7, [r6], #1
 8015d7e:	42ae      	cmp	r6, r5
 8015d80:	e9cd 0100 	strd	r0, r1, [sp]
 8015d84:	f04f 0200 	mov.w	r2, #0
 8015d88:	d126      	bne.n	8015dd8 <_dtoa_r+0x5e8>
 8015d8a:	4b1c      	ldr	r3, [pc, #112]	; (8015dfc <_dtoa_r+0x60c>)
 8015d8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015d90:	f7ea fa94 	bl	80002bc <__adddf3>
 8015d94:	4602      	mov	r2, r0
 8015d96:	460b      	mov	r3, r1
 8015d98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015d9c:	f7ea fed4 	bl	8000b48 <__aeabi_dcmpgt>
 8015da0:	2800      	cmp	r0, #0
 8015da2:	d174      	bne.n	8015e8e <_dtoa_r+0x69e>
 8015da4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015da8:	2000      	movs	r0, #0
 8015daa:	4914      	ldr	r1, [pc, #80]	; (8015dfc <_dtoa_r+0x60c>)
 8015dac:	f7ea fa84 	bl	80002b8 <__aeabi_dsub>
 8015db0:	4602      	mov	r2, r0
 8015db2:	460b      	mov	r3, r1
 8015db4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015db8:	f7ea fea8 	bl	8000b0c <__aeabi_dcmplt>
 8015dbc:	2800      	cmp	r0, #0
 8015dbe:	f43f af30 	beq.w	8015c22 <_dtoa_r+0x432>
 8015dc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015dc6:	2b30      	cmp	r3, #48	; 0x30
 8015dc8:	f105 32ff 	add.w	r2, r5, #4294967295
 8015dcc:	d002      	beq.n	8015dd4 <_dtoa_r+0x5e4>
 8015dce:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015dd2:	e04a      	b.n	8015e6a <_dtoa_r+0x67a>
 8015dd4:	4615      	mov	r5, r2
 8015dd6:	e7f4      	b.n	8015dc2 <_dtoa_r+0x5d2>
 8015dd8:	4b05      	ldr	r3, [pc, #20]	; (8015df0 <_dtoa_r+0x600>)
 8015dda:	f7ea fc25 	bl	8000628 <__aeabi_dmul>
 8015dde:	e9cd 0100 	strd	r0, r1, [sp]
 8015de2:	e7bc      	b.n	8015d5e <_dtoa_r+0x56e>
 8015de4:	08018850 	.word	0x08018850
 8015de8:	08018828 	.word	0x08018828
 8015dec:	3ff00000 	.word	0x3ff00000
 8015df0:	40240000 	.word	0x40240000
 8015df4:	401c0000 	.word	0x401c0000
 8015df8:	40140000 	.word	0x40140000
 8015dfc:	3fe00000 	.word	0x3fe00000
 8015e00:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015e04:	465d      	mov	r5, fp
 8015e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015e0a:	4630      	mov	r0, r6
 8015e0c:	4639      	mov	r1, r7
 8015e0e:	f7ea fd35 	bl	800087c <__aeabi_ddiv>
 8015e12:	f7ea feb9 	bl	8000b88 <__aeabi_d2iz>
 8015e16:	4680      	mov	r8, r0
 8015e18:	f7ea fb9c 	bl	8000554 <__aeabi_i2d>
 8015e1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015e20:	f7ea fc02 	bl	8000628 <__aeabi_dmul>
 8015e24:	4602      	mov	r2, r0
 8015e26:	460b      	mov	r3, r1
 8015e28:	4630      	mov	r0, r6
 8015e2a:	4639      	mov	r1, r7
 8015e2c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015e30:	f7ea fa42 	bl	80002b8 <__aeabi_dsub>
 8015e34:	f805 6b01 	strb.w	r6, [r5], #1
 8015e38:	eba5 060b 	sub.w	r6, r5, fp
 8015e3c:	45b1      	cmp	r9, r6
 8015e3e:	4602      	mov	r2, r0
 8015e40:	460b      	mov	r3, r1
 8015e42:	d139      	bne.n	8015eb8 <_dtoa_r+0x6c8>
 8015e44:	f7ea fa3a 	bl	80002bc <__adddf3>
 8015e48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015e4c:	4606      	mov	r6, r0
 8015e4e:	460f      	mov	r7, r1
 8015e50:	f7ea fe7a 	bl	8000b48 <__aeabi_dcmpgt>
 8015e54:	b9c8      	cbnz	r0, 8015e8a <_dtoa_r+0x69a>
 8015e56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015e5a:	4630      	mov	r0, r6
 8015e5c:	4639      	mov	r1, r7
 8015e5e:	f7ea fe4b 	bl	8000af8 <__aeabi_dcmpeq>
 8015e62:	b110      	cbz	r0, 8015e6a <_dtoa_r+0x67a>
 8015e64:	f018 0f01 	tst.w	r8, #1
 8015e68:	d10f      	bne.n	8015e8a <_dtoa_r+0x69a>
 8015e6a:	9904      	ldr	r1, [sp, #16]
 8015e6c:	4620      	mov	r0, r4
 8015e6e:	f000 fe0d 	bl	8016a8c <_Bfree>
 8015e72:	2300      	movs	r3, #0
 8015e74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015e76:	702b      	strb	r3, [r5, #0]
 8015e78:	f10a 0301 	add.w	r3, sl, #1
 8015e7c:	6013      	str	r3, [r2, #0]
 8015e7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	f000 8241 	beq.w	8016308 <_dtoa_r+0xb18>
 8015e86:	601d      	str	r5, [r3, #0]
 8015e88:	e23e      	b.n	8016308 <_dtoa_r+0xb18>
 8015e8a:	f8cd a020 	str.w	sl, [sp, #32]
 8015e8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015e92:	2a39      	cmp	r2, #57	; 0x39
 8015e94:	f105 33ff 	add.w	r3, r5, #4294967295
 8015e98:	d108      	bne.n	8015eac <_dtoa_r+0x6bc>
 8015e9a:	459b      	cmp	fp, r3
 8015e9c:	d10a      	bne.n	8015eb4 <_dtoa_r+0x6c4>
 8015e9e:	9b08      	ldr	r3, [sp, #32]
 8015ea0:	3301      	adds	r3, #1
 8015ea2:	9308      	str	r3, [sp, #32]
 8015ea4:	2330      	movs	r3, #48	; 0x30
 8015ea6:	f88b 3000 	strb.w	r3, [fp]
 8015eaa:	465b      	mov	r3, fp
 8015eac:	781a      	ldrb	r2, [r3, #0]
 8015eae:	3201      	adds	r2, #1
 8015eb0:	701a      	strb	r2, [r3, #0]
 8015eb2:	e78c      	b.n	8015dce <_dtoa_r+0x5de>
 8015eb4:	461d      	mov	r5, r3
 8015eb6:	e7ea      	b.n	8015e8e <_dtoa_r+0x69e>
 8015eb8:	2200      	movs	r2, #0
 8015eba:	4b9b      	ldr	r3, [pc, #620]	; (8016128 <_dtoa_r+0x938>)
 8015ebc:	f7ea fbb4 	bl	8000628 <__aeabi_dmul>
 8015ec0:	2200      	movs	r2, #0
 8015ec2:	2300      	movs	r3, #0
 8015ec4:	4606      	mov	r6, r0
 8015ec6:	460f      	mov	r7, r1
 8015ec8:	f7ea fe16 	bl	8000af8 <__aeabi_dcmpeq>
 8015ecc:	2800      	cmp	r0, #0
 8015ece:	d09a      	beq.n	8015e06 <_dtoa_r+0x616>
 8015ed0:	e7cb      	b.n	8015e6a <_dtoa_r+0x67a>
 8015ed2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015ed4:	2a00      	cmp	r2, #0
 8015ed6:	f000 808b 	beq.w	8015ff0 <_dtoa_r+0x800>
 8015eda:	9a06      	ldr	r2, [sp, #24]
 8015edc:	2a01      	cmp	r2, #1
 8015ede:	dc6e      	bgt.n	8015fbe <_dtoa_r+0x7ce>
 8015ee0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015ee2:	2a00      	cmp	r2, #0
 8015ee4:	d067      	beq.n	8015fb6 <_dtoa_r+0x7c6>
 8015ee6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015eea:	9f07      	ldr	r7, [sp, #28]
 8015eec:	9d05      	ldr	r5, [sp, #20]
 8015eee:	9a05      	ldr	r2, [sp, #20]
 8015ef0:	2101      	movs	r1, #1
 8015ef2:	441a      	add	r2, r3
 8015ef4:	4620      	mov	r0, r4
 8015ef6:	9205      	str	r2, [sp, #20]
 8015ef8:	4498      	add	r8, r3
 8015efa:	f000 fea5 	bl	8016c48 <__i2b>
 8015efe:	4606      	mov	r6, r0
 8015f00:	2d00      	cmp	r5, #0
 8015f02:	dd0c      	ble.n	8015f1e <_dtoa_r+0x72e>
 8015f04:	f1b8 0f00 	cmp.w	r8, #0
 8015f08:	dd09      	ble.n	8015f1e <_dtoa_r+0x72e>
 8015f0a:	4545      	cmp	r5, r8
 8015f0c:	9a05      	ldr	r2, [sp, #20]
 8015f0e:	462b      	mov	r3, r5
 8015f10:	bfa8      	it	ge
 8015f12:	4643      	movge	r3, r8
 8015f14:	1ad2      	subs	r2, r2, r3
 8015f16:	9205      	str	r2, [sp, #20]
 8015f18:	1aed      	subs	r5, r5, r3
 8015f1a:	eba8 0803 	sub.w	r8, r8, r3
 8015f1e:	9b07      	ldr	r3, [sp, #28]
 8015f20:	b1eb      	cbz	r3, 8015f5e <_dtoa_r+0x76e>
 8015f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d067      	beq.n	8015ff8 <_dtoa_r+0x808>
 8015f28:	b18f      	cbz	r7, 8015f4e <_dtoa_r+0x75e>
 8015f2a:	4631      	mov	r1, r6
 8015f2c:	463a      	mov	r2, r7
 8015f2e:	4620      	mov	r0, r4
 8015f30:	f000 ff2a 	bl	8016d88 <__pow5mult>
 8015f34:	9a04      	ldr	r2, [sp, #16]
 8015f36:	4601      	mov	r1, r0
 8015f38:	4606      	mov	r6, r0
 8015f3a:	4620      	mov	r0, r4
 8015f3c:	f000 fe8d 	bl	8016c5a <__multiply>
 8015f40:	9904      	ldr	r1, [sp, #16]
 8015f42:	9008      	str	r0, [sp, #32]
 8015f44:	4620      	mov	r0, r4
 8015f46:	f000 fda1 	bl	8016a8c <_Bfree>
 8015f4a:	9b08      	ldr	r3, [sp, #32]
 8015f4c:	9304      	str	r3, [sp, #16]
 8015f4e:	9b07      	ldr	r3, [sp, #28]
 8015f50:	1bda      	subs	r2, r3, r7
 8015f52:	d004      	beq.n	8015f5e <_dtoa_r+0x76e>
 8015f54:	9904      	ldr	r1, [sp, #16]
 8015f56:	4620      	mov	r0, r4
 8015f58:	f000 ff16 	bl	8016d88 <__pow5mult>
 8015f5c:	9004      	str	r0, [sp, #16]
 8015f5e:	2101      	movs	r1, #1
 8015f60:	4620      	mov	r0, r4
 8015f62:	f000 fe71 	bl	8016c48 <__i2b>
 8015f66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015f68:	4607      	mov	r7, r0
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	f000 81d0 	beq.w	8016310 <_dtoa_r+0xb20>
 8015f70:	461a      	mov	r2, r3
 8015f72:	4601      	mov	r1, r0
 8015f74:	4620      	mov	r0, r4
 8015f76:	f000 ff07 	bl	8016d88 <__pow5mult>
 8015f7a:	9b06      	ldr	r3, [sp, #24]
 8015f7c:	2b01      	cmp	r3, #1
 8015f7e:	4607      	mov	r7, r0
 8015f80:	dc40      	bgt.n	8016004 <_dtoa_r+0x814>
 8015f82:	9b00      	ldr	r3, [sp, #0]
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d139      	bne.n	8015ffc <_dtoa_r+0x80c>
 8015f88:	9b01      	ldr	r3, [sp, #4]
 8015f8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d136      	bne.n	8016000 <_dtoa_r+0x810>
 8015f92:	9b01      	ldr	r3, [sp, #4]
 8015f94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015f98:	0d1b      	lsrs	r3, r3, #20
 8015f9a:	051b      	lsls	r3, r3, #20
 8015f9c:	b12b      	cbz	r3, 8015faa <_dtoa_r+0x7ba>
 8015f9e:	9b05      	ldr	r3, [sp, #20]
 8015fa0:	3301      	adds	r3, #1
 8015fa2:	9305      	str	r3, [sp, #20]
 8015fa4:	f108 0801 	add.w	r8, r8, #1
 8015fa8:	2301      	movs	r3, #1
 8015faa:	9307      	str	r3, [sp, #28]
 8015fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d12a      	bne.n	8016008 <_dtoa_r+0x818>
 8015fb2:	2001      	movs	r0, #1
 8015fb4:	e030      	b.n	8016018 <_dtoa_r+0x828>
 8015fb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015fb8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015fbc:	e795      	b.n	8015eea <_dtoa_r+0x6fa>
 8015fbe:	9b07      	ldr	r3, [sp, #28]
 8015fc0:	f109 37ff 	add.w	r7, r9, #4294967295
 8015fc4:	42bb      	cmp	r3, r7
 8015fc6:	bfbf      	itttt	lt
 8015fc8:	9b07      	ldrlt	r3, [sp, #28]
 8015fca:	9707      	strlt	r7, [sp, #28]
 8015fcc:	1afa      	sublt	r2, r7, r3
 8015fce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015fd0:	bfbb      	ittet	lt
 8015fd2:	189b      	addlt	r3, r3, r2
 8015fd4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015fd6:	1bdf      	subge	r7, r3, r7
 8015fd8:	2700      	movlt	r7, #0
 8015fda:	f1b9 0f00 	cmp.w	r9, #0
 8015fde:	bfb5      	itete	lt
 8015fe0:	9b05      	ldrlt	r3, [sp, #20]
 8015fe2:	9d05      	ldrge	r5, [sp, #20]
 8015fe4:	eba3 0509 	sublt.w	r5, r3, r9
 8015fe8:	464b      	movge	r3, r9
 8015fea:	bfb8      	it	lt
 8015fec:	2300      	movlt	r3, #0
 8015fee:	e77e      	b.n	8015eee <_dtoa_r+0x6fe>
 8015ff0:	9f07      	ldr	r7, [sp, #28]
 8015ff2:	9d05      	ldr	r5, [sp, #20]
 8015ff4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8015ff6:	e783      	b.n	8015f00 <_dtoa_r+0x710>
 8015ff8:	9a07      	ldr	r2, [sp, #28]
 8015ffa:	e7ab      	b.n	8015f54 <_dtoa_r+0x764>
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	e7d4      	b.n	8015faa <_dtoa_r+0x7ba>
 8016000:	9b00      	ldr	r3, [sp, #0]
 8016002:	e7d2      	b.n	8015faa <_dtoa_r+0x7ba>
 8016004:	2300      	movs	r3, #0
 8016006:	9307      	str	r3, [sp, #28]
 8016008:	693b      	ldr	r3, [r7, #16]
 801600a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801600e:	6918      	ldr	r0, [r3, #16]
 8016010:	f000 fdcc 	bl	8016bac <__hi0bits>
 8016014:	f1c0 0020 	rsb	r0, r0, #32
 8016018:	4440      	add	r0, r8
 801601a:	f010 001f 	ands.w	r0, r0, #31
 801601e:	d047      	beq.n	80160b0 <_dtoa_r+0x8c0>
 8016020:	f1c0 0320 	rsb	r3, r0, #32
 8016024:	2b04      	cmp	r3, #4
 8016026:	dd3b      	ble.n	80160a0 <_dtoa_r+0x8b0>
 8016028:	9b05      	ldr	r3, [sp, #20]
 801602a:	f1c0 001c 	rsb	r0, r0, #28
 801602e:	4403      	add	r3, r0
 8016030:	9305      	str	r3, [sp, #20]
 8016032:	4405      	add	r5, r0
 8016034:	4480      	add	r8, r0
 8016036:	9b05      	ldr	r3, [sp, #20]
 8016038:	2b00      	cmp	r3, #0
 801603a:	dd05      	ble.n	8016048 <_dtoa_r+0x858>
 801603c:	461a      	mov	r2, r3
 801603e:	9904      	ldr	r1, [sp, #16]
 8016040:	4620      	mov	r0, r4
 8016042:	f000 feef 	bl	8016e24 <__lshift>
 8016046:	9004      	str	r0, [sp, #16]
 8016048:	f1b8 0f00 	cmp.w	r8, #0
 801604c:	dd05      	ble.n	801605a <_dtoa_r+0x86a>
 801604e:	4639      	mov	r1, r7
 8016050:	4642      	mov	r2, r8
 8016052:	4620      	mov	r0, r4
 8016054:	f000 fee6 	bl	8016e24 <__lshift>
 8016058:	4607      	mov	r7, r0
 801605a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801605c:	b353      	cbz	r3, 80160b4 <_dtoa_r+0x8c4>
 801605e:	4639      	mov	r1, r7
 8016060:	9804      	ldr	r0, [sp, #16]
 8016062:	f000 ff33 	bl	8016ecc <__mcmp>
 8016066:	2800      	cmp	r0, #0
 8016068:	da24      	bge.n	80160b4 <_dtoa_r+0x8c4>
 801606a:	2300      	movs	r3, #0
 801606c:	220a      	movs	r2, #10
 801606e:	9904      	ldr	r1, [sp, #16]
 8016070:	4620      	mov	r0, r4
 8016072:	f000 fd22 	bl	8016aba <__multadd>
 8016076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016078:	9004      	str	r0, [sp, #16]
 801607a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801607e:	2b00      	cmp	r3, #0
 8016080:	f000 814d 	beq.w	801631e <_dtoa_r+0xb2e>
 8016084:	2300      	movs	r3, #0
 8016086:	4631      	mov	r1, r6
 8016088:	220a      	movs	r2, #10
 801608a:	4620      	mov	r0, r4
 801608c:	f000 fd15 	bl	8016aba <__multadd>
 8016090:	9b02      	ldr	r3, [sp, #8]
 8016092:	2b00      	cmp	r3, #0
 8016094:	4606      	mov	r6, r0
 8016096:	dc4f      	bgt.n	8016138 <_dtoa_r+0x948>
 8016098:	9b06      	ldr	r3, [sp, #24]
 801609a:	2b02      	cmp	r3, #2
 801609c:	dd4c      	ble.n	8016138 <_dtoa_r+0x948>
 801609e:	e011      	b.n	80160c4 <_dtoa_r+0x8d4>
 80160a0:	d0c9      	beq.n	8016036 <_dtoa_r+0x846>
 80160a2:	9a05      	ldr	r2, [sp, #20]
 80160a4:	331c      	adds	r3, #28
 80160a6:	441a      	add	r2, r3
 80160a8:	9205      	str	r2, [sp, #20]
 80160aa:	441d      	add	r5, r3
 80160ac:	4498      	add	r8, r3
 80160ae:	e7c2      	b.n	8016036 <_dtoa_r+0x846>
 80160b0:	4603      	mov	r3, r0
 80160b2:	e7f6      	b.n	80160a2 <_dtoa_r+0x8b2>
 80160b4:	f1b9 0f00 	cmp.w	r9, #0
 80160b8:	dc38      	bgt.n	801612c <_dtoa_r+0x93c>
 80160ba:	9b06      	ldr	r3, [sp, #24]
 80160bc:	2b02      	cmp	r3, #2
 80160be:	dd35      	ble.n	801612c <_dtoa_r+0x93c>
 80160c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80160c4:	9b02      	ldr	r3, [sp, #8]
 80160c6:	b963      	cbnz	r3, 80160e2 <_dtoa_r+0x8f2>
 80160c8:	4639      	mov	r1, r7
 80160ca:	2205      	movs	r2, #5
 80160cc:	4620      	mov	r0, r4
 80160ce:	f000 fcf4 	bl	8016aba <__multadd>
 80160d2:	4601      	mov	r1, r0
 80160d4:	4607      	mov	r7, r0
 80160d6:	9804      	ldr	r0, [sp, #16]
 80160d8:	f000 fef8 	bl	8016ecc <__mcmp>
 80160dc:	2800      	cmp	r0, #0
 80160de:	f73f adcc 	bgt.w	8015c7a <_dtoa_r+0x48a>
 80160e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80160e4:	465d      	mov	r5, fp
 80160e6:	ea6f 0a03 	mvn.w	sl, r3
 80160ea:	f04f 0900 	mov.w	r9, #0
 80160ee:	4639      	mov	r1, r7
 80160f0:	4620      	mov	r0, r4
 80160f2:	f000 fccb 	bl	8016a8c <_Bfree>
 80160f6:	2e00      	cmp	r6, #0
 80160f8:	f43f aeb7 	beq.w	8015e6a <_dtoa_r+0x67a>
 80160fc:	f1b9 0f00 	cmp.w	r9, #0
 8016100:	d005      	beq.n	801610e <_dtoa_r+0x91e>
 8016102:	45b1      	cmp	r9, r6
 8016104:	d003      	beq.n	801610e <_dtoa_r+0x91e>
 8016106:	4649      	mov	r1, r9
 8016108:	4620      	mov	r0, r4
 801610a:	f000 fcbf 	bl	8016a8c <_Bfree>
 801610e:	4631      	mov	r1, r6
 8016110:	4620      	mov	r0, r4
 8016112:	f000 fcbb 	bl	8016a8c <_Bfree>
 8016116:	e6a8      	b.n	8015e6a <_dtoa_r+0x67a>
 8016118:	2700      	movs	r7, #0
 801611a:	463e      	mov	r6, r7
 801611c:	e7e1      	b.n	80160e2 <_dtoa_r+0x8f2>
 801611e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016122:	463e      	mov	r6, r7
 8016124:	e5a9      	b.n	8015c7a <_dtoa_r+0x48a>
 8016126:	bf00      	nop
 8016128:	40240000 	.word	0x40240000
 801612c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801612e:	f8cd 9008 	str.w	r9, [sp, #8]
 8016132:	2b00      	cmp	r3, #0
 8016134:	f000 80fa 	beq.w	801632c <_dtoa_r+0xb3c>
 8016138:	2d00      	cmp	r5, #0
 801613a:	dd05      	ble.n	8016148 <_dtoa_r+0x958>
 801613c:	4631      	mov	r1, r6
 801613e:	462a      	mov	r2, r5
 8016140:	4620      	mov	r0, r4
 8016142:	f000 fe6f 	bl	8016e24 <__lshift>
 8016146:	4606      	mov	r6, r0
 8016148:	9b07      	ldr	r3, [sp, #28]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d04c      	beq.n	80161e8 <_dtoa_r+0x9f8>
 801614e:	6871      	ldr	r1, [r6, #4]
 8016150:	4620      	mov	r0, r4
 8016152:	f000 fc67 	bl	8016a24 <_Balloc>
 8016156:	6932      	ldr	r2, [r6, #16]
 8016158:	3202      	adds	r2, #2
 801615a:	4605      	mov	r5, r0
 801615c:	0092      	lsls	r2, r2, #2
 801615e:	f106 010c 	add.w	r1, r6, #12
 8016162:	300c      	adds	r0, #12
 8016164:	f7fd fd08 	bl	8013b78 <memcpy>
 8016168:	2201      	movs	r2, #1
 801616a:	4629      	mov	r1, r5
 801616c:	4620      	mov	r0, r4
 801616e:	f000 fe59 	bl	8016e24 <__lshift>
 8016172:	9b00      	ldr	r3, [sp, #0]
 8016174:	f8cd b014 	str.w	fp, [sp, #20]
 8016178:	f003 0301 	and.w	r3, r3, #1
 801617c:	46b1      	mov	r9, r6
 801617e:	9307      	str	r3, [sp, #28]
 8016180:	4606      	mov	r6, r0
 8016182:	4639      	mov	r1, r7
 8016184:	9804      	ldr	r0, [sp, #16]
 8016186:	f7ff faa5 	bl	80156d4 <quorem>
 801618a:	4649      	mov	r1, r9
 801618c:	4605      	mov	r5, r0
 801618e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016192:	9804      	ldr	r0, [sp, #16]
 8016194:	f000 fe9a 	bl	8016ecc <__mcmp>
 8016198:	4632      	mov	r2, r6
 801619a:	9000      	str	r0, [sp, #0]
 801619c:	4639      	mov	r1, r7
 801619e:	4620      	mov	r0, r4
 80161a0:	f000 feae 	bl	8016f00 <__mdiff>
 80161a4:	68c3      	ldr	r3, [r0, #12]
 80161a6:	4602      	mov	r2, r0
 80161a8:	bb03      	cbnz	r3, 80161ec <_dtoa_r+0x9fc>
 80161aa:	4601      	mov	r1, r0
 80161ac:	9008      	str	r0, [sp, #32]
 80161ae:	9804      	ldr	r0, [sp, #16]
 80161b0:	f000 fe8c 	bl	8016ecc <__mcmp>
 80161b4:	9a08      	ldr	r2, [sp, #32]
 80161b6:	4603      	mov	r3, r0
 80161b8:	4611      	mov	r1, r2
 80161ba:	4620      	mov	r0, r4
 80161bc:	9308      	str	r3, [sp, #32]
 80161be:	f000 fc65 	bl	8016a8c <_Bfree>
 80161c2:	9b08      	ldr	r3, [sp, #32]
 80161c4:	b9a3      	cbnz	r3, 80161f0 <_dtoa_r+0xa00>
 80161c6:	9a06      	ldr	r2, [sp, #24]
 80161c8:	b992      	cbnz	r2, 80161f0 <_dtoa_r+0xa00>
 80161ca:	9a07      	ldr	r2, [sp, #28]
 80161cc:	b982      	cbnz	r2, 80161f0 <_dtoa_r+0xa00>
 80161ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80161d2:	d029      	beq.n	8016228 <_dtoa_r+0xa38>
 80161d4:	9b00      	ldr	r3, [sp, #0]
 80161d6:	2b00      	cmp	r3, #0
 80161d8:	dd01      	ble.n	80161de <_dtoa_r+0x9ee>
 80161da:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80161de:	9b05      	ldr	r3, [sp, #20]
 80161e0:	1c5d      	adds	r5, r3, #1
 80161e2:	f883 8000 	strb.w	r8, [r3]
 80161e6:	e782      	b.n	80160ee <_dtoa_r+0x8fe>
 80161e8:	4630      	mov	r0, r6
 80161ea:	e7c2      	b.n	8016172 <_dtoa_r+0x982>
 80161ec:	2301      	movs	r3, #1
 80161ee:	e7e3      	b.n	80161b8 <_dtoa_r+0x9c8>
 80161f0:	9a00      	ldr	r2, [sp, #0]
 80161f2:	2a00      	cmp	r2, #0
 80161f4:	db04      	blt.n	8016200 <_dtoa_r+0xa10>
 80161f6:	d125      	bne.n	8016244 <_dtoa_r+0xa54>
 80161f8:	9a06      	ldr	r2, [sp, #24]
 80161fa:	bb1a      	cbnz	r2, 8016244 <_dtoa_r+0xa54>
 80161fc:	9a07      	ldr	r2, [sp, #28]
 80161fe:	bb0a      	cbnz	r2, 8016244 <_dtoa_r+0xa54>
 8016200:	2b00      	cmp	r3, #0
 8016202:	ddec      	ble.n	80161de <_dtoa_r+0x9ee>
 8016204:	2201      	movs	r2, #1
 8016206:	9904      	ldr	r1, [sp, #16]
 8016208:	4620      	mov	r0, r4
 801620a:	f000 fe0b 	bl	8016e24 <__lshift>
 801620e:	4639      	mov	r1, r7
 8016210:	9004      	str	r0, [sp, #16]
 8016212:	f000 fe5b 	bl	8016ecc <__mcmp>
 8016216:	2800      	cmp	r0, #0
 8016218:	dc03      	bgt.n	8016222 <_dtoa_r+0xa32>
 801621a:	d1e0      	bne.n	80161de <_dtoa_r+0x9ee>
 801621c:	f018 0f01 	tst.w	r8, #1
 8016220:	d0dd      	beq.n	80161de <_dtoa_r+0x9ee>
 8016222:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016226:	d1d8      	bne.n	80161da <_dtoa_r+0x9ea>
 8016228:	9b05      	ldr	r3, [sp, #20]
 801622a:	9a05      	ldr	r2, [sp, #20]
 801622c:	1c5d      	adds	r5, r3, #1
 801622e:	2339      	movs	r3, #57	; 0x39
 8016230:	7013      	strb	r3, [r2, #0]
 8016232:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016236:	2b39      	cmp	r3, #57	; 0x39
 8016238:	f105 32ff 	add.w	r2, r5, #4294967295
 801623c:	d04f      	beq.n	80162de <_dtoa_r+0xaee>
 801623e:	3301      	adds	r3, #1
 8016240:	7013      	strb	r3, [r2, #0]
 8016242:	e754      	b.n	80160ee <_dtoa_r+0x8fe>
 8016244:	9a05      	ldr	r2, [sp, #20]
 8016246:	2b00      	cmp	r3, #0
 8016248:	f102 0501 	add.w	r5, r2, #1
 801624c:	dd06      	ble.n	801625c <_dtoa_r+0xa6c>
 801624e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016252:	d0e9      	beq.n	8016228 <_dtoa_r+0xa38>
 8016254:	f108 0801 	add.w	r8, r8, #1
 8016258:	9b05      	ldr	r3, [sp, #20]
 801625a:	e7c2      	b.n	80161e2 <_dtoa_r+0x9f2>
 801625c:	9a02      	ldr	r2, [sp, #8]
 801625e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016262:	eba5 030b 	sub.w	r3, r5, fp
 8016266:	4293      	cmp	r3, r2
 8016268:	d021      	beq.n	80162ae <_dtoa_r+0xabe>
 801626a:	2300      	movs	r3, #0
 801626c:	220a      	movs	r2, #10
 801626e:	9904      	ldr	r1, [sp, #16]
 8016270:	4620      	mov	r0, r4
 8016272:	f000 fc22 	bl	8016aba <__multadd>
 8016276:	45b1      	cmp	r9, r6
 8016278:	9004      	str	r0, [sp, #16]
 801627a:	f04f 0300 	mov.w	r3, #0
 801627e:	f04f 020a 	mov.w	r2, #10
 8016282:	4649      	mov	r1, r9
 8016284:	4620      	mov	r0, r4
 8016286:	d105      	bne.n	8016294 <_dtoa_r+0xaa4>
 8016288:	f000 fc17 	bl	8016aba <__multadd>
 801628c:	4681      	mov	r9, r0
 801628e:	4606      	mov	r6, r0
 8016290:	9505      	str	r5, [sp, #20]
 8016292:	e776      	b.n	8016182 <_dtoa_r+0x992>
 8016294:	f000 fc11 	bl	8016aba <__multadd>
 8016298:	4631      	mov	r1, r6
 801629a:	4681      	mov	r9, r0
 801629c:	2300      	movs	r3, #0
 801629e:	220a      	movs	r2, #10
 80162a0:	4620      	mov	r0, r4
 80162a2:	f000 fc0a 	bl	8016aba <__multadd>
 80162a6:	4606      	mov	r6, r0
 80162a8:	e7f2      	b.n	8016290 <_dtoa_r+0xaa0>
 80162aa:	f04f 0900 	mov.w	r9, #0
 80162ae:	2201      	movs	r2, #1
 80162b0:	9904      	ldr	r1, [sp, #16]
 80162b2:	4620      	mov	r0, r4
 80162b4:	f000 fdb6 	bl	8016e24 <__lshift>
 80162b8:	4639      	mov	r1, r7
 80162ba:	9004      	str	r0, [sp, #16]
 80162bc:	f000 fe06 	bl	8016ecc <__mcmp>
 80162c0:	2800      	cmp	r0, #0
 80162c2:	dcb6      	bgt.n	8016232 <_dtoa_r+0xa42>
 80162c4:	d102      	bne.n	80162cc <_dtoa_r+0xadc>
 80162c6:	f018 0f01 	tst.w	r8, #1
 80162ca:	d1b2      	bne.n	8016232 <_dtoa_r+0xa42>
 80162cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80162d0:	2b30      	cmp	r3, #48	; 0x30
 80162d2:	f105 32ff 	add.w	r2, r5, #4294967295
 80162d6:	f47f af0a 	bne.w	80160ee <_dtoa_r+0x8fe>
 80162da:	4615      	mov	r5, r2
 80162dc:	e7f6      	b.n	80162cc <_dtoa_r+0xadc>
 80162de:	4593      	cmp	fp, r2
 80162e0:	d105      	bne.n	80162ee <_dtoa_r+0xafe>
 80162e2:	2331      	movs	r3, #49	; 0x31
 80162e4:	f10a 0a01 	add.w	sl, sl, #1
 80162e8:	f88b 3000 	strb.w	r3, [fp]
 80162ec:	e6ff      	b.n	80160ee <_dtoa_r+0x8fe>
 80162ee:	4615      	mov	r5, r2
 80162f0:	e79f      	b.n	8016232 <_dtoa_r+0xa42>
 80162f2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8016358 <_dtoa_r+0xb68>
 80162f6:	e007      	b.n	8016308 <_dtoa_r+0xb18>
 80162f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80162fa:	f8df b060 	ldr.w	fp, [pc, #96]	; 801635c <_dtoa_r+0xb6c>
 80162fe:	b11b      	cbz	r3, 8016308 <_dtoa_r+0xb18>
 8016300:	f10b 0308 	add.w	r3, fp, #8
 8016304:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016306:	6013      	str	r3, [r2, #0]
 8016308:	4658      	mov	r0, fp
 801630a:	b017      	add	sp, #92	; 0x5c
 801630c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016310:	9b06      	ldr	r3, [sp, #24]
 8016312:	2b01      	cmp	r3, #1
 8016314:	f77f ae35 	ble.w	8015f82 <_dtoa_r+0x792>
 8016318:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801631a:	9307      	str	r3, [sp, #28]
 801631c:	e649      	b.n	8015fb2 <_dtoa_r+0x7c2>
 801631e:	9b02      	ldr	r3, [sp, #8]
 8016320:	2b00      	cmp	r3, #0
 8016322:	dc03      	bgt.n	801632c <_dtoa_r+0xb3c>
 8016324:	9b06      	ldr	r3, [sp, #24]
 8016326:	2b02      	cmp	r3, #2
 8016328:	f73f aecc 	bgt.w	80160c4 <_dtoa_r+0x8d4>
 801632c:	465d      	mov	r5, fp
 801632e:	4639      	mov	r1, r7
 8016330:	9804      	ldr	r0, [sp, #16]
 8016332:	f7ff f9cf 	bl	80156d4 <quorem>
 8016336:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801633a:	f805 8b01 	strb.w	r8, [r5], #1
 801633e:	9a02      	ldr	r2, [sp, #8]
 8016340:	eba5 030b 	sub.w	r3, r5, fp
 8016344:	429a      	cmp	r2, r3
 8016346:	ddb0      	ble.n	80162aa <_dtoa_r+0xaba>
 8016348:	2300      	movs	r3, #0
 801634a:	220a      	movs	r2, #10
 801634c:	9904      	ldr	r1, [sp, #16]
 801634e:	4620      	mov	r0, r4
 8016350:	f000 fbb3 	bl	8016aba <__multadd>
 8016354:	9004      	str	r0, [sp, #16]
 8016356:	e7ea      	b.n	801632e <_dtoa_r+0xb3e>
 8016358:	0801894b 	.word	0x0801894b
 801635c:	080187a8 	.word	0x080187a8

08016360 <rshift>:
 8016360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016362:	6906      	ldr	r6, [r0, #16]
 8016364:	114b      	asrs	r3, r1, #5
 8016366:	429e      	cmp	r6, r3
 8016368:	f100 0414 	add.w	r4, r0, #20
 801636c:	dd30      	ble.n	80163d0 <rshift+0x70>
 801636e:	f011 011f 	ands.w	r1, r1, #31
 8016372:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8016376:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801637a:	d108      	bne.n	801638e <rshift+0x2e>
 801637c:	4621      	mov	r1, r4
 801637e:	42b2      	cmp	r2, r6
 8016380:	460b      	mov	r3, r1
 8016382:	d211      	bcs.n	80163a8 <rshift+0x48>
 8016384:	f852 3b04 	ldr.w	r3, [r2], #4
 8016388:	f841 3b04 	str.w	r3, [r1], #4
 801638c:	e7f7      	b.n	801637e <rshift+0x1e>
 801638e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8016392:	f1c1 0c20 	rsb	ip, r1, #32
 8016396:	40cd      	lsrs	r5, r1
 8016398:	3204      	adds	r2, #4
 801639a:	4623      	mov	r3, r4
 801639c:	42b2      	cmp	r2, r6
 801639e:	4617      	mov	r7, r2
 80163a0:	d30c      	bcc.n	80163bc <rshift+0x5c>
 80163a2:	601d      	str	r5, [r3, #0]
 80163a4:	b105      	cbz	r5, 80163a8 <rshift+0x48>
 80163a6:	3304      	adds	r3, #4
 80163a8:	1b1a      	subs	r2, r3, r4
 80163aa:	42a3      	cmp	r3, r4
 80163ac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80163b0:	bf08      	it	eq
 80163b2:	2300      	moveq	r3, #0
 80163b4:	6102      	str	r2, [r0, #16]
 80163b6:	bf08      	it	eq
 80163b8:	6143      	streq	r3, [r0, #20]
 80163ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80163bc:	683f      	ldr	r7, [r7, #0]
 80163be:	fa07 f70c 	lsl.w	r7, r7, ip
 80163c2:	433d      	orrs	r5, r7
 80163c4:	f843 5b04 	str.w	r5, [r3], #4
 80163c8:	f852 5b04 	ldr.w	r5, [r2], #4
 80163cc:	40cd      	lsrs	r5, r1
 80163ce:	e7e5      	b.n	801639c <rshift+0x3c>
 80163d0:	4623      	mov	r3, r4
 80163d2:	e7e9      	b.n	80163a8 <rshift+0x48>

080163d4 <__hexdig_fun>:
 80163d4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80163d8:	2b09      	cmp	r3, #9
 80163da:	d802      	bhi.n	80163e2 <__hexdig_fun+0xe>
 80163dc:	3820      	subs	r0, #32
 80163de:	b2c0      	uxtb	r0, r0
 80163e0:	4770      	bx	lr
 80163e2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80163e6:	2b05      	cmp	r3, #5
 80163e8:	d801      	bhi.n	80163ee <__hexdig_fun+0x1a>
 80163ea:	3847      	subs	r0, #71	; 0x47
 80163ec:	e7f7      	b.n	80163de <__hexdig_fun+0xa>
 80163ee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80163f2:	2b05      	cmp	r3, #5
 80163f4:	d801      	bhi.n	80163fa <__hexdig_fun+0x26>
 80163f6:	3827      	subs	r0, #39	; 0x27
 80163f8:	e7f1      	b.n	80163de <__hexdig_fun+0xa>
 80163fa:	2000      	movs	r0, #0
 80163fc:	4770      	bx	lr

080163fe <__gethex>:
 80163fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016402:	b08b      	sub	sp, #44	; 0x2c
 8016404:	468a      	mov	sl, r1
 8016406:	9002      	str	r0, [sp, #8]
 8016408:	9816      	ldr	r0, [sp, #88]	; 0x58
 801640a:	9306      	str	r3, [sp, #24]
 801640c:	4690      	mov	r8, r2
 801640e:	f000 fadf 	bl	80169d0 <__localeconv_l>
 8016412:	6803      	ldr	r3, [r0, #0]
 8016414:	9303      	str	r3, [sp, #12]
 8016416:	4618      	mov	r0, r3
 8016418:	f7e9 fef2 	bl	8000200 <strlen>
 801641c:	9b03      	ldr	r3, [sp, #12]
 801641e:	9001      	str	r0, [sp, #4]
 8016420:	4403      	add	r3, r0
 8016422:	f04f 0b00 	mov.w	fp, #0
 8016426:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801642a:	9307      	str	r3, [sp, #28]
 801642c:	f8da 3000 	ldr.w	r3, [sl]
 8016430:	3302      	adds	r3, #2
 8016432:	461f      	mov	r7, r3
 8016434:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016438:	2830      	cmp	r0, #48	; 0x30
 801643a:	d06c      	beq.n	8016516 <__gethex+0x118>
 801643c:	f7ff ffca 	bl	80163d4 <__hexdig_fun>
 8016440:	4604      	mov	r4, r0
 8016442:	2800      	cmp	r0, #0
 8016444:	d16a      	bne.n	801651c <__gethex+0x11e>
 8016446:	9a01      	ldr	r2, [sp, #4]
 8016448:	9903      	ldr	r1, [sp, #12]
 801644a:	4638      	mov	r0, r7
 801644c:	f001 fc36 	bl	8017cbc <strncmp>
 8016450:	2800      	cmp	r0, #0
 8016452:	d166      	bne.n	8016522 <__gethex+0x124>
 8016454:	9b01      	ldr	r3, [sp, #4]
 8016456:	5cf8      	ldrb	r0, [r7, r3]
 8016458:	18fe      	adds	r6, r7, r3
 801645a:	f7ff ffbb 	bl	80163d4 <__hexdig_fun>
 801645e:	2800      	cmp	r0, #0
 8016460:	d062      	beq.n	8016528 <__gethex+0x12a>
 8016462:	4633      	mov	r3, r6
 8016464:	7818      	ldrb	r0, [r3, #0]
 8016466:	2830      	cmp	r0, #48	; 0x30
 8016468:	461f      	mov	r7, r3
 801646a:	f103 0301 	add.w	r3, r3, #1
 801646e:	d0f9      	beq.n	8016464 <__gethex+0x66>
 8016470:	f7ff ffb0 	bl	80163d4 <__hexdig_fun>
 8016474:	fab0 f580 	clz	r5, r0
 8016478:	096d      	lsrs	r5, r5, #5
 801647a:	4634      	mov	r4, r6
 801647c:	f04f 0b01 	mov.w	fp, #1
 8016480:	463a      	mov	r2, r7
 8016482:	4616      	mov	r6, r2
 8016484:	3201      	adds	r2, #1
 8016486:	7830      	ldrb	r0, [r6, #0]
 8016488:	f7ff ffa4 	bl	80163d4 <__hexdig_fun>
 801648c:	2800      	cmp	r0, #0
 801648e:	d1f8      	bne.n	8016482 <__gethex+0x84>
 8016490:	9a01      	ldr	r2, [sp, #4]
 8016492:	9903      	ldr	r1, [sp, #12]
 8016494:	4630      	mov	r0, r6
 8016496:	f001 fc11 	bl	8017cbc <strncmp>
 801649a:	b950      	cbnz	r0, 80164b2 <__gethex+0xb4>
 801649c:	b954      	cbnz	r4, 80164b4 <__gethex+0xb6>
 801649e:	9b01      	ldr	r3, [sp, #4]
 80164a0:	18f4      	adds	r4, r6, r3
 80164a2:	4622      	mov	r2, r4
 80164a4:	4616      	mov	r6, r2
 80164a6:	3201      	adds	r2, #1
 80164a8:	7830      	ldrb	r0, [r6, #0]
 80164aa:	f7ff ff93 	bl	80163d4 <__hexdig_fun>
 80164ae:	2800      	cmp	r0, #0
 80164b0:	d1f8      	bne.n	80164a4 <__gethex+0xa6>
 80164b2:	b10c      	cbz	r4, 80164b8 <__gethex+0xba>
 80164b4:	1ba4      	subs	r4, r4, r6
 80164b6:	00a4      	lsls	r4, r4, #2
 80164b8:	7833      	ldrb	r3, [r6, #0]
 80164ba:	2b50      	cmp	r3, #80	; 0x50
 80164bc:	d001      	beq.n	80164c2 <__gethex+0xc4>
 80164be:	2b70      	cmp	r3, #112	; 0x70
 80164c0:	d140      	bne.n	8016544 <__gethex+0x146>
 80164c2:	7873      	ldrb	r3, [r6, #1]
 80164c4:	2b2b      	cmp	r3, #43	; 0x2b
 80164c6:	d031      	beq.n	801652c <__gethex+0x12e>
 80164c8:	2b2d      	cmp	r3, #45	; 0x2d
 80164ca:	d033      	beq.n	8016534 <__gethex+0x136>
 80164cc:	1c71      	adds	r1, r6, #1
 80164ce:	f04f 0900 	mov.w	r9, #0
 80164d2:	7808      	ldrb	r0, [r1, #0]
 80164d4:	f7ff ff7e 	bl	80163d4 <__hexdig_fun>
 80164d8:	1e43      	subs	r3, r0, #1
 80164da:	b2db      	uxtb	r3, r3
 80164dc:	2b18      	cmp	r3, #24
 80164de:	d831      	bhi.n	8016544 <__gethex+0x146>
 80164e0:	f1a0 0210 	sub.w	r2, r0, #16
 80164e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80164e8:	f7ff ff74 	bl	80163d4 <__hexdig_fun>
 80164ec:	1e43      	subs	r3, r0, #1
 80164ee:	b2db      	uxtb	r3, r3
 80164f0:	2b18      	cmp	r3, #24
 80164f2:	d922      	bls.n	801653a <__gethex+0x13c>
 80164f4:	f1b9 0f00 	cmp.w	r9, #0
 80164f8:	d000      	beq.n	80164fc <__gethex+0xfe>
 80164fa:	4252      	negs	r2, r2
 80164fc:	4414      	add	r4, r2
 80164fe:	f8ca 1000 	str.w	r1, [sl]
 8016502:	b30d      	cbz	r5, 8016548 <__gethex+0x14a>
 8016504:	f1bb 0f00 	cmp.w	fp, #0
 8016508:	bf0c      	ite	eq
 801650a:	2706      	moveq	r7, #6
 801650c:	2700      	movne	r7, #0
 801650e:	4638      	mov	r0, r7
 8016510:	b00b      	add	sp, #44	; 0x2c
 8016512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016516:	f10b 0b01 	add.w	fp, fp, #1
 801651a:	e78a      	b.n	8016432 <__gethex+0x34>
 801651c:	2500      	movs	r5, #0
 801651e:	462c      	mov	r4, r5
 8016520:	e7ae      	b.n	8016480 <__gethex+0x82>
 8016522:	463e      	mov	r6, r7
 8016524:	2501      	movs	r5, #1
 8016526:	e7c7      	b.n	80164b8 <__gethex+0xba>
 8016528:	4604      	mov	r4, r0
 801652a:	e7fb      	b.n	8016524 <__gethex+0x126>
 801652c:	f04f 0900 	mov.w	r9, #0
 8016530:	1cb1      	adds	r1, r6, #2
 8016532:	e7ce      	b.n	80164d2 <__gethex+0xd4>
 8016534:	f04f 0901 	mov.w	r9, #1
 8016538:	e7fa      	b.n	8016530 <__gethex+0x132>
 801653a:	230a      	movs	r3, #10
 801653c:	fb03 0202 	mla	r2, r3, r2, r0
 8016540:	3a10      	subs	r2, #16
 8016542:	e7cf      	b.n	80164e4 <__gethex+0xe6>
 8016544:	4631      	mov	r1, r6
 8016546:	e7da      	b.n	80164fe <__gethex+0x100>
 8016548:	1bf3      	subs	r3, r6, r7
 801654a:	3b01      	subs	r3, #1
 801654c:	4629      	mov	r1, r5
 801654e:	2b07      	cmp	r3, #7
 8016550:	dc49      	bgt.n	80165e6 <__gethex+0x1e8>
 8016552:	9802      	ldr	r0, [sp, #8]
 8016554:	f000 fa66 	bl	8016a24 <_Balloc>
 8016558:	9b01      	ldr	r3, [sp, #4]
 801655a:	f100 0914 	add.w	r9, r0, #20
 801655e:	f04f 0b00 	mov.w	fp, #0
 8016562:	f1c3 0301 	rsb	r3, r3, #1
 8016566:	4605      	mov	r5, r0
 8016568:	f8cd 9010 	str.w	r9, [sp, #16]
 801656c:	46da      	mov	sl, fp
 801656e:	9308      	str	r3, [sp, #32]
 8016570:	42b7      	cmp	r7, r6
 8016572:	d33b      	bcc.n	80165ec <__gethex+0x1ee>
 8016574:	9804      	ldr	r0, [sp, #16]
 8016576:	f840 ab04 	str.w	sl, [r0], #4
 801657a:	eba0 0009 	sub.w	r0, r0, r9
 801657e:	1080      	asrs	r0, r0, #2
 8016580:	6128      	str	r0, [r5, #16]
 8016582:	0147      	lsls	r7, r0, #5
 8016584:	4650      	mov	r0, sl
 8016586:	f000 fb11 	bl	8016bac <__hi0bits>
 801658a:	f8d8 6000 	ldr.w	r6, [r8]
 801658e:	1a3f      	subs	r7, r7, r0
 8016590:	42b7      	cmp	r7, r6
 8016592:	dd64      	ble.n	801665e <__gethex+0x260>
 8016594:	1bbf      	subs	r7, r7, r6
 8016596:	4639      	mov	r1, r7
 8016598:	4628      	mov	r0, r5
 801659a:	f000 fe21 	bl	80171e0 <__any_on>
 801659e:	4682      	mov	sl, r0
 80165a0:	b178      	cbz	r0, 80165c2 <__gethex+0x1c4>
 80165a2:	1e7b      	subs	r3, r7, #1
 80165a4:	1159      	asrs	r1, r3, #5
 80165a6:	f003 021f 	and.w	r2, r3, #31
 80165aa:	f04f 0a01 	mov.w	sl, #1
 80165ae:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80165b2:	fa0a f202 	lsl.w	r2, sl, r2
 80165b6:	420a      	tst	r2, r1
 80165b8:	d003      	beq.n	80165c2 <__gethex+0x1c4>
 80165ba:	4553      	cmp	r3, sl
 80165bc:	dc46      	bgt.n	801664c <__gethex+0x24e>
 80165be:	f04f 0a02 	mov.w	sl, #2
 80165c2:	4639      	mov	r1, r7
 80165c4:	4628      	mov	r0, r5
 80165c6:	f7ff fecb 	bl	8016360 <rshift>
 80165ca:	443c      	add	r4, r7
 80165cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80165d0:	42a3      	cmp	r3, r4
 80165d2:	da52      	bge.n	801667a <__gethex+0x27c>
 80165d4:	4629      	mov	r1, r5
 80165d6:	9802      	ldr	r0, [sp, #8]
 80165d8:	f000 fa58 	bl	8016a8c <_Bfree>
 80165dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80165de:	2300      	movs	r3, #0
 80165e0:	6013      	str	r3, [r2, #0]
 80165e2:	27a3      	movs	r7, #163	; 0xa3
 80165e4:	e793      	b.n	801650e <__gethex+0x110>
 80165e6:	3101      	adds	r1, #1
 80165e8:	105b      	asrs	r3, r3, #1
 80165ea:	e7b0      	b.n	801654e <__gethex+0x150>
 80165ec:	1e73      	subs	r3, r6, #1
 80165ee:	9305      	str	r3, [sp, #20]
 80165f0:	9a07      	ldr	r2, [sp, #28]
 80165f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80165f6:	4293      	cmp	r3, r2
 80165f8:	d018      	beq.n	801662c <__gethex+0x22e>
 80165fa:	f1bb 0f20 	cmp.w	fp, #32
 80165fe:	d107      	bne.n	8016610 <__gethex+0x212>
 8016600:	9b04      	ldr	r3, [sp, #16]
 8016602:	f8c3 a000 	str.w	sl, [r3]
 8016606:	3304      	adds	r3, #4
 8016608:	f04f 0a00 	mov.w	sl, #0
 801660c:	9304      	str	r3, [sp, #16]
 801660e:	46d3      	mov	fp, sl
 8016610:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016614:	f7ff fede 	bl	80163d4 <__hexdig_fun>
 8016618:	f000 000f 	and.w	r0, r0, #15
 801661c:	fa00 f00b 	lsl.w	r0, r0, fp
 8016620:	ea4a 0a00 	orr.w	sl, sl, r0
 8016624:	f10b 0b04 	add.w	fp, fp, #4
 8016628:	9b05      	ldr	r3, [sp, #20]
 801662a:	e00d      	b.n	8016648 <__gethex+0x24a>
 801662c:	9b05      	ldr	r3, [sp, #20]
 801662e:	9a08      	ldr	r2, [sp, #32]
 8016630:	4413      	add	r3, r2
 8016632:	42bb      	cmp	r3, r7
 8016634:	d3e1      	bcc.n	80165fa <__gethex+0x1fc>
 8016636:	4618      	mov	r0, r3
 8016638:	9a01      	ldr	r2, [sp, #4]
 801663a:	9903      	ldr	r1, [sp, #12]
 801663c:	9309      	str	r3, [sp, #36]	; 0x24
 801663e:	f001 fb3d 	bl	8017cbc <strncmp>
 8016642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016644:	2800      	cmp	r0, #0
 8016646:	d1d8      	bne.n	80165fa <__gethex+0x1fc>
 8016648:	461e      	mov	r6, r3
 801664a:	e791      	b.n	8016570 <__gethex+0x172>
 801664c:	1eb9      	subs	r1, r7, #2
 801664e:	4628      	mov	r0, r5
 8016650:	f000 fdc6 	bl	80171e0 <__any_on>
 8016654:	2800      	cmp	r0, #0
 8016656:	d0b2      	beq.n	80165be <__gethex+0x1c0>
 8016658:	f04f 0a03 	mov.w	sl, #3
 801665c:	e7b1      	b.n	80165c2 <__gethex+0x1c4>
 801665e:	da09      	bge.n	8016674 <__gethex+0x276>
 8016660:	1bf7      	subs	r7, r6, r7
 8016662:	4629      	mov	r1, r5
 8016664:	463a      	mov	r2, r7
 8016666:	9802      	ldr	r0, [sp, #8]
 8016668:	f000 fbdc 	bl	8016e24 <__lshift>
 801666c:	1be4      	subs	r4, r4, r7
 801666e:	4605      	mov	r5, r0
 8016670:	f100 0914 	add.w	r9, r0, #20
 8016674:	f04f 0a00 	mov.w	sl, #0
 8016678:	e7a8      	b.n	80165cc <__gethex+0x1ce>
 801667a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801667e:	42a0      	cmp	r0, r4
 8016680:	dd6a      	ble.n	8016758 <__gethex+0x35a>
 8016682:	1b04      	subs	r4, r0, r4
 8016684:	42a6      	cmp	r6, r4
 8016686:	dc2e      	bgt.n	80166e6 <__gethex+0x2e8>
 8016688:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801668c:	2b02      	cmp	r3, #2
 801668e:	d022      	beq.n	80166d6 <__gethex+0x2d8>
 8016690:	2b03      	cmp	r3, #3
 8016692:	d024      	beq.n	80166de <__gethex+0x2e0>
 8016694:	2b01      	cmp	r3, #1
 8016696:	d115      	bne.n	80166c4 <__gethex+0x2c6>
 8016698:	42a6      	cmp	r6, r4
 801669a:	d113      	bne.n	80166c4 <__gethex+0x2c6>
 801669c:	2e01      	cmp	r6, #1
 801669e:	dc0b      	bgt.n	80166b8 <__gethex+0x2ba>
 80166a0:	9a06      	ldr	r2, [sp, #24]
 80166a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80166a6:	6013      	str	r3, [r2, #0]
 80166a8:	2301      	movs	r3, #1
 80166aa:	612b      	str	r3, [r5, #16]
 80166ac:	f8c9 3000 	str.w	r3, [r9]
 80166b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80166b2:	2762      	movs	r7, #98	; 0x62
 80166b4:	601d      	str	r5, [r3, #0]
 80166b6:	e72a      	b.n	801650e <__gethex+0x110>
 80166b8:	1e71      	subs	r1, r6, #1
 80166ba:	4628      	mov	r0, r5
 80166bc:	f000 fd90 	bl	80171e0 <__any_on>
 80166c0:	2800      	cmp	r0, #0
 80166c2:	d1ed      	bne.n	80166a0 <__gethex+0x2a2>
 80166c4:	4629      	mov	r1, r5
 80166c6:	9802      	ldr	r0, [sp, #8]
 80166c8:	f000 f9e0 	bl	8016a8c <_Bfree>
 80166cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80166ce:	2300      	movs	r3, #0
 80166d0:	6013      	str	r3, [r2, #0]
 80166d2:	2750      	movs	r7, #80	; 0x50
 80166d4:	e71b      	b.n	801650e <__gethex+0x110>
 80166d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d0e1      	beq.n	80166a0 <__gethex+0x2a2>
 80166dc:	e7f2      	b.n	80166c4 <__gethex+0x2c6>
 80166de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d1dd      	bne.n	80166a0 <__gethex+0x2a2>
 80166e4:	e7ee      	b.n	80166c4 <__gethex+0x2c6>
 80166e6:	1e67      	subs	r7, r4, #1
 80166e8:	f1ba 0f00 	cmp.w	sl, #0
 80166ec:	d131      	bne.n	8016752 <__gethex+0x354>
 80166ee:	b127      	cbz	r7, 80166fa <__gethex+0x2fc>
 80166f0:	4639      	mov	r1, r7
 80166f2:	4628      	mov	r0, r5
 80166f4:	f000 fd74 	bl	80171e0 <__any_on>
 80166f8:	4682      	mov	sl, r0
 80166fa:	117a      	asrs	r2, r7, #5
 80166fc:	2301      	movs	r3, #1
 80166fe:	f007 071f 	and.w	r7, r7, #31
 8016702:	fa03 f707 	lsl.w	r7, r3, r7
 8016706:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801670a:	4621      	mov	r1, r4
 801670c:	421f      	tst	r7, r3
 801670e:	4628      	mov	r0, r5
 8016710:	bf18      	it	ne
 8016712:	f04a 0a02 	orrne.w	sl, sl, #2
 8016716:	1b36      	subs	r6, r6, r4
 8016718:	f7ff fe22 	bl	8016360 <rshift>
 801671c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8016720:	2702      	movs	r7, #2
 8016722:	f1ba 0f00 	cmp.w	sl, #0
 8016726:	d048      	beq.n	80167ba <__gethex+0x3bc>
 8016728:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801672c:	2b02      	cmp	r3, #2
 801672e:	d015      	beq.n	801675c <__gethex+0x35e>
 8016730:	2b03      	cmp	r3, #3
 8016732:	d017      	beq.n	8016764 <__gethex+0x366>
 8016734:	2b01      	cmp	r3, #1
 8016736:	d109      	bne.n	801674c <__gethex+0x34e>
 8016738:	f01a 0f02 	tst.w	sl, #2
 801673c:	d006      	beq.n	801674c <__gethex+0x34e>
 801673e:	f8d9 3000 	ldr.w	r3, [r9]
 8016742:	ea4a 0a03 	orr.w	sl, sl, r3
 8016746:	f01a 0f01 	tst.w	sl, #1
 801674a:	d10e      	bne.n	801676a <__gethex+0x36c>
 801674c:	f047 0710 	orr.w	r7, r7, #16
 8016750:	e033      	b.n	80167ba <__gethex+0x3bc>
 8016752:	f04f 0a01 	mov.w	sl, #1
 8016756:	e7d0      	b.n	80166fa <__gethex+0x2fc>
 8016758:	2701      	movs	r7, #1
 801675a:	e7e2      	b.n	8016722 <__gethex+0x324>
 801675c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801675e:	f1c3 0301 	rsb	r3, r3, #1
 8016762:	9315      	str	r3, [sp, #84]	; 0x54
 8016764:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016766:	2b00      	cmp	r3, #0
 8016768:	d0f0      	beq.n	801674c <__gethex+0x34e>
 801676a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801676e:	f105 0314 	add.w	r3, r5, #20
 8016772:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8016776:	eb03 010a 	add.w	r1, r3, sl
 801677a:	f04f 0c00 	mov.w	ip, #0
 801677e:	4618      	mov	r0, r3
 8016780:	f853 2b04 	ldr.w	r2, [r3], #4
 8016784:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016788:	d01c      	beq.n	80167c4 <__gethex+0x3c6>
 801678a:	3201      	adds	r2, #1
 801678c:	6002      	str	r2, [r0, #0]
 801678e:	2f02      	cmp	r7, #2
 8016790:	f105 0314 	add.w	r3, r5, #20
 8016794:	d138      	bne.n	8016808 <__gethex+0x40a>
 8016796:	f8d8 2000 	ldr.w	r2, [r8]
 801679a:	3a01      	subs	r2, #1
 801679c:	42b2      	cmp	r2, r6
 801679e:	d10a      	bne.n	80167b6 <__gethex+0x3b8>
 80167a0:	1171      	asrs	r1, r6, #5
 80167a2:	2201      	movs	r2, #1
 80167a4:	f006 061f 	and.w	r6, r6, #31
 80167a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80167ac:	fa02 f606 	lsl.w	r6, r2, r6
 80167b0:	421e      	tst	r6, r3
 80167b2:	bf18      	it	ne
 80167b4:	4617      	movne	r7, r2
 80167b6:	f047 0720 	orr.w	r7, r7, #32
 80167ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80167bc:	601d      	str	r5, [r3, #0]
 80167be:	9b06      	ldr	r3, [sp, #24]
 80167c0:	601c      	str	r4, [r3, #0]
 80167c2:	e6a4      	b.n	801650e <__gethex+0x110>
 80167c4:	4299      	cmp	r1, r3
 80167c6:	f843 cc04 	str.w	ip, [r3, #-4]
 80167ca:	d8d8      	bhi.n	801677e <__gethex+0x380>
 80167cc:	68ab      	ldr	r3, [r5, #8]
 80167ce:	4599      	cmp	r9, r3
 80167d0:	db12      	blt.n	80167f8 <__gethex+0x3fa>
 80167d2:	6869      	ldr	r1, [r5, #4]
 80167d4:	9802      	ldr	r0, [sp, #8]
 80167d6:	3101      	adds	r1, #1
 80167d8:	f000 f924 	bl	8016a24 <_Balloc>
 80167dc:	692a      	ldr	r2, [r5, #16]
 80167de:	3202      	adds	r2, #2
 80167e0:	f105 010c 	add.w	r1, r5, #12
 80167e4:	4683      	mov	fp, r0
 80167e6:	0092      	lsls	r2, r2, #2
 80167e8:	300c      	adds	r0, #12
 80167ea:	f7fd f9c5 	bl	8013b78 <memcpy>
 80167ee:	4629      	mov	r1, r5
 80167f0:	9802      	ldr	r0, [sp, #8]
 80167f2:	f000 f94b 	bl	8016a8c <_Bfree>
 80167f6:	465d      	mov	r5, fp
 80167f8:	692b      	ldr	r3, [r5, #16]
 80167fa:	1c5a      	adds	r2, r3, #1
 80167fc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8016800:	612a      	str	r2, [r5, #16]
 8016802:	2201      	movs	r2, #1
 8016804:	615a      	str	r2, [r3, #20]
 8016806:	e7c2      	b.n	801678e <__gethex+0x390>
 8016808:	692a      	ldr	r2, [r5, #16]
 801680a:	454a      	cmp	r2, r9
 801680c:	dd0b      	ble.n	8016826 <__gethex+0x428>
 801680e:	2101      	movs	r1, #1
 8016810:	4628      	mov	r0, r5
 8016812:	f7ff fda5 	bl	8016360 <rshift>
 8016816:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801681a:	3401      	adds	r4, #1
 801681c:	42a3      	cmp	r3, r4
 801681e:	f6ff aed9 	blt.w	80165d4 <__gethex+0x1d6>
 8016822:	2701      	movs	r7, #1
 8016824:	e7c7      	b.n	80167b6 <__gethex+0x3b8>
 8016826:	f016 061f 	ands.w	r6, r6, #31
 801682a:	d0fa      	beq.n	8016822 <__gethex+0x424>
 801682c:	449a      	add	sl, r3
 801682e:	f1c6 0620 	rsb	r6, r6, #32
 8016832:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8016836:	f000 f9b9 	bl	8016bac <__hi0bits>
 801683a:	42b0      	cmp	r0, r6
 801683c:	dbe7      	blt.n	801680e <__gethex+0x410>
 801683e:	e7f0      	b.n	8016822 <__gethex+0x424>

08016840 <L_shift>:
 8016840:	f1c2 0208 	rsb	r2, r2, #8
 8016844:	0092      	lsls	r2, r2, #2
 8016846:	b570      	push	{r4, r5, r6, lr}
 8016848:	f1c2 0620 	rsb	r6, r2, #32
 801684c:	6843      	ldr	r3, [r0, #4]
 801684e:	6804      	ldr	r4, [r0, #0]
 8016850:	fa03 f506 	lsl.w	r5, r3, r6
 8016854:	432c      	orrs	r4, r5
 8016856:	40d3      	lsrs	r3, r2
 8016858:	6004      	str	r4, [r0, #0]
 801685a:	f840 3f04 	str.w	r3, [r0, #4]!
 801685e:	4288      	cmp	r0, r1
 8016860:	d3f4      	bcc.n	801684c <L_shift+0xc>
 8016862:	bd70      	pop	{r4, r5, r6, pc}

08016864 <__match>:
 8016864:	b530      	push	{r4, r5, lr}
 8016866:	6803      	ldr	r3, [r0, #0]
 8016868:	3301      	adds	r3, #1
 801686a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801686e:	b914      	cbnz	r4, 8016876 <__match+0x12>
 8016870:	6003      	str	r3, [r0, #0]
 8016872:	2001      	movs	r0, #1
 8016874:	bd30      	pop	{r4, r5, pc}
 8016876:	f813 2b01 	ldrb.w	r2, [r3], #1
 801687a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801687e:	2d19      	cmp	r5, #25
 8016880:	bf98      	it	ls
 8016882:	3220      	addls	r2, #32
 8016884:	42a2      	cmp	r2, r4
 8016886:	d0f0      	beq.n	801686a <__match+0x6>
 8016888:	2000      	movs	r0, #0
 801688a:	e7f3      	b.n	8016874 <__match+0x10>

0801688c <__hexnan>:
 801688c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016890:	680b      	ldr	r3, [r1, #0]
 8016892:	6801      	ldr	r1, [r0, #0]
 8016894:	115f      	asrs	r7, r3, #5
 8016896:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801689a:	f013 031f 	ands.w	r3, r3, #31
 801689e:	b087      	sub	sp, #28
 80168a0:	bf18      	it	ne
 80168a2:	3704      	addne	r7, #4
 80168a4:	2500      	movs	r5, #0
 80168a6:	1f3e      	subs	r6, r7, #4
 80168a8:	4682      	mov	sl, r0
 80168aa:	4690      	mov	r8, r2
 80168ac:	9301      	str	r3, [sp, #4]
 80168ae:	f847 5c04 	str.w	r5, [r7, #-4]
 80168b2:	46b1      	mov	r9, r6
 80168b4:	4634      	mov	r4, r6
 80168b6:	9502      	str	r5, [sp, #8]
 80168b8:	46ab      	mov	fp, r5
 80168ba:	784a      	ldrb	r2, [r1, #1]
 80168bc:	1c4b      	adds	r3, r1, #1
 80168be:	9303      	str	r3, [sp, #12]
 80168c0:	b342      	cbz	r2, 8016914 <__hexnan+0x88>
 80168c2:	4610      	mov	r0, r2
 80168c4:	9105      	str	r1, [sp, #20]
 80168c6:	9204      	str	r2, [sp, #16]
 80168c8:	f7ff fd84 	bl	80163d4 <__hexdig_fun>
 80168cc:	2800      	cmp	r0, #0
 80168ce:	d143      	bne.n	8016958 <__hexnan+0xcc>
 80168d0:	9a04      	ldr	r2, [sp, #16]
 80168d2:	9905      	ldr	r1, [sp, #20]
 80168d4:	2a20      	cmp	r2, #32
 80168d6:	d818      	bhi.n	801690a <__hexnan+0x7e>
 80168d8:	9b02      	ldr	r3, [sp, #8]
 80168da:	459b      	cmp	fp, r3
 80168dc:	dd13      	ble.n	8016906 <__hexnan+0x7a>
 80168de:	454c      	cmp	r4, r9
 80168e0:	d206      	bcs.n	80168f0 <__hexnan+0x64>
 80168e2:	2d07      	cmp	r5, #7
 80168e4:	dc04      	bgt.n	80168f0 <__hexnan+0x64>
 80168e6:	462a      	mov	r2, r5
 80168e8:	4649      	mov	r1, r9
 80168ea:	4620      	mov	r0, r4
 80168ec:	f7ff ffa8 	bl	8016840 <L_shift>
 80168f0:	4544      	cmp	r4, r8
 80168f2:	d944      	bls.n	801697e <__hexnan+0xf2>
 80168f4:	2300      	movs	r3, #0
 80168f6:	f1a4 0904 	sub.w	r9, r4, #4
 80168fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80168fe:	f8cd b008 	str.w	fp, [sp, #8]
 8016902:	464c      	mov	r4, r9
 8016904:	461d      	mov	r5, r3
 8016906:	9903      	ldr	r1, [sp, #12]
 8016908:	e7d7      	b.n	80168ba <__hexnan+0x2e>
 801690a:	2a29      	cmp	r2, #41	; 0x29
 801690c:	d14a      	bne.n	80169a4 <__hexnan+0x118>
 801690e:	3102      	adds	r1, #2
 8016910:	f8ca 1000 	str.w	r1, [sl]
 8016914:	f1bb 0f00 	cmp.w	fp, #0
 8016918:	d044      	beq.n	80169a4 <__hexnan+0x118>
 801691a:	454c      	cmp	r4, r9
 801691c:	d206      	bcs.n	801692c <__hexnan+0xa0>
 801691e:	2d07      	cmp	r5, #7
 8016920:	dc04      	bgt.n	801692c <__hexnan+0xa0>
 8016922:	462a      	mov	r2, r5
 8016924:	4649      	mov	r1, r9
 8016926:	4620      	mov	r0, r4
 8016928:	f7ff ff8a 	bl	8016840 <L_shift>
 801692c:	4544      	cmp	r4, r8
 801692e:	d928      	bls.n	8016982 <__hexnan+0xf6>
 8016930:	4643      	mov	r3, r8
 8016932:	f854 2b04 	ldr.w	r2, [r4], #4
 8016936:	f843 2b04 	str.w	r2, [r3], #4
 801693a:	42a6      	cmp	r6, r4
 801693c:	d2f9      	bcs.n	8016932 <__hexnan+0xa6>
 801693e:	2200      	movs	r2, #0
 8016940:	f843 2b04 	str.w	r2, [r3], #4
 8016944:	429e      	cmp	r6, r3
 8016946:	d2fb      	bcs.n	8016940 <__hexnan+0xb4>
 8016948:	6833      	ldr	r3, [r6, #0]
 801694a:	b91b      	cbnz	r3, 8016954 <__hexnan+0xc8>
 801694c:	4546      	cmp	r6, r8
 801694e:	d127      	bne.n	80169a0 <__hexnan+0x114>
 8016950:	2301      	movs	r3, #1
 8016952:	6033      	str	r3, [r6, #0]
 8016954:	2005      	movs	r0, #5
 8016956:	e026      	b.n	80169a6 <__hexnan+0x11a>
 8016958:	3501      	adds	r5, #1
 801695a:	2d08      	cmp	r5, #8
 801695c:	f10b 0b01 	add.w	fp, fp, #1
 8016960:	dd06      	ble.n	8016970 <__hexnan+0xe4>
 8016962:	4544      	cmp	r4, r8
 8016964:	d9cf      	bls.n	8016906 <__hexnan+0x7a>
 8016966:	2300      	movs	r3, #0
 8016968:	f844 3c04 	str.w	r3, [r4, #-4]
 801696c:	2501      	movs	r5, #1
 801696e:	3c04      	subs	r4, #4
 8016970:	6822      	ldr	r2, [r4, #0]
 8016972:	f000 000f 	and.w	r0, r0, #15
 8016976:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801697a:	6020      	str	r0, [r4, #0]
 801697c:	e7c3      	b.n	8016906 <__hexnan+0x7a>
 801697e:	2508      	movs	r5, #8
 8016980:	e7c1      	b.n	8016906 <__hexnan+0x7a>
 8016982:	9b01      	ldr	r3, [sp, #4]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d0df      	beq.n	8016948 <__hexnan+0xbc>
 8016988:	f04f 32ff 	mov.w	r2, #4294967295
 801698c:	f1c3 0320 	rsb	r3, r3, #32
 8016990:	fa22 f303 	lsr.w	r3, r2, r3
 8016994:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016998:	401a      	ands	r2, r3
 801699a:	f847 2c04 	str.w	r2, [r7, #-4]
 801699e:	e7d3      	b.n	8016948 <__hexnan+0xbc>
 80169a0:	3e04      	subs	r6, #4
 80169a2:	e7d1      	b.n	8016948 <__hexnan+0xbc>
 80169a4:	2004      	movs	r0, #4
 80169a6:	b007      	add	sp, #28
 80169a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080169ac <__locale_ctype_ptr_l>:
 80169ac:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80169b0:	4770      	bx	lr
	...

080169b4 <__locale_ctype_ptr>:
 80169b4:	4b04      	ldr	r3, [pc, #16]	; (80169c8 <__locale_ctype_ptr+0x14>)
 80169b6:	4a05      	ldr	r2, [pc, #20]	; (80169cc <__locale_ctype_ptr+0x18>)
 80169b8:	681b      	ldr	r3, [r3, #0]
 80169ba:	6a1b      	ldr	r3, [r3, #32]
 80169bc:	2b00      	cmp	r3, #0
 80169be:	bf08      	it	eq
 80169c0:	4613      	moveq	r3, r2
 80169c2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80169c6:	4770      	bx	lr
 80169c8:	2000000c 	.word	0x2000000c
 80169cc:	20000070 	.word	0x20000070

080169d0 <__localeconv_l>:
 80169d0:	30f0      	adds	r0, #240	; 0xf0
 80169d2:	4770      	bx	lr

080169d4 <_localeconv_r>:
 80169d4:	4b04      	ldr	r3, [pc, #16]	; (80169e8 <_localeconv_r+0x14>)
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	6a18      	ldr	r0, [r3, #32]
 80169da:	4b04      	ldr	r3, [pc, #16]	; (80169ec <_localeconv_r+0x18>)
 80169dc:	2800      	cmp	r0, #0
 80169de:	bf08      	it	eq
 80169e0:	4618      	moveq	r0, r3
 80169e2:	30f0      	adds	r0, #240	; 0xf0
 80169e4:	4770      	bx	lr
 80169e6:	bf00      	nop
 80169e8:	2000000c 	.word	0x2000000c
 80169ec:	20000070 	.word	0x20000070

080169f0 <malloc>:
 80169f0:	4b02      	ldr	r3, [pc, #8]	; (80169fc <malloc+0xc>)
 80169f2:	4601      	mov	r1, r0
 80169f4:	6818      	ldr	r0, [r3, #0]
 80169f6:	f000 bc71 	b.w	80172dc <_malloc_r>
 80169fa:	bf00      	nop
 80169fc:	2000000c 	.word	0x2000000c

08016a00 <__ascii_mbtowc>:
 8016a00:	b082      	sub	sp, #8
 8016a02:	b901      	cbnz	r1, 8016a06 <__ascii_mbtowc+0x6>
 8016a04:	a901      	add	r1, sp, #4
 8016a06:	b142      	cbz	r2, 8016a1a <__ascii_mbtowc+0x1a>
 8016a08:	b14b      	cbz	r3, 8016a1e <__ascii_mbtowc+0x1e>
 8016a0a:	7813      	ldrb	r3, [r2, #0]
 8016a0c:	600b      	str	r3, [r1, #0]
 8016a0e:	7812      	ldrb	r2, [r2, #0]
 8016a10:	1c10      	adds	r0, r2, #0
 8016a12:	bf18      	it	ne
 8016a14:	2001      	movne	r0, #1
 8016a16:	b002      	add	sp, #8
 8016a18:	4770      	bx	lr
 8016a1a:	4610      	mov	r0, r2
 8016a1c:	e7fb      	b.n	8016a16 <__ascii_mbtowc+0x16>
 8016a1e:	f06f 0001 	mvn.w	r0, #1
 8016a22:	e7f8      	b.n	8016a16 <__ascii_mbtowc+0x16>

08016a24 <_Balloc>:
 8016a24:	b570      	push	{r4, r5, r6, lr}
 8016a26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016a28:	4604      	mov	r4, r0
 8016a2a:	460e      	mov	r6, r1
 8016a2c:	b93d      	cbnz	r5, 8016a3e <_Balloc+0x1a>
 8016a2e:	2010      	movs	r0, #16
 8016a30:	f7ff ffde 	bl	80169f0 <malloc>
 8016a34:	6260      	str	r0, [r4, #36]	; 0x24
 8016a36:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016a3a:	6005      	str	r5, [r0, #0]
 8016a3c:	60c5      	str	r5, [r0, #12]
 8016a3e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016a40:	68eb      	ldr	r3, [r5, #12]
 8016a42:	b183      	cbz	r3, 8016a66 <_Balloc+0x42>
 8016a44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016a46:	68db      	ldr	r3, [r3, #12]
 8016a48:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016a4c:	b9b8      	cbnz	r0, 8016a7e <_Balloc+0x5a>
 8016a4e:	2101      	movs	r1, #1
 8016a50:	fa01 f506 	lsl.w	r5, r1, r6
 8016a54:	1d6a      	adds	r2, r5, #5
 8016a56:	0092      	lsls	r2, r2, #2
 8016a58:	4620      	mov	r0, r4
 8016a5a:	f000 fbe2 	bl	8017222 <_calloc_r>
 8016a5e:	b160      	cbz	r0, 8016a7a <_Balloc+0x56>
 8016a60:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8016a64:	e00e      	b.n	8016a84 <_Balloc+0x60>
 8016a66:	2221      	movs	r2, #33	; 0x21
 8016a68:	2104      	movs	r1, #4
 8016a6a:	4620      	mov	r0, r4
 8016a6c:	f000 fbd9 	bl	8017222 <_calloc_r>
 8016a70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016a72:	60e8      	str	r0, [r5, #12]
 8016a74:	68db      	ldr	r3, [r3, #12]
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d1e4      	bne.n	8016a44 <_Balloc+0x20>
 8016a7a:	2000      	movs	r0, #0
 8016a7c:	bd70      	pop	{r4, r5, r6, pc}
 8016a7e:	6802      	ldr	r2, [r0, #0]
 8016a80:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016a84:	2300      	movs	r3, #0
 8016a86:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016a8a:	e7f7      	b.n	8016a7c <_Balloc+0x58>

08016a8c <_Bfree>:
 8016a8c:	b570      	push	{r4, r5, r6, lr}
 8016a8e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016a90:	4606      	mov	r6, r0
 8016a92:	460d      	mov	r5, r1
 8016a94:	b93c      	cbnz	r4, 8016aa6 <_Bfree+0x1a>
 8016a96:	2010      	movs	r0, #16
 8016a98:	f7ff ffaa 	bl	80169f0 <malloc>
 8016a9c:	6270      	str	r0, [r6, #36]	; 0x24
 8016a9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016aa2:	6004      	str	r4, [r0, #0]
 8016aa4:	60c4      	str	r4, [r0, #12]
 8016aa6:	b13d      	cbz	r5, 8016ab8 <_Bfree+0x2c>
 8016aa8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016aaa:	686a      	ldr	r2, [r5, #4]
 8016aac:	68db      	ldr	r3, [r3, #12]
 8016aae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016ab2:	6029      	str	r1, [r5, #0]
 8016ab4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016ab8:	bd70      	pop	{r4, r5, r6, pc}

08016aba <__multadd>:
 8016aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016abe:	690d      	ldr	r5, [r1, #16]
 8016ac0:	461f      	mov	r7, r3
 8016ac2:	4606      	mov	r6, r0
 8016ac4:	460c      	mov	r4, r1
 8016ac6:	f101 0c14 	add.w	ip, r1, #20
 8016aca:	2300      	movs	r3, #0
 8016acc:	f8dc 0000 	ldr.w	r0, [ip]
 8016ad0:	b281      	uxth	r1, r0
 8016ad2:	fb02 7101 	mla	r1, r2, r1, r7
 8016ad6:	0c0f      	lsrs	r7, r1, #16
 8016ad8:	0c00      	lsrs	r0, r0, #16
 8016ada:	fb02 7000 	mla	r0, r2, r0, r7
 8016ade:	b289      	uxth	r1, r1
 8016ae0:	3301      	adds	r3, #1
 8016ae2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8016ae6:	429d      	cmp	r5, r3
 8016ae8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8016aec:	f84c 1b04 	str.w	r1, [ip], #4
 8016af0:	dcec      	bgt.n	8016acc <__multadd+0x12>
 8016af2:	b1d7      	cbz	r7, 8016b2a <__multadd+0x70>
 8016af4:	68a3      	ldr	r3, [r4, #8]
 8016af6:	42ab      	cmp	r3, r5
 8016af8:	dc12      	bgt.n	8016b20 <__multadd+0x66>
 8016afa:	6861      	ldr	r1, [r4, #4]
 8016afc:	4630      	mov	r0, r6
 8016afe:	3101      	adds	r1, #1
 8016b00:	f7ff ff90 	bl	8016a24 <_Balloc>
 8016b04:	6922      	ldr	r2, [r4, #16]
 8016b06:	3202      	adds	r2, #2
 8016b08:	f104 010c 	add.w	r1, r4, #12
 8016b0c:	4680      	mov	r8, r0
 8016b0e:	0092      	lsls	r2, r2, #2
 8016b10:	300c      	adds	r0, #12
 8016b12:	f7fd f831 	bl	8013b78 <memcpy>
 8016b16:	4621      	mov	r1, r4
 8016b18:	4630      	mov	r0, r6
 8016b1a:	f7ff ffb7 	bl	8016a8c <_Bfree>
 8016b1e:	4644      	mov	r4, r8
 8016b20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016b24:	3501      	adds	r5, #1
 8016b26:	615f      	str	r7, [r3, #20]
 8016b28:	6125      	str	r5, [r4, #16]
 8016b2a:	4620      	mov	r0, r4
 8016b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016b30 <__s2b>:
 8016b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b34:	460c      	mov	r4, r1
 8016b36:	4615      	mov	r5, r2
 8016b38:	461f      	mov	r7, r3
 8016b3a:	2209      	movs	r2, #9
 8016b3c:	3308      	adds	r3, #8
 8016b3e:	4606      	mov	r6, r0
 8016b40:	fb93 f3f2 	sdiv	r3, r3, r2
 8016b44:	2100      	movs	r1, #0
 8016b46:	2201      	movs	r2, #1
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	db20      	blt.n	8016b8e <__s2b+0x5e>
 8016b4c:	4630      	mov	r0, r6
 8016b4e:	f7ff ff69 	bl	8016a24 <_Balloc>
 8016b52:	9b08      	ldr	r3, [sp, #32]
 8016b54:	6143      	str	r3, [r0, #20]
 8016b56:	2d09      	cmp	r5, #9
 8016b58:	f04f 0301 	mov.w	r3, #1
 8016b5c:	6103      	str	r3, [r0, #16]
 8016b5e:	dd19      	ble.n	8016b94 <__s2b+0x64>
 8016b60:	f104 0809 	add.w	r8, r4, #9
 8016b64:	46c1      	mov	r9, r8
 8016b66:	442c      	add	r4, r5
 8016b68:	f819 3b01 	ldrb.w	r3, [r9], #1
 8016b6c:	4601      	mov	r1, r0
 8016b6e:	3b30      	subs	r3, #48	; 0x30
 8016b70:	220a      	movs	r2, #10
 8016b72:	4630      	mov	r0, r6
 8016b74:	f7ff ffa1 	bl	8016aba <__multadd>
 8016b78:	45a1      	cmp	r9, r4
 8016b7a:	d1f5      	bne.n	8016b68 <__s2b+0x38>
 8016b7c:	eb08 0405 	add.w	r4, r8, r5
 8016b80:	3c08      	subs	r4, #8
 8016b82:	1b2d      	subs	r5, r5, r4
 8016b84:	1963      	adds	r3, r4, r5
 8016b86:	42bb      	cmp	r3, r7
 8016b88:	db07      	blt.n	8016b9a <__s2b+0x6a>
 8016b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016b8e:	0052      	lsls	r2, r2, #1
 8016b90:	3101      	adds	r1, #1
 8016b92:	e7d9      	b.n	8016b48 <__s2b+0x18>
 8016b94:	340a      	adds	r4, #10
 8016b96:	2509      	movs	r5, #9
 8016b98:	e7f3      	b.n	8016b82 <__s2b+0x52>
 8016b9a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016b9e:	4601      	mov	r1, r0
 8016ba0:	3b30      	subs	r3, #48	; 0x30
 8016ba2:	220a      	movs	r2, #10
 8016ba4:	4630      	mov	r0, r6
 8016ba6:	f7ff ff88 	bl	8016aba <__multadd>
 8016baa:	e7eb      	b.n	8016b84 <__s2b+0x54>

08016bac <__hi0bits>:
 8016bac:	0c02      	lsrs	r2, r0, #16
 8016bae:	0412      	lsls	r2, r2, #16
 8016bb0:	4603      	mov	r3, r0
 8016bb2:	b9b2      	cbnz	r2, 8016be2 <__hi0bits+0x36>
 8016bb4:	0403      	lsls	r3, r0, #16
 8016bb6:	2010      	movs	r0, #16
 8016bb8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016bbc:	bf04      	itt	eq
 8016bbe:	021b      	lsleq	r3, r3, #8
 8016bc0:	3008      	addeq	r0, #8
 8016bc2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016bc6:	bf04      	itt	eq
 8016bc8:	011b      	lsleq	r3, r3, #4
 8016bca:	3004      	addeq	r0, #4
 8016bcc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016bd0:	bf04      	itt	eq
 8016bd2:	009b      	lsleq	r3, r3, #2
 8016bd4:	3002      	addeq	r0, #2
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	db06      	blt.n	8016be8 <__hi0bits+0x3c>
 8016bda:	005b      	lsls	r3, r3, #1
 8016bdc:	d503      	bpl.n	8016be6 <__hi0bits+0x3a>
 8016bde:	3001      	adds	r0, #1
 8016be0:	4770      	bx	lr
 8016be2:	2000      	movs	r0, #0
 8016be4:	e7e8      	b.n	8016bb8 <__hi0bits+0xc>
 8016be6:	2020      	movs	r0, #32
 8016be8:	4770      	bx	lr

08016bea <__lo0bits>:
 8016bea:	6803      	ldr	r3, [r0, #0]
 8016bec:	f013 0207 	ands.w	r2, r3, #7
 8016bf0:	4601      	mov	r1, r0
 8016bf2:	d00b      	beq.n	8016c0c <__lo0bits+0x22>
 8016bf4:	07da      	lsls	r2, r3, #31
 8016bf6:	d423      	bmi.n	8016c40 <__lo0bits+0x56>
 8016bf8:	0798      	lsls	r0, r3, #30
 8016bfa:	bf49      	itett	mi
 8016bfc:	085b      	lsrmi	r3, r3, #1
 8016bfe:	089b      	lsrpl	r3, r3, #2
 8016c00:	2001      	movmi	r0, #1
 8016c02:	600b      	strmi	r3, [r1, #0]
 8016c04:	bf5c      	itt	pl
 8016c06:	600b      	strpl	r3, [r1, #0]
 8016c08:	2002      	movpl	r0, #2
 8016c0a:	4770      	bx	lr
 8016c0c:	b298      	uxth	r0, r3
 8016c0e:	b9a8      	cbnz	r0, 8016c3c <__lo0bits+0x52>
 8016c10:	0c1b      	lsrs	r3, r3, #16
 8016c12:	2010      	movs	r0, #16
 8016c14:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016c18:	bf04      	itt	eq
 8016c1a:	0a1b      	lsreq	r3, r3, #8
 8016c1c:	3008      	addeq	r0, #8
 8016c1e:	071a      	lsls	r2, r3, #28
 8016c20:	bf04      	itt	eq
 8016c22:	091b      	lsreq	r3, r3, #4
 8016c24:	3004      	addeq	r0, #4
 8016c26:	079a      	lsls	r2, r3, #30
 8016c28:	bf04      	itt	eq
 8016c2a:	089b      	lsreq	r3, r3, #2
 8016c2c:	3002      	addeq	r0, #2
 8016c2e:	07da      	lsls	r2, r3, #31
 8016c30:	d402      	bmi.n	8016c38 <__lo0bits+0x4e>
 8016c32:	085b      	lsrs	r3, r3, #1
 8016c34:	d006      	beq.n	8016c44 <__lo0bits+0x5a>
 8016c36:	3001      	adds	r0, #1
 8016c38:	600b      	str	r3, [r1, #0]
 8016c3a:	4770      	bx	lr
 8016c3c:	4610      	mov	r0, r2
 8016c3e:	e7e9      	b.n	8016c14 <__lo0bits+0x2a>
 8016c40:	2000      	movs	r0, #0
 8016c42:	4770      	bx	lr
 8016c44:	2020      	movs	r0, #32
 8016c46:	4770      	bx	lr

08016c48 <__i2b>:
 8016c48:	b510      	push	{r4, lr}
 8016c4a:	460c      	mov	r4, r1
 8016c4c:	2101      	movs	r1, #1
 8016c4e:	f7ff fee9 	bl	8016a24 <_Balloc>
 8016c52:	2201      	movs	r2, #1
 8016c54:	6144      	str	r4, [r0, #20]
 8016c56:	6102      	str	r2, [r0, #16]
 8016c58:	bd10      	pop	{r4, pc}

08016c5a <__multiply>:
 8016c5a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c5e:	4614      	mov	r4, r2
 8016c60:	690a      	ldr	r2, [r1, #16]
 8016c62:	6923      	ldr	r3, [r4, #16]
 8016c64:	429a      	cmp	r2, r3
 8016c66:	bfb8      	it	lt
 8016c68:	460b      	movlt	r3, r1
 8016c6a:	4688      	mov	r8, r1
 8016c6c:	bfbc      	itt	lt
 8016c6e:	46a0      	movlt	r8, r4
 8016c70:	461c      	movlt	r4, r3
 8016c72:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016c76:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016c7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016c7e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016c82:	eb07 0609 	add.w	r6, r7, r9
 8016c86:	42b3      	cmp	r3, r6
 8016c88:	bfb8      	it	lt
 8016c8a:	3101      	addlt	r1, #1
 8016c8c:	f7ff feca 	bl	8016a24 <_Balloc>
 8016c90:	f100 0514 	add.w	r5, r0, #20
 8016c94:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016c98:	462b      	mov	r3, r5
 8016c9a:	2200      	movs	r2, #0
 8016c9c:	4573      	cmp	r3, lr
 8016c9e:	d316      	bcc.n	8016cce <__multiply+0x74>
 8016ca0:	f104 0214 	add.w	r2, r4, #20
 8016ca4:	f108 0114 	add.w	r1, r8, #20
 8016ca8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016cac:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016cb0:	9300      	str	r3, [sp, #0]
 8016cb2:	9b00      	ldr	r3, [sp, #0]
 8016cb4:	9201      	str	r2, [sp, #4]
 8016cb6:	4293      	cmp	r3, r2
 8016cb8:	d80c      	bhi.n	8016cd4 <__multiply+0x7a>
 8016cba:	2e00      	cmp	r6, #0
 8016cbc:	dd03      	ble.n	8016cc6 <__multiply+0x6c>
 8016cbe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	d05d      	beq.n	8016d82 <__multiply+0x128>
 8016cc6:	6106      	str	r6, [r0, #16]
 8016cc8:	b003      	add	sp, #12
 8016cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cce:	f843 2b04 	str.w	r2, [r3], #4
 8016cd2:	e7e3      	b.n	8016c9c <__multiply+0x42>
 8016cd4:	f8b2 b000 	ldrh.w	fp, [r2]
 8016cd8:	f1bb 0f00 	cmp.w	fp, #0
 8016cdc:	d023      	beq.n	8016d26 <__multiply+0xcc>
 8016cde:	4689      	mov	r9, r1
 8016ce0:	46ac      	mov	ip, r5
 8016ce2:	f04f 0800 	mov.w	r8, #0
 8016ce6:	f859 4b04 	ldr.w	r4, [r9], #4
 8016cea:	f8dc a000 	ldr.w	sl, [ip]
 8016cee:	b2a3      	uxth	r3, r4
 8016cf0:	fa1f fa8a 	uxth.w	sl, sl
 8016cf4:	fb0b a303 	mla	r3, fp, r3, sl
 8016cf8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016cfc:	f8dc 4000 	ldr.w	r4, [ip]
 8016d00:	4443      	add	r3, r8
 8016d02:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016d06:	fb0b 840a 	mla	r4, fp, sl, r8
 8016d0a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016d0e:	46e2      	mov	sl, ip
 8016d10:	b29b      	uxth	r3, r3
 8016d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016d16:	454f      	cmp	r7, r9
 8016d18:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016d1c:	f84a 3b04 	str.w	r3, [sl], #4
 8016d20:	d82b      	bhi.n	8016d7a <__multiply+0x120>
 8016d22:	f8cc 8004 	str.w	r8, [ip, #4]
 8016d26:	9b01      	ldr	r3, [sp, #4]
 8016d28:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016d2c:	3204      	adds	r2, #4
 8016d2e:	f1ba 0f00 	cmp.w	sl, #0
 8016d32:	d020      	beq.n	8016d76 <__multiply+0x11c>
 8016d34:	682b      	ldr	r3, [r5, #0]
 8016d36:	4689      	mov	r9, r1
 8016d38:	46a8      	mov	r8, r5
 8016d3a:	f04f 0b00 	mov.w	fp, #0
 8016d3e:	f8b9 c000 	ldrh.w	ip, [r9]
 8016d42:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016d46:	fb0a 440c 	mla	r4, sl, ip, r4
 8016d4a:	445c      	add	r4, fp
 8016d4c:	46c4      	mov	ip, r8
 8016d4e:	b29b      	uxth	r3, r3
 8016d50:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016d54:	f84c 3b04 	str.w	r3, [ip], #4
 8016d58:	f859 3b04 	ldr.w	r3, [r9], #4
 8016d5c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016d60:	0c1b      	lsrs	r3, r3, #16
 8016d62:	fb0a b303 	mla	r3, sl, r3, fp
 8016d66:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016d6a:	454f      	cmp	r7, r9
 8016d6c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016d70:	d805      	bhi.n	8016d7e <__multiply+0x124>
 8016d72:	f8c8 3004 	str.w	r3, [r8, #4]
 8016d76:	3504      	adds	r5, #4
 8016d78:	e79b      	b.n	8016cb2 <__multiply+0x58>
 8016d7a:	46d4      	mov	ip, sl
 8016d7c:	e7b3      	b.n	8016ce6 <__multiply+0x8c>
 8016d7e:	46e0      	mov	r8, ip
 8016d80:	e7dd      	b.n	8016d3e <__multiply+0xe4>
 8016d82:	3e01      	subs	r6, #1
 8016d84:	e799      	b.n	8016cba <__multiply+0x60>
	...

08016d88 <__pow5mult>:
 8016d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016d8c:	4615      	mov	r5, r2
 8016d8e:	f012 0203 	ands.w	r2, r2, #3
 8016d92:	4606      	mov	r6, r0
 8016d94:	460f      	mov	r7, r1
 8016d96:	d007      	beq.n	8016da8 <__pow5mult+0x20>
 8016d98:	3a01      	subs	r2, #1
 8016d9a:	4c21      	ldr	r4, [pc, #132]	; (8016e20 <__pow5mult+0x98>)
 8016d9c:	2300      	movs	r3, #0
 8016d9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016da2:	f7ff fe8a 	bl	8016aba <__multadd>
 8016da6:	4607      	mov	r7, r0
 8016da8:	10ad      	asrs	r5, r5, #2
 8016daa:	d035      	beq.n	8016e18 <__pow5mult+0x90>
 8016dac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016dae:	b93c      	cbnz	r4, 8016dc0 <__pow5mult+0x38>
 8016db0:	2010      	movs	r0, #16
 8016db2:	f7ff fe1d 	bl	80169f0 <malloc>
 8016db6:	6270      	str	r0, [r6, #36]	; 0x24
 8016db8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016dbc:	6004      	str	r4, [r0, #0]
 8016dbe:	60c4      	str	r4, [r0, #12]
 8016dc0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016dc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016dc8:	b94c      	cbnz	r4, 8016dde <__pow5mult+0x56>
 8016dca:	f240 2171 	movw	r1, #625	; 0x271
 8016dce:	4630      	mov	r0, r6
 8016dd0:	f7ff ff3a 	bl	8016c48 <__i2b>
 8016dd4:	2300      	movs	r3, #0
 8016dd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8016dda:	4604      	mov	r4, r0
 8016ddc:	6003      	str	r3, [r0, #0]
 8016dde:	f04f 0800 	mov.w	r8, #0
 8016de2:	07eb      	lsls	r3, r5, #31
 8016de4:	d50a      	bpl.n	8016dfc <__pow5mult+0x74>
 8016de6:	4639      	mov	r1, r7
 8016de8:	4622      	mov	r2, r4
 8016dea:	4630      	mov	r0, r6
 8016dec:	f7ff ff35 	bl	8016c5a <__multiply>
 8016df0:	4639      	mov	r1, r7
 8016df2:	4681      	mov	r9, r0
 8016df4:	4630      	mov	r0, r6
 8016df6:	f7ff fe49 	bl	8016a8c <_Bfree>
 8016dfa:	464f      	mov	r7, r9
 8016dfc:	106d      	asrs	r5, r5, #1
 8016dfe:	d00b      	beq.n	8016e18 <__pow5mult+0x90>
 8016e00:	6820      	ldr	r0, [r4, #0]
 8016e02:	b938      	cbnz	r0, 8016e14 <__pow5mult+0x8c>
 8016e04:	4622      	mov	r2, r4
 8016e06:	4621      	mov	r1, r4
 8016e08:	4630      	mov	r0, r6
 8016e0a:	f7ff ff26 	bl	8016c5a <__multiply>
 8016e0e:	6020      	str	r0, [r4, #0]
 8016e10:	f8c0 8000 	str.w	r8, [r0]
 8016e14:	4604      	mov	r4, r0
 8016e16:	e7e4      	b.n	8016de2 <__pow5mult+0x5a>
 8016e18:	4638      	mov	r0, r7
 8016e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e1e:	bf00      	nop
 8016e20:	08018918 	.word	0x08018918

08016e24 <__lshift>:
 8016e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e28:	460c      	mov	r4, r1
 8016e2a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016e2e:	6923      	ldr	r3, [r4, #16]
 8016e30:	6849      	ldr	r1, [r1, #4]
 8016e32:	eb0a 0903 	add.w	r9, sl, r3
 8016e36:	68a3      	ldr	r3, [r4, #8]
 8016e38:	4607      	mov	r7, r0
 8016e3a:	4616      	mov	r6, r2
 8016e3c:	f109 0501 	add.w	r5, r9, #1
 8016e40:	42ab      	cmp	r3, r5
 8016e42:	db32      	blt.n	8016eaa <__lshift+0x86>
 8016e44:	4638      	mov	r0, r7
 8016e46:	f7ff fded 	bl	8016a24 <_Balloc>
 8016e4a:	2300      	movs	r3, #0
 8016e4c:	4680      	mov	r8, r0
 8016e4e:	f100 0114 	add.w	r1, r0, #20
 8016e52:	461a      	mov	r2, r3
 8016e54:	4553      	cmp	r3, sl
 8016e56:	db2b      	blt.n	8016eb0 <__lshift+0x8c>
 8016e58:	6920      	ldr	r0, [r4, #16]
 8016e5a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016e5e:	f104 0314 	add.w	r3, r4, #20
 8016e62:	f016 021f 	ands.w	r2, r6, #31
 8016e66:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016e6a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016e6e:	d025      	beq.n	8016ebc <__lshift+0x98>
 8016e70:	f1c2 0e20 	rsb	lr, r2, #32
 8016e74:	2000      	movs	r0, #0
 8016e76:	681e      	ldr	r6, [r3, #0]
 8016e78:	468a      	mov	sl, r1
 8016e7a:	4096      	lsls	r6, r2
 8016e7c:	4330      	orrs	r0, r6
 8016e7e:	f84a 0b04 	str.w	r0, [sl], #4
 8016e82:	f853 0b04 	ldr.w	r0, [r3], #4
 8016e86:	459c      	cmp	ip, r3
 8016e88:	fa20 f00e 	lsr.w	r0, r0, lr
 8016e8c:	d814      	bhi.n	8016eb8 <__lshift+0x94>
 8016e8e:	6048      	str	r0, [r1, #4]
 8016e90:	b108      	cbz	r0, 8016e96 <__lshift+0x72>
 8016e92:	f109 0502 	add.w	r5, r9, #2
 8016e96:	3d01      	subs	r5, #1
 8016e98:	4638      	mov	r0, r7
 8016e9a:	f8c8 5010 	str.w	r5, [r8, #16]
 8016e9e:	4621      	mov	r1, r4
 8016ea0:	f7ff fdf4 	bl	8016a8c <_Bfree>
 8016ea4:	4640      	mov	r0, r8
 8016ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016eaa:	3101      	adds	r1, #1
 8016eac:	005b      	lsls	r3, r3, #1
 8016eae:	e7c7      	b.n	8016e40 <__lshift+0x1c>
 8016eb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016eb4:	3301      	adds	r3, #1
 8016eb6:	e7cd      	b.n	8016e54 <__lshift+0x30>
 8016eb8:	4651      	mov	r1, sl
 8016eba:	e7dc      	b.n	8016e76 <__lshift+0x52>
 8016ebc:	3904      	subs	r1, #4
 8016ebe:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ec2:	f841 2f04 	str.w	r2, [r1, #4]!
 8016ec6:	459c      	cmp	ip, r3
 8016ec8:	d8f9      	bhi.n	8016ebe <__lshift+0x9a>
 8016eca:	e7e4      	b.n	8016e96 <__lshift+0x72>

08016ecc <__mcmp>:
 8016ecc:	6903      	ldr	r3, [r0, #16]
 8016ece:	690a      	ldr	r2, [r1, #16]
 8016ed0:	1a9b      	subs	r3, r3, r2
 8016ed2:	b530      	push	{r4, r5, lr}
 8016ed4:	d10c      	bne.n	8016ef0 <__mcmp+0x24>
 8016ed6:	0092      	lsls	r2, r2, #2
 8016ed8:	3014      	adds	r0, #20
 8016eda:	3114      	adds	r1, #20
 8016edc:	1884      	adds	r4, r0, r2
 8016ede:	4411      	add	r1, r2
 8016ee0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016ee4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016ee8:	4295      	cmp	r5, r2
 8016eea:	d003      	beq.n	8016ef4 <__mcmp+0x28>
 8016eec:	d305      	bcc.n	8016efa <__mcmp+0x2e>
 8016eee:	2301      	movs	r3, #1
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	bd30      	pop	{r4, r5, pc}
 8016ef4:	42a0      	cmp	r0, r4
 8016ef6:	d3f3      	bcc.n	8016ee0 <__mcmp+0x14>
 8016ef8:	e7fa      	b.n	8016ef0 <__mcmp+0x24>
 8016efa:	f04f 33ff 	mov.w	r3, #4294967295
 8016efe:	e7f7      	b.n	8016ef0 <__mcmp+0x24>

08016f00 <__mdiff>:
 8016f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f04:	460d      	mov	r5, r1
 8016f06:	4607      	mov	r7, r0
 8016f08:	4611      	mov	r1, r2
 8016f0a:	4628      	mov	r0, r5
 8016f0c:	4614      	mov	r4, r2
 8016f0e:	f7ff ffdd 	bl	8016ecc <__mcmp>
 8016f12:	1e06      	subs	r6, r0, #0
 8016f14:	d108      	bne.n	8016f28 <__mdiff+0x28>
 8016f16:	4631      	mov	r1, r6
 8016f18:	4638      	mov	r0, r7
 8016f1a:	f7ff fd83 	bl	8016a24 <_Balloc>
 8016f1e:	2301      	movs	r3, #1
 8016f20:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f28:	bfa4      	itt	ge
 8016f2a:	4623      	movge	r3, r4
 8016f2c:	462c      	movge	r4, r5
 8016f2e:	4638      	mov	r0, r7
 8016f30:	6861      	ldr	r1, [r4, #4]
 8016f32:	bfa6      	itte	ge
 8016f34:	461d      	movge	r5, r3
 8016f36:	2600      	movge	r6, #0
 8016f38:	2601      	movlt	r6, #1
 8016f3a:	f7ff fd73 	bl	8016a24 <_Balloc>
 8016f3e:	692b      	ldr	r3, [r5, #16]
 8016f40:	60c6      	str	r6, [r0, #12]
 8016f42:	6926      	ldr	r6, [r4, #16]
 8016f44:	f105 0914 	add.w	r9, r5, #20
 8016f48:	f104 0214 	add.w	r2, r4, #20
 8016f4c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016f50:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016f54:	f100 0514 	add.w	r5, r0, #20
 8016f58:	f04f 0e00 	mov.w	lr, #0
 8016f5c:	f852 ab04 	ldr.w	sl, [r2], #4
 8016f60:	f859 4b04 	ldr.w	r4, [r9], #4
 8016f64:	fa1e f18a 	uxtah	r1, lr, sl
 8016f68:	b2a3      	uxth	r3, r4
 8016f6a:	1ac9      	subs	r1, r1, r3
 8016f6c:	0c23      	lsrs	r3, r4, #16
 8016f6e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016f72:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016f76:	b289      	uxth	r1, r1
 8016f78:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016f7c:	45c8      	cmp	r8, r9
 8016f7e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016f82:	4694      	mov	ip, r2
 8016f84:	f845 3b04 	str.w	r3, [r5], #4
 8016f88:	d8e8      	bhi.n	8016f5c <__mdiff+0x5c>
 8016f8a:	45bc      	cmp	ip, r7
 8016f8c:	d304      	bcc.n	8016f98 <__mdiff+0x98>
 8016f8e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016f92:	b183      	cbz	r3, 8016fb6 <__mdiff+0xb6>
 8016f94:	6106      	str	r6, [r0, #16]
 8016f96:	e7c5      	b.n	8016f24 <__mdiff+0x24>
 8016f98:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016f9c:	fa1e f381 	uxtah	r3, lr, r1
 8016fa0:	141a      	asrs	r2, r3, #16
 8016fa2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016fa6:	b29b      	uxth	r3, r3
 8016fa8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016fac:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016fb0:	f845 3b04 	str.w	r3, [r5], #4
 8016fb4:	e7e9      	b.n	8016f8a <__mdiff+0x8a>
 8016fb6:	3e01      	subs	r6, #1
 8016fb8:	e7e9      	b.n	8016f8e <__mdiff+0x8e>
	...

08016fbc <__ulp>:
 8016fbc:	4b12      	ldr	r3, [pc, #72]	; (8017008 <__ulp+0x4c>)
 8016fbe:	ee10 2a90 	vmov	r2, s1
 8016fc2:	401a      	ands	r2, r3
 8016fc4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	dd04      	ble.n	8016fd6 <__ulp+0x1a>
 8016fcc:	2000      	movs	r0, #0
 8016fce:	4619      	mov	r1, r3
 8016fd0:	ec41 0b10 	vmov	d0, r0, r1
 8016fd4:	4770      	bx	lr
 8016fd6:	425b      	negs	r3, r3
 8016fd8:	151b      	asrs	r3, r3, #20
 8016fda:	2b13      	cmp	r3, #19
 8016fdc:	f04f 0000 	mov.w	r0, #0
 8016fe0:	f04f 0100 	mov.w	r1, #0
 8016fe4:	dc04      	bgt.n	8016ff0 <__ulp+0x34>
 8016fe6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016fea:	fa42 f103 	asr.w	r1, r2, r3
 8016fee:	e7ef      	b.n	8016fd0 <__ulp+0x14>
 8016ff0:	3b14      	subs	r3, #20
 8016ff2:	2b1e      	cmp	r3, #30
 8016ff4:	f04f 0201 	mov.w	r2, #1
 8016ff8:	bfda      	itte	le
 8016ffa:	f1c3 031f 	rsble	r3, r3, #31
 8016ffe:	fa02 f303 	lslle.w	r3, r2, r3
 8017002:	4613      	movgt	r3, r2
 8017004:	4618      	mov	r0, r3
 8017006:	e7e3      	b.n	8016fd0 <__ulp+0x14>
 8017008:	7ff00000 	.word	0x7ff00000

0801700c <__b2d>:
 801700c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801700e:	6905      	ldr	r5, [r0, #16]
 8017010:	f100 0714 	add.w	r7, r0, #20
 8017014:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017018:	1f2e      	subs	r6, r5, #4
 801701a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801701e:	4620      	mov	r0, r4
 8017020:	f7ff fdc4 	bl	8016bac <__hi0bits>
 8017024:	f1c0 0320 	rsb	r3, r0, #32
 8017028:	280a      	cmp	r0, #10
 801702a:	600b      	str	r3, [r1, #0]
 801702c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80170a4 <__b2d+0x98>
 8017030:	dc14      	bgt.n	801705c <__b2d+0x50>
 8017032:	f1c0 0e0b 	rsb	lr, r0, #11
 8017036:	fa24 f10e 	lsr.w	r1, r4, lr
 801703a:	42b7      	cmp	r7, r6
 801703c:	ea41 030c 	orr.w	r3, r1, ip
 8017040:	bf34      	ite	cc
 8017042:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017046:	2100      	movcs	r1, #0
 8017048:	3015      	adds	r0, #21
 801704a:	fa04 f000 	lsl.w	r0, r4, r0
 801704e:	fa21 f10e 	lsr.w	r1, r1, lr
 8017052:	ea40 0201 	orr.w	r2, r0, r1
 8017056:	ec43 2b10 	vmov	d0, r2, r3
 801705a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801705c:	42b7      	cmp	r7, r6
 801705e:	bf3a      	itte	cc
 8017060:	f1a5 0608 	subcc.w	r6, r5, #8
 8017064:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017068:	2100      	movcs	r1, #0
 801706a:	380b      	subs	r0, #11
 801706c:	d015      	beq.n	801709a <__b2d+0x8e>
 801706e:	4084      	lsls	r4, r0
 8017070:	f1c0 0520 	rsb	r5, r0, #32
 8017074:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8017078:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801707c:	42be      	cmp	r6, r7
 801707e:	fa21 fc05 	lsr.w	ip, r1, r5
 8017082:	ea44 030c 	orr.w	r3, r4, ip
 8017086:	bf8c      	ite	hi
 8017088:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801708c:	2400      	movls	r4, #0
 801708e:	fa01 f000 	lsl.w	r0, r1, r0
 8017092:	40ec      	lsrs	r4, r5
 8017094:	ea40 0204 	orr.w	r2, r0, r4
 8017098:	e7dd      	b.n	8017056 <__b2d+0x4a>
 801709a:	ea44 030c 	orr.w	r3, r4, ip
 801709e:	460a      	mov	r2, r1
 80170a0:	e7d9      	b.n	8017056 <__b2d+0x4a>
 80170a2:	bf00      	nop
 80170a4:	3ff00000 	.word	0x3ff00000

080170a8 <__d2b>:
 80170a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80170ac:	460e      	mov	r6, r1
 80170ae:	2101      	movs	r1, #1
 80170b0:	ec59 8b10 	vmov	r8, r9, d0
 80170b4:	4615      	mov	r5, r2
 80170b6:	f7ff fcb5 	bl	8016a24 <_Balloc>
 80170ba:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80170be:	4607      	mov	r7, r0
 80170c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80170c4:	bb34      	cbnz	r4, 8017114 <__d2b+0x6c>
 80170c6:	9301      	str	r3, [sp, #4]
 80170c8:	f1b8 0300 	subs.w	r3, r8, #0
 80170cc:	d027      	beq.n	801711e <__d2b+0x76>
 80170ce:	a802      	add	r0, sp, #8
 80170d0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80170d4:	f7ff fd89 	bl	8016bea <__lo0bits>
 80170d8:	9900      	ldr	r1, [sp, #0]
 80170da:	b1f0      	cbz	r0, 801711a <__d2b+0x72>
 80170dc:	9a01      	ldr	r2, [sp, #4]
 80170de:	f1c0 0320 	rsb	r3, r0, #32
 80170e2:	fa02 f303 	lsl.w	r3, r2, r3
 80170e6:	430b      	orrs	r3, r1
 80170e8:	40c2      	lsrs	r2, r0
 80170ea:	617b      	str	r3, [r7, #20]
 80170ec:	9201      	str	r2, [sp, #4]
 80170ee:	9b01      	ldr	r3, [sp, #4]
 80170f0:	61bb      	str	r3, [r7, #24]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	bf14      	ite	ne
 80170f6:	2102      	movne	r1, #2
 80170f8:	2101      	moveq	r1, #1
 80170fa:	6139      	str	r1, [r7, #16]
 80170fc:	b1c4      	cbz	r4, 8017130 <__d2b+0x88>
 80170fe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8017102:	4404      	add	r4, r0
 8017104:	6034      	str	r4, [r6, #0]
 8017106:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801710a:	6028      	str	r0, [r5, #0]
 801710c:	4638      	mov	r0, r7
 801710e:	b003      	add	sp, #12
 8017110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017114:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017118:	e7d5      	b.n	80170c6 <__d2b+0x1e>
 801711a:	6179      	str	r1, [r7, #20]
 801711c:	e7e7      	b.n	80170ee <__d2b+0x46>
 801711e:	a801      	add	r0, sp, #4
 8017120:	f7ff fd63 	bl	8016bea <__lo0bits>
 8017124:	9b01      	ldr	r3, [sp, #4]
 8017126:	617b      	str	r3, [r7, #20]
 8017128:	2101      	movs	r1, #1
 801712a:	6139      	str	r1, [r7, #16]
 801712c:	3020      	adds	r0, #32
 801712e:	e7e5      	b.n	80170fc <__d2b+0x54>
 8017130:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017134:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017138:	6030      	str	r0, [r6, #0]
 801713a:	6918      	ldr	r0, [r3, #16]
 801713c:	f7ff fd36 	bl	8016bac <__hi0bits>
 8017140:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017144:	e7e1      	b.n	801710a <__d2b+0x62>

08017146 <__ratio>:
 8017146:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801714a:	4688      	mov	r8, r1
 801714c:	4669      	mov	r1, sp
 801714e:	4681      	mov	r9, r0
 8017150:	f7ff ff5c 	bl	801700c <__b2d>
 8017154:	a901      	add	r1, sp, #4
 8017156:	4640      	mov	r0, r8
 8017158:	ec57 6b10 	vmov	r6, r7, d0
 801715c:	f7ff ff56 	bl	801700c <__b2d>
 8017160:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017164:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017168:	eba3 0c02 	sub.w	ip, r3, r2
 801716c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017170:	1a9b      	subs	r3, r3, r2
 8017172:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8017176:	ec5b ab10 	vmov	sl, fp, d0
 801717a:	2b00      	cmp	r3, #0
 801717c:	bfce      	itee	gt
 801717e:	463a      	movgt	r2, r7
 8017180:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017184:	465a      	movle	r2, fp
 8017186:	4659      	mov	r1, fp
 8017188:	463d      	mov	r5, r7
 801718a:	bfd4      	ite	le
 801718c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017190:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8017194:	4630      	mov	r0, r6
 8017196:	ee10 2a10 	vmov	r2, s0
 801719a:	460b      	mov	r3, r1
 801719c:	4629      	mov	r1, r5
 801719e:	f7e9 fb6d 	bl	800087c <__aeabi_ddiv>
 80171a2:	ec41 0b10 	vmov	d0, r0, r1
 80171a6:	b003      	add	sp, #12
 80171a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080171ac <__copybits>:
 80171ac:	3901      	subs	r1, #1
 80171ae:	b510      	push	{r4, lr}
 80171b0:	1149      	asrs	r1, r1, #5
 80171b2:	6914      	ldr	r4, [r2, #16]
 80171b4:	3101      	adds	r1, #1
 80171b6:	f102 0314 	add.w	r3, r2, #20
 80171ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80171be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80171c2:	42a3      	cmp	r3, r4
 80171c4:	4602      	mov	r2, r0
 80171c6:	d303      	bcc.n	80171d0 <__copybits+0x24>
 80171c8:	2300      	movs	r3, #0
 80171ca:	428a      	cmp	r2, r1
 80171cc:	d305      	bcc.n	80171da <__copybits+0x2e>
 80171ce:	bd10      	pop	{r4, pc}
 80171d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80171d4:	f840 2b04 	str.w	r2, [r0], #4
 80171d8:	e7f3      	b.n	80171c2 <__copybits+0x16>
 80171da:	f842 3b04 	str.w	r3, [r2], #4
 80171de:	e7f4      	b.n	80171ca <__copybits+0x1e>

080171e0 <__any_on>:
 80171e0:	f100 0214 	add.w	r2, r0, #20
 80171e4:	6900      	ldr	r0, [r0, #16]
 80171e6:	114b      	asrs	r3, r1, #5
 80171e8:	4298      	cmp	r0, r3
 80171ea:	b510      	push	{r4, lr}
 80171ec:	db11      	blt.n	8017212 <__any_on+0x32>
 80171ee:	dd0a      	ble.n	8017206 <__any_on+0x26>
 80171f0:	f011 011f 	ands.w	r1, r1, #31
 80171f4:	d007      	beq.n	8017206 <__any_on+0x26>
 80171f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80171fa:	fa24 f001 	lsr.w	r0, r4, r1
 80171fe:	fa00 f101 	lsl.w	r1, r0, r1
 8017202:	428c      	cmp	r4, r1
 8017204:	d10b      	bne.n	801721e <__any_on+0x3e>
 8017206:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801720a:	4293      	cmp	r3, r2
 801720c:	d803      	bhi.n	8017216 <__any_on+0x36>
 801720e:	2000      	movs	r0, #0
 8017210:	bd10      	pop	{r4, pc}
 8017212:	4603      	mov	r3, r0
 8017214:	e7f7      	b.n	8017206 <__any_on+0x26>
 8017216:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801721a:	2900      	cmp	r1, #0
 801721c:	d0f5      	beq.n	801720a <__any_on+0x2a>
 801721e:	2001      	movs	r0, #1
 8017220:	e7f6      	b.n	8017210 <__any_on+0x30>

08017222 <_calloc_r>:
 8017222:	b538      	push	{r3, r4, r5, lr}
 8017224:	fb02 f401 	mul.w	r4, r2, r1
 8017228:	4621      	mov	r1, r4
 801722a:	f000 f857 	bl	80172dc <_malloc_r>
 801722e:	4605      	mov	r5, r0
 8017230:	b118      	cbz	r0, 801723a <_calloc_r+0x18>
 8017232:	4622      	mov	r2, r4
 8017234:	2100      	movs	r1, #0
 8017236:	f7fc fcaa 	bl	8013b8e <memset>
 801723a:	4628      	mov	r0, r5
 801723c:	bd38      	pop	{r3, r4, r5, pc}
	...

08017240 <_free_r>:
 8017240:	b538      	push	{r3, r4, r5, lr}
 8017242:	4605      	mov	r5, r0
 8017244:	2900      	cmp	r1, #0
 8017246:	d045      	beq.n	80172d4 <_free_r+0x94>
 8017248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801724c:	1f0c      	subs	r4, r1, #4
 801724e:	2b00      	cmp	r3, #0
 8017250:	bfb8      	it	lt
 8017252:	18e4      	addlt	r4, r4, r3
 8017254:	f000 fe30 	bl	8017eb8 <__malloc_lock>
 8017258:	4a1f      	ldr	r2, [pc, #124]	; (80172d8 <_free_r+0x98>)
 801725a:	6813      	ldr	r3, [r2, #0]
 801725c:	4610      	mov	r0, r2
 801725e:	b933      	cbnz	r3, 801726e <_free_r+0x2e>
 8017260:	6063      	str	r3, [r4, #4]
 8017262:	6014      	str	r4, [r2, #0]
 8017264:	4628      	mov	r0, r5
 8017266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801726a:	f000 be26 	b.w	8017eba <__malloc_unlock>
 801726e:	42a3      	cmp	r3, r4
 8017270:	d90c      	bls.n	801728c <_free_r+0x4c>
 8017272:	6821      	ldr	r1, [r4, #0]
 8017274:	1862      	adds	r2, r4, r1
 8017276:	4293      	cmp	r3, r2
 8017278:	bf04      	itt	eq
 801727a:	681a      	ldreq	r2, [r3, #0]
 801727c:	685b      	ldreq	r3, [r3, #4]
 801727e:	6063      	str	r3, [r4, #4]
 8017280:	bf04      	itt	eq
 8017282:	1852      	addeq	r2, r2, r1
 8017284:	6022      	streq	r2, [r4, #0]
 8017286:	6004      	str	r4, [r0, #0]
 8017288:	e7ec      	b.n	8017264 <_free_r+0x24>
 801728a:	4613      	mov	r3, r2
 801728c:	685a      	ldr	r2, [r3, #4]
 801728e:	b10a      	cbz	r2, 8017294 <_free_r+0x54>
 8017290:	42a2      	cmp	r2, r4
 8017292:	d9fa      	bls.n	801728a <_free_r+0x4a>
 8017294:	6819      	ldr	r1, [r3, #0]
 8017296:	1858      	adds	r0, r3, r1
 8017298:	42a0      	cmp	r0, r4
 801729a:	d10b      	bne.n	80172b4 <_free_r+0x74>
 801729c:	6820      	ldr	r0, [r4, #0]
 801729e:	4401      	add	r1, r0
 80172a0:	1858      	adds	r0, r3, r1
 80172a2:	4282      	cmp	r2, r0
 80172a4:	6019      	str	r1, [r3, #0]
 80172a6:	d1dd      	bne.n	8017264 <_free_r+0x24>
 80172a8:	6810      	ldr	r0, [r2, #0]
 80172aa:	6852      	ldr	r2, [r2, #4]
 80172ac:	605a      	str	r2, [r3, #4]
 80172ae:	4401      	add	r1, r0
 80172b0:	6019      	str	r1, [r3, #0]
 80172b2:	e7d7      	b.n	8017264 <_free_r+0x24>
 80172b4:	d902      	bls.n	80172bc <_free_r+0x7c>
 80172b6:	230c      	movs	r3, #12
 80172b8:	602b      	str	r3, [r5, #0]
 80172ba:	e7d3      	b.n	8017264 <_free_r+0x24>
 80172bc:	6820      	ldr	r0, [r4, #0]
 80172be:	1821      	adds	r1, r4, r0
 80172c0:	428a      	cmp	r2, r1
 80172c2:	bf04      	itt	eq
 80172c4:	6811      	ldreq	r1, [r2, #0]
 80172c6:	6852      	ldreq	r2, [r2, #4]
 80172c8:	6062      	str	r2, [r4, #4]
 80172ca:	bf04      	itt	eq
 80172cc:	1809      	addeq	r1, r1, r0
 80172ce:	6021      	streq	r1, [r4, #0]
 80172d0:	605c      	str	r4, [r3, #4]
 80172d2:	e7c7      	b.n	8017264 <_free_r+0x24>
 80172d4:	bd38      	pop	{r3, r4, r5, pc}
 80172d6:	bf00      	nop
 80172d8:	2003c494 	.word	0x2003c494

080172dc <_malloc_r>:
 80172dc:	b570      	push	{r4, r5, r6, lr}
 80172de:	1ccd      	adds	r5, r1, #3
 80172e0:	f025 0503 	bic.w	r5, r5, #3
 80172e4:	3508      	adds	r5, #8
 80172e6:	2d0c      	cmp	r5, #12
 80172e8:	bf38      	it	cc
 80172ea:	250c      	movcc	r5, #12
 80172ec:	2d00      	cmp	r5, #0
 80172ee:	4606      	mov	r6, r0
 80172f0:	db01      	blt.n	80172f6 <_malloc_r+0x1a>
 80172f2:	42a9      	cmp	r1, r5
 80172f4:	d903      	bls.n	80172fe <_malloc_r+0x22>
 80172f6:	230c      	movs	r3, #12
 80172f8:	6033      	str	r3, [r6, #0]
 80172fa:	2000      	movs	r0, #0
 80172fc:	bd70      	pop	{r4, r5, r6, pc}
 80172fe:	f000 fddb 	bl	8017eb8 <__malloc_lock>
 8017302:	4a21      	ldr	r2, [pc, #132]	; (8017388 <_malloc_r+0xac>)
 8017304:	6814      	ldr	r4, [r2, #0]
 8017306:	4621      	mov	r1, r4
 8017308:	b991      	cbnz	r1, 8017330 <_malloc_r+0x54>
 801730a:	4c20      	ldr	r4, [pc, #128]	; (801738c <_malloc_r+0xb0>)
 801730c:	6823      	ldr	r3, [r4, #0]
 801730e:	b91b      	cbnz	r3, 8017318 <_malloc_r+0x3c>
 8017310:	4630      	mov	r0, r6
 8017312:	f000 fc91 	bl	8017c38 <_sbrk_r>
 8017316:	6020      	str	r0, [r4, #0]
 8017318:	4629      	mov	r1, r5
 801731a:	4630      	mov	r0, r6
 801731c:	f000 fc8c 	bl	8017c38 <_sbrk_r>
 8017320:	1c43      	adds	r3, r0, #1
 8017322:	d124      	bne.n	801736e <_malloc_r+0x92>
 8017324:	230c      	movs	r3, #12
 8017326:	6033      	str	r3, [r6, #0]
 8017328:	4630      	mov	r0, r6
 801732a:	f000 fdc6 	bl	8017eba <__malloc_unlock>
 801732e:	e7e4      	b.n	80172fa <_malloc_r+0x1e>
 8017330:	680b      	ldr	r3, [r1, #0]
 8017332:	1b5b      	subs	r3, r3, r5
 8017334:	d418      	bmi.n	8017368 <_malloc_r+0x8c>
 8017336:	2b0b      	cmp	r3, #11
 8017338:	d90f      	bls.n	801735a <_malloc_r+0x7e>
 801733a:	600b      	str	r3, [r1, #0]
 801733c:	50cd      	str	r5, [r1, r3]
 801733e:	18cc      	adds	r4, r1, r3
 8017340:	4630      	mov	r0, r6
 8017342:	f000 fdba 	bl	8017eba <__malloc_unlock>
 8017346:	f104 000b 	add.w	r0, r4, #11
 801734a:	1d23      	adds	r3, r4, #4
 801734c:	f020 0007 	bic.w	r0, r0, #7
 8017350:	1ac3      	subs	r3, r0, r3
 8017352:	d0d3      	beq.n	80172fc <_malloc_r+0x20>
 8017354:	425a      	negs	r2, r3
 8017356:	50e2      	str	r2, [r4, r3]
 8017358:	e7d0      	b.n	80172fc <_malloc_r+0x20>
 801735a:	428c      	cmp	r4, r1
 801735c:	684b      	ldr	r3, [r1, #4]
 801735e:	bf16      	itet	ne
 8017360:	6063      	strne	r3, [r4, #4]
 8017362:	6013      	streq	r3, [r2, #0]
 8017364:	460c      	movne	r4, r1
 8017366:	e7eb      	b.n	8017340 <_malloc_r+0x64>
 8017368:	460c      	mov	r4, r1
 801736a:	6849      	ldr	r1, [r1, #4]
 801736c:	e7cc      	b.n	8017308 <_malloc_r+0x2c>
 801736e:	1cc4      	adds	r4, r0, #3
 8017370:	f024 0403 	bic.w	r4, r4, #3
 8017374:	42a0      	cmp	r0, r4
 8017376:	d005      	beq.n	8017384 <_malloc_r+0xa8>
 8017378:	1a21      	subs	r1, r4, r0
 801737a:	4630      	mov	r0, r6
 801737c:	f000 fc5c 	bl	8017c38 <_sbrk_r>
 8017380:	3001      	adds	r0, #1
 8017382:	d0cf      	beq.n	8017324 <_malloc_r+0x48>
 8017384:	6025      	str	r5, [r4, #0]
 8017386:	e7db      	b.n	8017340 <_malloc_r+0x64>
 8017388:	2003c494 	.word	0x2003c494
 801738c:	2003c498 	.word	0x2003c498

08017390 <__ssputs_r>:
 8017390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017394:	688e      	ldr	r6, [r1, #8]
 8017396:	429e      	cmp	r6, r3
 8017398:	4682      	mov	sl, r0
 801739a:	460c      	mov	r4, r1
 801739c:	4690      	mov	r8, r2
 801739e:	4699      	mov	r9, r3
 80173a0:	d837      	bhi.n	8017412 <__ssputs_r+0x82>
 80173a2:	898a      	ldrh	r2, [r1, #12]
 80173a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80173a8:	d031      	beq.n	801740e <__ssputs_r+0x7e>
 80173aa:	6825      	ldr	r5, [r4, #0]
 80173ac:	6909      	ldr	r1, [r1, #16]
 80173ae:	1a6f      	subs	r7, r5, r1
 80173b0:	6965      	ldr	r5, [r4, #20]
 80173b2:	2302      	movs	r3, #2
 80173b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80173b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80173bc:	f109 0301 	add.w	r3, r9, #1
 80173c0:	443b      	add	r3, r7
 80173c2:	429d      	cmp	r5, r3
 80173c4:	bf38      	it	cc
 80173c6:	461d      	movcc	r5, r3
 80173c8:	0553      	lsls	r3, r2, #21
 80173ca:	d530      	bpl.n	801742e <__ssputs_r+0x9e>
 80173cc:	4629      	mov	r1, r5
 80173ce:	f7ff ff85 	bl	80172dc <_malloc_r>
 80173d2:	4606      	mov	r6, r0
 80173d4:	b950      	cbnz	r0, 80173ec <__ssputs_r+0x5c>
 80173d6:	230c      	movs	r3, #12
 80173d8:	f8ca 3000 	str.w	r3, [sl]
 80173dc:	89a3      	ldrh	r3, [r4, #12]
 80173de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80173e2:	81a3      	strh	r3, [r4, #12]
 80173e4:	f04f 30ff 	mov.w	r0, #4294967295
 80173e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173ec:	463a      	mov	r2, r7
 80173ee:	6921      	ldr	r1, [r4, #16]
 80173f0:	f7fc fbc2 	bl	8013b78 <memcpy>
 80173f4:	89a3      	ldrh	r3, [r4, #12]
 80173f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80173fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80173fe:	81a3      	strh	r3, [r4, #12]
 8017400:	6126      	str	r6, [r4, #16]
 8017402:	6165      	str	r5, [r4, #20]
 8017404:	443e      	add	r6, r7
 8017406:	1bed      	subs	r5, r5, r7
 8017408:	6026      	str	r6, [r4, #0]
 801740a:	60a5      	str	r5, [r4, #8]
 801740c:	464e      	mov	r6, r9
 801740e:	454e      	cmp	r6, r9
 8017410:	d900      	bls.n	8017414 <__ssputs_r+0x84>
 8017412:	464e      	mov	r6, r9
 8017414:	4632      	mov	r2, r6
 8017416:	4641      	mov	r1, r8
 8017418:	6820      	ldr	r0, [r4, #0]
 801741a:	f000 fd34 	bl	8017e86 <memmove>
 801741e:	68a3      	ldr	r3, [r4, #8]
 8017420:	1b9b      	subs	r3, r3, r6
 8017422:	60a3      	str	r3, [r4, #8]
 8017424:	6823      	ldr	r3, [r4, #0]
 8017426:	441e      	add	r6, r3
 8017428:	6026      	str	r6, [r4, #0]
 801742a:	2000      	movs	r0, #0
 801742c:	e7dc      	b.n	80173e8 <__ssputs_r+0x58>
 801742e:	462a      	mov	r2, r5
 8017430:	f000 fd44 	bl	8017ebc <_realloc_r>
 8017434:	4606      	mov	r6, r0
 8017436:	2800      	cmp	r0, #0
 8017438:	d1e2      	bne.n	8017400 <__ssputs_r+0x70>
 801743a:	6921      	ldr	r1, [r4, #16]
 801743c:	4650      	mov	r0, sl
 801743e:	f7ff feff 	bl	8017240 <_free_r>
 8017442:	e7c8      	b.n	80173d6 <__ssputs_r+0x46>

08017444 <_svfiprintf_r>:
 8017444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017448:	461d      	mov	r5, r3
 801744a:	898b      	ldrh	r3, [r1, #12]
 801744c:	061f      	lsls	r7, r3, #24
 801744e:	b09d      	sub	sp, #116	; 0x74
 8017450:	4680      	mov	r8, r0
 8017452:	460c      	mov	r4, r1
 8017454:	4616      	mov	r6, r2
 8017456:	d50f      	bpl.n	8017478 <_svfiprintf_r+0x34>
 8017458:	690b      	ldr	r3, [r1, #16]
 801745a:	b96b      	cbnz	r3, 8017478 <_svfiprintf_r+0x34>
 801745c:	2140      	movs	r1, #64	; 0x40
 801745e:	f7ff ff3d 	bl	80172dc <_malloc_r>
 8017462:	6020      	str	r0, [r4, #0]
 8017464:	6120      	str	r0, [r4, #16]
 8017466:	b928      	cbnz	r0, 8017474 <_svfiprintf_r+0x30>
 8017468:	230c      	movs	r3, #12
 801746a:	f8c8 3000 	str.w	r3, [r8]
 801746e:	f04f 30ff 	mov.w	r0, #4294967295
 8017472:	e0c8      	b.n	8017606 <_svfiprintf_r+0x1c2>
 8017474:	2340      	movs	r3, #64	; 0x40
 8017476:	6163      	str	r3, [r4, #20]
 8017478:	2300      	movs	r3, #0
 801747a:	9309      	str	r3, [sp, #36]	; 0x24
 801747c:	2320      	movs	r3, #32
 801747e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017482:	2330      	movs	r3, #48	; 0x30
 8017484:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017488:	9503      	str	r5, [sp, #12]
 801748a:	f04f 0b01 	mov.w	fp, #1
 801748e:	4637      	mov	r7, r6
 8017490:	463d      	mov	r5, r7
 8017492:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017496:	b10b      	cbz	r3, 801749c <_svfiprintf_r+0x58>
 8017498:	2b25      	cmp	r3, #37	; 0x25
 801749a:	d13e      	bne.n	801751a <_svfiprintf_r+0xd6>
 801749c:	ebb7 0a06 	subs.w	sl, r7, r6
 80174a0:	d00b      	beq.n	80174ba <_svfiprintf_r+0x76>
 80174a2:	4653      	mov	r3, sl
 80174a4:	4632      	mov	r2, r6
 80174a6:	4621      	mov	r1, r4
 80174a8:	4640      	mov	r0, r8
 80174aa:	f7ff ff71 	bl	8017390 <__ssputs_r>
 80174ae:	3001      	adds	r0, #1
 80174b0:	f000 80a4 	beq.w	80175fc <_svfiprintf_r+0x1b8>
 80174b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80174b6:	4453      	add	r3, sl
 80174b8:	9309      	str	r3, [sp, #36]	; 0x24
 80174ba:	783b      	ldrb	r3, [r7, #0]
 80174bc:	2b00      	cmp	r3, #0
 80174be:	f000 809d 	beq.w	80175fc <_svfiprintf_r+0x1b8>
 80174c2:	2300      	movs	r3, #0
 80174c4:	f04f 32ff 	mov.w	r2, #4294967295
 80174c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80174cc:	9304      	str	r3, [sp, #16]
 80174ce:	9307      	str	r3, [sp, #28]
 80174d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80174d4:	931a      	str	r3, [sp, #104]	; 0x68
 80174d6:	462f      	mov	r7, r5
 80174d8:	2205      	movs	r2, #5
 80174da:	f817 1b01 	ldrb.w	r1, [r7], #1
 80174de:	4850      	ldr	r0, [pc, #320]	; (8017620 <_svfiprintf_r+0x1dc>)
 80174e0:	f7e8 fe96 	bl	8000210 <memchr>
 80174e4:	9b04      	ldr	r3, [sp, #16]
 80174e6:	b9d0      	cbnz	r0, 801751e <_svfiprintf_r+0xda>
 80174e8:	06d9      	lsls	r1, r3, #27
 80174ea:	bf44      	itt	mi
 80174ec:	2220      	movmi	r2, #32
 80174ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80174f2:	071a      	lsls	r2, r3, #28
 80174f4:	bf44      	itt	mi
 80174f6:	222b      	movmi	r2, #43	; 0x2b
 80174f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80174fc:	782a      	ldrb	r2, [r5, #0]
 80174fe:	2a2a      	cmp	r2, #42	; 0x2a
 8017500:	d015      	beq.n	801752e <_svfiprintf_r+0xea>
 8017502:	9a07      	ldr	r2, [sp, #28]
 8017504:	462f      	mov	r7, r5
 8017506:	2000      	movs	r0, #0
 8017508:	250a      	movs	r5, #10
 801750a:	4639      	mov	r1, r7
 801750c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017510:	3b30      	subs	r3, #48	; 0x30
 8017512:	2b09      	cmp	r3, #9
 8017514:	d94d      	bls.n	80175b2 <_svfiprintf_r+0x16e>
 8017516:	b1b8      	cbz	r0, 8017548 <_svfiprintf_r+0x104>
 8017518:	e00f      	b.n	801753a <_svfiprintf_r+0xf6>
 801751a:	462f      	mov	r7, r5
 801751c:	e7b8      	b.n	8017490 <_svfiprintf_r+0x4c>
 801751e:	4a40      	ldr	r2, [pc, #256]	; (8017620 <_svfiprintf_r+0x1dc>)
 8017520:	1a80      	subs	r0, r0, r2
 8017522:	fa0b f000 	lsl.w	r0, fp, r0
 8017526:	4318      	orrs	r0, r3
 8017528:	9004      	str	r0, [sp, #16]
 801752a:	463d      	mov	r5, r7
 801752c:	e7d3      	b.n	80174d6 <_svfiprintf_r+0x92>
 801752e:	9a03      	ldr	r2, [sp, #12]
 8017530:	1d11      	adds	r1, r2, #4
 8017532:	6812      	ldr	r2, [r2, #0]
 8017534:	9103      	str	r1, [sp, #12]
 8017536:	2a00      	cmp	r2, #0
 8017538:	db01      	blt.n	801753e <_svfiprintf_r+0xfa>
 801753a:	9207      	str	r2, [sp, #28]
 801753c:	e004      	b.n	8017548 <_svfiprintf_r+0x104>
 801753e:	4252      	negs	r2, r2
 8017540:	f043 0302 	orr.w	r3, r3, #2
 8017544:	9207      	str	r2, [sp, #28]
 8017546:	9304      	str	r3, [sp, #16]
 8017548:	783b      	ldrb	r3, [r7, #0]
 801754a:	2b2e      	cmp	r3, #46	; 0x2e
 801754c:	d10c      	bne.n	8017568 <_svfiprintf_r+0x124>
 801754e:	787b      	ldrb	r3, [r7, #1]
 8017550:	2b2a      	cmp	r3, #42	; 0x2a
 8017552:	d133      	bne.n	80175bc <_svfiprintf_r+0x178>
 8017554:	9b03      	ldr	r3, [sp, #12]
 8017556:	1d1a      	adds	r2, r3, #4
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	9203      	str	r2, [sp, #12]
 801755c:	2b00      	cmp	r3, #0
 801755e:	bfb8      	it	lt
 8017560:	f04f 33ff 	movlt.w	r3, #4294967295
 8017564:	3702      	adds	r7, #2
 8017566:	9305      	str	r3, [sp, #20]
 8017568:	4d2e      	ldr	r5, [pc, #184]	; (8017624 <_svfiprintf_r+0x1e0>)
 801756a:	7839      	ldrb	r1, [r7, #0]
 801756c:	2203      	movs	r2, #3
 801756e:	4628      	mov	r0, r5
 8017570:	f7e8 fe4e 	bl	8000210 <memchr>
 8017574:	b138      	cbz	r0, 8017586 <_svfiprintf_r+0x142>
 8017576:	2340      	movs	r3, #64	; 0x40
 8017578:	1b40      	subs	r0, r0, r5
 801757a:	fa03 f000 	lsl.w	r0, r3, r0
 801757e:	9b04      	ldr	r3, [sp, #16]
 8017580:	4303      	orrs	r3, r0
 8017582:	3701      	adds	r7, #1
 8017584:	9304      	str	r3, [sp, #16]
 8017586:	7839      	ldrb	r1, [r7, #0]
 8017588:	4827      	ldr	r0, [pc, #156]	; (8017628 <_svfiprintf_r+0x1e4>)
 801758a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801758e:	2206      	movs	r2, #6
 8017590:	1c7e      	adds	r6, r7, #1
 8017592:	f7e8 fe3d 	bl	8000210 <memchr>
 8017596:	2800      	cmp	r0, #0
 8017598:	d038      	beq.n	801760c <_svfiprintf_r+0x1c8>
 801759a:	4b24      	ldr	r3, [pc, #144]	; (801762c <_svfiprintf_r+0x1e8>)
 801759c:	bb13      	cbnz	r3, 80175e4 <_svfiprintf_r+0x1a0>
 801759e:	9b03      	ldr	r3, [sp, #12]
 80175a0:	3307      	adds	r3, #7
 80175a2:	f023 0307 	bic.w	r3, r3, #7
 80175a6:	3308      	adds	r3, #8
 80175a8:	9303      	str	r3, [sp, #12]
 80175aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80175ac:	444b      	add	r3, r9
 80175ae:	9309      	str	r3, [sp, #36]	; 0x24
 80175b0:	e76d      	b.n	801748e <_svfiprintf_r+0x4a>
 80175b2:	fb05 3202 	mla	r2, r5, r2, r3
 80175b6:	2001      	movs	r0, #1
 80175b8:	460f      	mov	r7, r1
 80175ba:	e7a6      	b.n	801750a <_svfiprintf_r+0xc6>
 80175bc:	2300      	movs	r3, #0
 80175be:	3701      	adds	r7, #1
 80175c0:	9305      	str	r3, [sp, #20]
 80175c2:	4619      	mov	r1, r3
 80175c4:	250a      	movs	r5, #10
 80175c6:	4638      	mov	r0, r7
 80175c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80175cc:	3a30      	subs	r2, #48	; 0x30
 80175ce:	2a09      	cmp	r2, #9
 80175d0:	d903      	bls.n	80175da <_svfiprintf_r+0x196>
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d0c8      	beq.n	8017568 <_svfiprintf_r+0x124>
 80175d6:	9105      	str	r1, [sp, #20]
 80175d8:	e7c6      	b.n	8017568 <_svfiprintf_r+0x124>
 80175da:	fb05 2101 	mla	r1, r5, r1, r2
 80175de:	2301      	movs	r3, #1
 80175e0:	4607      	mov	r7, r0
 80175e2:	e7f0      	b.n	80175c6 <_svfiprintf_r+0x182>
 80175e4:	ab03      	add	r3, sp, #12
 80175e6:	9300      	str	r3, [sp, #0]
 80175e8:	4622      	mov	r2, r4
 80175ea:	4b11      	ldr	r3, [pc, #68]	; (8017630 <_svfiprintf_r+0x1ec>)
 80175ec:	a904      	add	r1, sp, #16
 80175ee:	4640      	mov	r0, r8
 80175f0:	f7fc fb6a 	bl	8013cc8 <_printf_float>
 80175f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80175f8:	4681      	mov	r9, r0
 80175fa:	d1d6      	bne.n	80175aa <_svfiprintf_r+0x166>
 80175fc:	89a3      	ldrh	r3, [r4, #12]
 80175fe:	065b      	lsls	r3, r3, #25
 8017600:	f53f af35 	bmi.w	801746e <_svfiprintf_r+0x2a>
 8017604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017606:	b01d      	add	sp, #116	; 0x74
 8017608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801760c:	ab03      	add	r3, sp, #12
 801760e:	9300      	str	r3, [sp, #0]
 8017610:	4622      	mov	r2, r4
 8017612:	4b07      	ldr	r3, [pc, #28]	; (8017630 <_svfiprintf_r+0x1ec>)
 8017614:	a904      	add	r1, sp, #16
 8017616:	4640      	mov	r0, r8
 8017618:	f7fc fe0c 	bl	8014234 <_printf_i>
 801761c:	e7ea      	b.n	80175f4 <_svfiprintf_r+0x1b0>
 801761e:	bf00      	nop
 8017620:	08018924 	.word	0x08018924
 8017624:	0801892a 	.word	0x0801892a
 8017628:	0801892e 	.word	0x0801892e
 801762c:	08013cc9 	.word	0x08013cc9
 8017630:	08017391 	.word	0x08017391

08017634 <_sungetc_r>:
 8017634:	b538      	push	{r3, r4, r5, lr}
 8017636:	1c4b      	adds	r3, r1, #1
 8017638:	4614      	mov	r4, r2
 801763a:	d103      	bne.n	8017644 <_sungetc_r+0x10>
 801763c:	f04f 35ff 	mov.w	r5, #4294967295
 8017640:	4628      	mov	r0, r5
 8017642:	bd38      	pop	{r3, r4, r5, pc}
 8017644:	8993      	ldrh	r3, [r2, #12]
 8017646:	f023 0320 	bic.w	r3, r3, #32
 801764a:	8193      	strh	r3, [r2, #12]
 801764c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801764e:	6852      	ldr	r2, [r2, #4]
 8017650:	b2cd      	uxtb	r5, r1
 8017652:	b18b      	cbz	r3, 8017678 <_sungetc_r+0x44>
 8017654:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017656:	4293      	cmp	r3, r2
 8017658:	dd08      	ble.n	801766c <_sungetc_r+0x38>
 801765a:	6823      	ldr	r3, [r4, #0]
 801765c:	1e5a      	subs	r2, r3, #1
 801765e:	6022      	str	r2, [r4, #0]
 8017660:	f803 5c01 	strb.w	r5, [r3, #-1]
 8017664:	6863      	ldr	r3, [r4, #4]
 8017666:	3301      	adds	r3, #1
 8017668:	6063      	str	r3, [r4, #4]
 801766a:	e7e9      	b.n	8017640 <_sungetc_r+0xc>
 801766c:	4621      	mov	r1, r4
 801766e:	f000 fbc3 	bl	8017df8 <__submore>
 8017672:	2800      	cmp	r0, #0
 8017674:	d0f1      	beq.n	801765a <_sungetc_r+0x26>
 8017676:	e7e1      	b.n	801763c <_sungetc_r+0x8>
 8017678:	6921      	ldr	r1, [r4, #16]
 801767a:	6823      	ldr	r3, [r4, #0]
 801767c:	b151      	cbz	r1, 8017694 <_sungetc_r+0x60>
 801767e:	4299      	cmp	r1, r3
 8017680:	d208      	bcs.n	8017694 <_sungetc_r+0x60>
 8017682:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8017686:	42a9      	cmp	r1, r5
 8017688:	d104      	bne.n	8017694 <_sungetc_r+0x60>
 801768a:	3b01      	subs	r3, #1
 801768c:	3201      	adds	r2, #1
 801768e:	6023      	str	r3, [r4, #0]
 8017690:	6062      	str	r2, [r4, #4]
 8017692:	e7d5      	b.n	8017640 <_sungetc_r+0xc>
 8017694:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017698:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801769c:	6363      	str	r3, [r4, #52]	; 0x34
 801769e:	2303      	movs	r3, #3
 80176a0:	63a3      	str	r3, [r4, #56]	; 0x38
 80176a2:	4623      	mov	r3, r4
 80176a4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80176a8:	6023      	str	r3, [r4, #0]
 80176aa:	2301      	movs	r3, #1
 80176ac:	e7dc      	b.n	8017668 <_sungetc_r+0x34>

080176ae <__ssrefill_r>:
 80176ae:	b510      	push	{r4, lr}
 80176b0:	460c      	mov	r4, r1
 80176b2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80176b4:	b169      	cbz	r1, 80176d2 <__ssrefill_r+0x24>
 80176b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80176ba:	4299      	cmp	r1, r3
 80176bc:	d001      	beq.n	80176c2 <__ssrefill_r+0x14>
 80176be:	f7ff fdbf 	bl	8017240 <_free_r>
 80176c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80176c4:	6063      	str	r3, [r4, #4]
 80176c6:	2000      	movs	r0, #0
 80176c8:	6360      	str	r0, [r4, #52]	; 0x34
 80176ca:	b113      	cbz	r3, 80176d2 <__ssrefill_r+0x24>
 80176cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80176ce:	6023      	str	r3, [r4, #0]
 80176d0:	bd10      	pop	{r4, pc}
 80176d2:	6923      	ldr	r3, [r4, #16]
 80176d4:	6023      	str	r3, [r4, #0]
 80176d6:	2300      	movs	r3, #0
 80176d8:	6063      	str	r3, [r4, #4]
 80176da:	89a3      	ldrh	r3, [r4, #12]
 80176dc:	f043 0320 	orr.w	r3, r3, #32
 80176e0:	81a3      	strh	r3, [r4, #12]
 80176e2:	f04f 30ff 	mov.w	r0, #4294967295
 80176e6:	e7f3      	b.n	80176d0 <__ssrefill_r+0x22>

080176e8 <__ssvfiscanf_r>:
 80176e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176ec:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80176f0:	460c      	mov	r4, r1
 80176f2:	2100      	movs	r1, #0
 80176f4:	9144      	str	r1, [sp, #272]	; 0x110
 80176f6:	9145      	str	r1, [sp, #276]	; 0x114
 80176f8:	499f      	ldr	r1, [pc, #636]	; (8017978 <__ssvfiscanf_r+0x290>)
 80176fa:	91a0      	str	r1, [sp, #640]	; 0x280
 80176fc:	f10d 0804 	add.w	r8, sp, #4
 8017700:	499e      	ldr	r1, [pc, #632]	; (801797c <__ssvfiscanf_r+0x294>)
 8017702:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017980 <__ssvfiscanf_r+0x298>
 8017706:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801770a:	4606      	mov	r6, r0
 801770c:	4692      	mov	sl, r2
 801770e:	91a1      	str	r1, [sp, #644]	; 0x284
 8017710:	9300      	str	r3, [sp, #0]
 8017712:	270a      	movs	r7, #10
 8017714:	f89a 3000 	ldrb.w	r3, [sl]
 8017718:	2b00      	cmp	r3, #0
 801771a:	f000 812a 	beq.w	8017972 <__ssvfiscanf_r+0x28a>
 801771e:	4655      	mov	r5, sl
 8017720:	f7ff f948 	bl	80169b4 <__locale_ctype_ptr>
 8017724:	f815 bb01 	ldrb.w	fp, [r5], #1
 8017728:	4458      	add	r0, fp
 801772a:	7843      	ldrb	r3, [r0, #1]
 801772c:	f013 0308 	ands.w	r3, r3, #8
 8017730:	d01c      	beq.n	801776c <__ssvfiscanf_r+0x84>
 8017732:	6863      	ldr	r3, [r4, #4]
 8017734:	2b00      	cmp	r3, #0
 8017736:	dd12      	ble.n	801775e <__ssvfiscanf_r+0x76>
 8017738:	f7ff f93c 	bl	80169b4 <__locale_ctype_ptr>
 801773c:	6823      	ldr	r3, [r4, #0]
 801773e:	781a      	ldrb	r2, [r3, #0]
 8017740:	4410      	add	r0, r2
 8017742:	7842      	ldrb	r2, [r0, #1]
 8017744:	0712      	lsls	r2, r2, #28
 8017746:	d401      	bmi.n	801774c <__ssvfiscanf_r+0x64>
 8017748:	46aa      	mov	sl, r5
 801774a:	e7e3      	b.n	8017714 <__ssvfiscanf_r+0x2c>
 801774c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801774e:	3201      	adds	r2, #1
 8017750:	9245      	str	r2, [sp, #276]	; 0x114
 8017752:	6862      	ldr	r2, [r4, #4]
 8017754:	3301      	adds	r3, #1
 8017756:	3a01      	subs	r2, #1
 8017758:	6062      	str	r2, [r4, #4]
 801775a:	6023      	str	r3, [r4, #0]
 801775c:	e7e9      	b.n	8017732 <__ssvfiscanf_r+0x4a>
 801775e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017760:	4621      	mov	r1, r4
 8017762:	4630      	mov	r0, r6
 8017764:	4798      	blx	r3
 8017766:	2800      	cmp	r0, #0
 8017768:	d0e6      	beq.n	8017738 <__ssvfiscanf_r+0x50>
 801776a:	e7ed      	b.n	8017748 <__ssvfiscanf_r+0x60>
 801776c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8017770:	f040 8082 	bne.w	8017878 <__ssvfiscanf_r+0x190>
 8017774:	9343      	str	r3, [sp, #268]	; 0x10c
 8017776:	9341      	str	r3, [sp, #260]	; 0x104
 8017778:	f89a 3001 	ldrb.w	r3, [sl, #1]
 801777c:	2b2a      	cmp	r3, #42	; 0x2a
 801777e:	d103      	bne.n	8017788 <__ssvfiscanf_r+0xa0>
 8017780:	2310      	movs	r3, #16
 8017782:	9341      	str	r3, [sp, #260]	; 0x104
 8017784:	f10a 0502 	add.w	r5, sl, #2
 8017788:	46aa      	mov	sl, r5
 801778a:	f815 1b01 	ldrb.w	r1, [r5], #1
 801778e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8017792:	2a09      	cmp	r2, #9
 8017794:	d922      	bls.n	80177dc <__ssvfiscanf_r+0xf4>
 8017796:	2203      	movs	r2, #3
 8017798:	4879      	ldr	r0, [pc, #484]	; (8017980 <__ssvfiscanf_r+0x298>)
 801779a:	f7e8 fd39 	bl	8000210 <memchr>
 801779e:	b138      	cbz	r0, 80177b0 <__ssvfiscanf_r+0xc8>
 80177a0:	eba0 0309 	sub.w	r3, r0, r9
 80177a4:	2001      	movs	r0, #1
 80177a6:	4098      	lsls	r0, r3
 80177a8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80177aa:	4318      	orrs	r0, r3
 80177ac:	9041      	str	r0, [sp, #260]	; 0x104
 80177ae:	46aa      	mov	sl, r5
 80177b0:	f89a 3000 	ldrb.w	r3, [sl]
 80177b4:	2b67      	cmp	r3, #103	; 0x67
 80177b6:	f10a 0501 	add.w	r5, sl, #1
 80177ba:	d82b      	bhi.n	8017814 <__ssvfiscanf_r+0x12c>
 80177bc:	2b65      	cmp	r3, #101	; 0x65
 80177be:	f080 809f 	bcs.w	8017900 <__ssvfiscanf_r+0x218>
 80177c2:	2b47      	cmp	r3, #71	; 0x47
 80177c4:	d810      	bhi.n	80177e8 <__ssvfiscanf_r+0x100>
 80177c6:	2b45      	cmp	r3, #69	; 0x45
 80177c8:	f080 809a 	bcs.w	8017900 <__ssvfiscanf_r+0x218>
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d06c      	beq.n	80178aa <__ssvfiscanf_r+0x1c2>
 80177d0:	2b25      	cmp	r3, #37	; 0x25
 80177d2:	d051      	beq.n	8017878 <__ssvfiscanf_r+0x190>
 80177d4:	2303      	movs	r3, #3
 80177d6:	9347      	str	r3, [sp, #284]	; 0x11c
 80177d8:	9742      	str	r7, [sp, #264]	; 0x108
 80177da:	e027      	b.n	801782c <__ssvfiscanf_r+0x144>
 80177dc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80177de:	fb07 1303 	mla	r3, r7, r3, r1
 80177e2:	3b30      	subs	r3, #48	; 0x30
 80177e4:	9343      	str	r3, [sp, #268]	; 0x10c
 80177e6:	e7cf      	b.n	8017788 <__ssvfiscanf_r+0xa0>
 80177e8:	2b5b      	cmp	r3, #91	; 0x5b
 80177ea:	d06a      	beq.n	80178c2 <__ssvfiscanf_r+0x1da>
 80177ec:	d80c      	bhi.n	8017808 <__ssvfiscanf_r+0x120>
 80177ee:	2b58      	cmp	r3, #88	; 0x58
 80177f0:	d1f0      	bne.n	80177d4 <__ssvfiscanf_r+0xec>
 80177f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80177f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80177f8:	9241      	str	r2, [sp, #260]	; 0x104
 80177fa:	2210      	movs	r2, #16
 80177fc:	9242      	str	r2, [sp, #264]	; 0x108
 80177fe:	2b6e      	cmp	r3, #110	; 0x6e
 8017800:	bf8c      	ite	hi
 8017802:	2304      	movhi	r3, #4
 8017804:	2303      	movls	r3, #3
 8017806:	e010      	b.n	801782a <__ssvfiscanf_r+0x142>
 8017808:	2b63      	cmp	r3, #99	; 0x63
 801780a:	d065      	beq.n	80178d8 <__ssvfiscanf_r+0x1f0>
 801780c:	2b64      	cmp	r3, #100	; 0x64
 801780e:	d1e1      	bne.n	80177d4 <__ssvfiscanf_r+0xec>
 8017810:	9742      	str	r7, [sp, #264]	; 0x108
 8017812:	e7f4      	b.n	80177fe <__ssvfiscanf_r+0x116>
 8017814:	2b70      	cmp	r3, #112	; 0x70
 8017816:	d04b      	beq.n	80178b0 <__ssvfiscanf_r+0x1c8>
 8017818:	d826      	bhi.n	8017868 <__ssvfiscanf_r+0x180>
 801781a:	2b6e      	cmp	r3, #110	; 0x6e
 801781c:	d062      	beq.n	80178e4 <__ssvfiscanf_r+0x1fc>
 801781e:	d84c      	bhi.n	80178ba <__ssvfiscanf_r+0x1d2>
 8017820:	2b69      	cmp	r3, #105	; 0x69
 8017822:	d1d7      	bne.n	80177d4 <__ssvfiscanf_r+0xec>
 8017824:	2300      	movs	r3, #0
 8017826:	9342      	str	r3, [sp, #264]	; 0x108
 8017828:	2303      	movs	r3, #3
 801782a:	9347      	str	r3, [sp, #284]	; 0x11c
 801782c:	6863      	ldr	r3, [r4, #4]
 801782e:	2b00      	cmp	r3, #0
 8017830:	dd68      	ble.n	8017904 <__ssvfiscanf_r+0x21c>
 8017832:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017834:	0659      	lsls	r1, r3, #25
 8017836:	d407      	bmi.n	8017848 <__ssvfiscanf_r+0x160>
 8017838:	f7ff f8bc 	bl	80169b4 <__locale_ctype_ptr>
 801783c:	6823      	ldr	r3, [r4, #0]
 801783e:	781a      	ldrb	r2, [r3, #0]
 8017840:	4410      	add	r0, r2
 8017842:	7842      	ldrb	r2, [r0, #1]
 8017844:	0712      	lsls	r2, r2, #28
 8017846:	d464      	bmi.n	8017912 <__ssvfiscanf_r+0x22a>
 8017848:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801784a:	2b02      	cmp	r3, #2
 801784c:	dc73      	bgt.n	8017936 <__ssvfiscanf_r+0x24e>
 801784e:	466b      	mov	r3, sp
 8017850:	4622      	mov	r2, r4
 8017852:	a941      	add	r1, sp, #260	; 0x104
 8017854:	4630      	mov	r0, r6
 8017856:	f000 f897 	bl	8017988 <_scanf_chars>
 801785a:	2801      	cmp	r0, #1
 801785c:	f000 8089 	beq.w	8017972 <__ssvfiscanf_r+0x28a>
 8017860:	2802      	cmp	r0, #2
 8017862:	f47f af71 	bne.w	8017748 <__ssvfiscanf_r+0x60>
 8017866:	e01d      	b.n	80178a4 <__ssvfiscanf_r+0x1bc>
 8017868:	2b75      	cmp	r3, #117	; 0x75
 801786a:	d0d1      	beq.n	8017810 <__ssvfiscanf_r+0x128>
 801786c:	2b78      	cmp	r3, #120	; 0x78
 801786e:	d0c0      	beq.n	80177f2 <__ssvfiscanf_r+0x10a>
 8017870:	2b73      	cmp	r3, #115	; 0x73
 8017872:	d1af      	bne.n	80177d4 <__ssvfiscanf_r+0xec>
 8017874:	2302      	movs	r3, #2
 8017876:	e7d8      	b.n	801782a <__ssvfiscanf_r+0x142>
 8017878:	6863      	ldr	r3, [r4, #4]
 801787a:	2b00      	cmp	r3, #0
 801787c:	dd0c      	ble.n	8017898 <__ssvfiscanf_r+0x1b0>
 801787e:	6823      	ldr	r3, [r4, #0]
 8017880:	781a      	ldrb	r2, [r3, #0]
 8017882:	455a      	cmp	r2, fp
 8017884:	d175      	bne.n	8017972 <__ssvfiscanf_r+0x28a>
 8017886:	3301      	adds	r3, #1
 8017888:	6862      	ldr	r2, [r4, #4]
 801788a:	6023      	str	r3, [r4, #0]
 801788c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801788e:	3a01      	subs	r2, #1
 8017890:	3301      	adds	r3, #1
 8017892:	6062      	str	r2, [r4, #4]
 8017894:	9345      	str	r3, [sp, #276]	; 0x114
 8017896:	e757      	b.n	8017748 <__ssvfiscanf_r+0x60>
 8017898:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801789a:	4621      	mov	r1, r4
 801789c:	4630      	mov	r0, r6
 801789e:	4798      	blx	r3
 80178a0:	2800      	cmp	r0, #0
 80178a2:	d0ec      	beq.n	801787e <__ssvfiscanf_r+0x196>
 80178a4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80178a6:	2800      	cmp	r0, #0
 80178a8:	d159      	bne.n	801795e <__ssvfiscanf_r+0x276>
 80178aa:	f04f 30ff 	mov.w	r0, #4294967295
 80178ae:	e05c      	b.n	801796a <__ssvfiscanf_r+0x282>
 80178b0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80178b2:	f042 0220 	orr.w	r2, r2, #32
 80178b6:	9241      	str	r2, [sp, #260]	; 0x104
 80178b8:	e79b      	b.n	80177f2 <__ssvfiscanf_r+0x10a>
 80178ba:	2308      	movs	r3, #8
 80178bc:	9342      	str	r3, [sp, #264]	; 0x108
 80178be:	2304      	movs	r3, #4
 80178c0:	e7b3      	b.n	801782a <__ssvfiscanf_r+0x142>
 80178c2:	4629      	mov	r1, r5
 80178c4:	4640      	mov	r0, r8
 80178c6:	f000 f9c7 	bl	8017c58 <__sccl>
 80178ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80178cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178d0:	9341      	str	r3, [sp, #260]	; 0x104
 80178d2:	4605      	mov	r5, r0
 80178d4:	2301      	movs	r3, #1
 80178d6:	e7a8      	b.n	801782a <__ssvfiscanf_r+0x142>
 80178d8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80178da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178de:	9341      	str	r3, [sp, #260]	; 0x104
 80178e0:	2300      	movs	r3, #0
 80178e2:	e7a2      	b.n	801782a <__ssvfiscanf_r+0x142>
 80178e4:	9841      	ldr	r0, [sp, #260]	; 0x104
 80178e6:	06c3      	lsls	r3, r0, #27
 80178e8:	f53f af2e 	bmi.w	8017748 <__ssvfiscanf_r+0x60>
 80178ec:	9b00      	ldr	r3, [sp, #0]
 80178ee:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80178f0:	1d19      	adds	r1, r3, #4
 80178f2:	9100      	str	r1, [sp, #0]
 80178f4:	681b      	ldr	r3, [r3, #0]
 80178f6:	07c0      	lsls	r0, r0, #31
 80178f8:	bf4c      	ite	mi
 80178fa:	801a      	strhmi	r2, [r3, #0]
 80178fc:	601a      	strpl	r2, [r3, #0]
 80178fe:	e723      	b.n	8017748 <__ssvfiscanf_r+0x60>
 8017900:	2305      	movs	r3, #5
 8017902:	e792      	b.n	801782a <__ssvfiscanf_r+0x142>
 8017904:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017906:	4621      	mov	r1, r4
 8017908:	4630      	mov	r0, r6
 801790a:	4798      	blx	r3
 801790c:	2800      	cmp	r0, #0
 801790e:	d090      	beq.n	8017832 <__ssvfiscanf_r+0x14a>
 8017910:	e7c8      	b.n	80178a4 <__ssvfiscanf_r+0x1bc>
 8017912:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017914:	3201      	adds	r2, #1
 8017916:	9245      	str	r2, [sp, #276]	; 0x114
 8017918:	6862      	ldr	r2, [r4, #4]
 801791a:	3a01      	subs	r2, #1
 801791c:	2a00      	cmp	r2, #0
 801791e:	6062      	str	r2, [r4, #4]
 8017920:	dd02      	ble.n	8017928 <__ssvfiscanf_r+0x240>
 8017922:	3301      	adds	r3, #1
 8017924:	6023      	str	r3, [r4, #0]
 8017926:	e787      	b.n	8017838 <__ssvfiscanf_r+0x150>
 8017928:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801792a:	4621      	mov	r1, r4
 801792c:	4630      	mov	r0, r6
 801792e:	4798      	blx	r3
 8017930:	2800      	cmp	r0, #0
 8017932:	d081      	beq.n	8017838 <__ssvfiscanf_r+0x150>
 8017934:	e7b6      	b.n	80178a4 <__ssvfiscanf_r+0x1bc>
 8017936:	2b04      	cmp	r3, #4
 8017938:	dc06      	bgt.n	8017948 <__ssvfiscanf_r+0x260>
 801793a:	466b      	mov	r3, sp
 801793c:	4622      	mov	r2, r4
 801793e:	a941      	add	r1, sp, #260	; 0x104
 8017940:	4630      	mov	r0, r6
 8017942:	f000 f885 	bl	8017a50 <_scanf_i>
 8017946:	e788      	b.n	801785a <__ssvfiscanf_r+0x172>
 8017948:	4b0e      	ldr	r3, [pc, #56]	; (8017984 <__ssvfiscanf_r+0x29c>)
 801794a:	2b00      	cmp	r3, #0
 801794c:	f43f aefc 	beq.w	8017748 <__ssvfiscanf_r+0x60>
 8017950:	466b      	mov	r3, sp
 8017952:	4622      	mov	r2, r4
 8017954:	a941      	add	r1, sp, #260	; 0x104
 8017956:	4630      	mov	r0, r6
 8017958:	f7fc fd7e 	bl	8014458 <_scanf_float>
 801795c:	e77d      	b.n	801785a <__ssvfiscanf_r+0x172>
 801795e:	89a3      	ldrh	r3, [r4, #12]
 8017960:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017964:	bf18      	it	ne
 8017966:	f04f 30ff 	movne.w	r0, #4294967295
 801796a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801796e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017972:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017974:	e7f9      	b.n	801796a <__ssvfiscanf_r+0x282>
 8017976:	bf00      	nop
 8017978:	08017635 	.word	0x08017635
 801797c:	080176af 	.word	0x080176af
 8017980:	0801892a 	.word	0x0801892a
 8017984:	08014459 	.word	0x08014459

08017988 <_scanf_chars>:
 8017988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801798c:	4615      	mov	r5, r2
 801798e:	688a      	ldr	r2, [r1, #8]
 8017990:	4680      	mov	r8, r0
 8017992:	460c      	mov	r4, r1
 8017994:	b932      	cbnz	r2, 80179a4 <_scanf_chars+0x1c>
 8017996:	698a      	ldr	r2, [r1, #24]
 8017998:	2a00      	cmp	r2, #0
 801799a:	bf14      	ite	ne
 801799c:	f04f 32ff 	movne.w	r2, #4294967295
 80179a0:	2201      	moveq	r2, #1
 80179a2:	608a      	str	r2, [r1, #8]
 80179a4:	6822      	ldr	r2, [r4, #0]
 80179a6:	06d1      	lsls	r1, r2, #27
 80179a8:	bf5f      	itttt	pl
 80179aa:	681a      	ldrpl	r2, [r3, #0]
 80179ac:	1d11      	addpl	r1, r2, #4
 80179ae:	6019      	strpl	r1, [r3, #0]
 80179b0:	6817      	ldrpl	r7, [r2, #0]
 80179b2:	2600      	movs	r6, #0
 80179b4:	69a3      	ldr	r3, [r4, #24]
 80179b6:	b1db      	cbz	r3, 80179f0 <_scanf_chars+0x68>
 80179b8:	2b01      	cmp	r3, #1
 80179ba:	d107      	bne.n	80179cc <_scanf_chars+0x44>
 80179bc:	682b      	ldr	r3, [r5, #0]
 80179be:	6962      	ldr	r2, [r4, #20]
 80179c0:	781b      	ldrb	r3, [r3, #0]
 80179c2:	5cd3      	ldrb	r3, [r2, r3]
 80179c4:	b9a3      	cbnz	r3, 80179f0 <_scanf_chars+0x68>
 80179c6:	2e00      	cmp	r6, #0
 80179c8:	d132      	bne.n	8017a30 <_scanf_chars+0xa8>
 80179ca:	e006      	b.n	80179da <_scanf_chars+0x52>
 80179cc:	2b02      	cmp	r3, #2
 80179ce:	d007      	beq.n	80179e0 <_scanf_chars+0x58>
 80179d0:	2e00      	cmp	r6, #0
 80179d2:	d12d      	bne.n	8017a30 <_scanf_chars+0xa8>
 80179d4:	69a3      	ldr	r3, [r4, #24]
 80179d6:	2b01      	cmp	r3, #1
 80179d8:	d12a      	bne.n	8017a30 <_scanf_chars+0xa8>
 80179da:	2001      	movs	r0, #1
 80179dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80179e0:	f7fe ffe8 	bl	80169b4 <__locale_ctype_ptr>
 80179e4:	682b      	ldr	r3, [r5, #0]
 80179e6:	781b      	ldrb	r3, [r3, #0]
 80179e8:	4418      	add	r0, r3
 80179ea:	7843      	ldrb	r3, [r0, #1]
 80179ec:	071b      	lsls	r3, r3, #28
 80179ee:	d4ef      	bmi.n	80179d0 <_scanf_chars+0x48>
 80179f0:	6823      	ldr	r3, [r4, #0]
 80179f2:	06da      	lsls	r2, r3, #27
 80179f4:	bf5e      	ittt	pl
 80179f6:	682b      	ldrpl	r3, [r5, #0]
 80179f8:	781b      	ldrbpl	r3, [r3, #0]
 80179fa:	703b      	strbpl	r3, [r7, #0]
 80179fc:	682a      	ldr	r2, [r5, #0]
 80179fe:	686b      	ldr	r3, [r5, #4]
 8017a00:	f102 0201 	add.w	r2, r2, #1
 8017a04:	602a      	str	r2, [r5, #0]
 8017a06:	68a2      	ldr	r2, [r4, #8]
 8017a08:	f103 33ff 	add.w	r3, r3, #4294967295
 8017a0c:	f102 32ff 	add.w	r2, r2, #4294967295
 8017a10:	606b      	str	r3, [r5, #4]
 8017a12:	f106 0601 	add.w	r6, r6, #1
 8017a16:	bf58      	it	pl
 8017a18:	3701      	addpl	r7, #1
 8017a1a:	60a2      	str	r2, [r4, #8]
 8017a1c:	b142      	cbz	r2, 8017a30 <_scanf_chars+0xa8>
 8017a1e:	2b00      	cmp	r3, #0
 8017a20:	dcc8      	bgt.n	80179b4 <_scanf_chars+0x2c>
 8017a22:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017a26:	4629      	mov	r1, r5
 8017a28:	4640      	mov	r0, r8
 8017a2a:	4798      	blx	r3
 8017a2c:	2800      	cmp	r0, #0
 8017a2e:	d0c1      	beq.n	80179b4 <_scanf_chars+0x2c>
 8017a30:	6823      	ldr	r3, [r4, #0]
 8017a32:	f013 0310 	ands.w	r3, r3, #16
 8017a36:	d105      	bne.n	8017a44 <_scanf_chars+0xbc>
 8017a38:	68e2      	ldr	r2, [r4, #12]
 8017a3a:	3201      	adds	r2, #1
 8017a3c:	60e2      	str	r2, [r4, #12]
 8017a3e:	69a2      	ldr	r2, [r4, #24]
 8017a40:	b102      	cbz	r2, 8017a44 <_scanf_chars+0xbc>
 8017a42:	703b      	strb	r3, [r7, #0]
 8017a44:	6923      	ldr	r3, [r4, #16]
 8017a46:	441e      	add	r6, r3
 8017a48:	6126      	str	r6, [r4, #16]
 8017a4a:	2000      	movs	r0, #0
 8017a4c:	e7c6      	b.n	80179dc <_scanf_chars+0x54>
	...

08017a50 <_scanf_i>:
 8017a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a54:	469a      	mov	sl, r3
 8017a56:	4b74      	ldr	r3, [pc, #464]	; (8017c28 <_scanf_i+0x1d8>)
 8017a58:	460c      	mov	r4, r1
 8017a5a:	4683      	mov	fp, r0
 8017a5c:	4616      	mov	r6, r2
 8017a5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017a62:	b087      	sub	sp, #28
 8017a64:	ab03      	add	r3, sp, #12
 8017a66:	68a7      	ldr	r7, [r4, #8]
 8017a68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017a6c:	4b6f      	ldr	r3, [pc, #444]	; (8017c2c <_scanf_i+0x1dc>)
 8017a6e:	69a1      	ldr	r1, [r4, #24]
 8017a70:	4a6f      	ldr	r2, [pc, #444]	; (8017c30 <_scanf_i+0x1e0>)
 8017a72:	2903      	cmp	r1, #3
 8017a74:	bf08      	it	eq
 8017a76:	461a      	moveq	r2, r3
 8017a78:	1e7b      	subs	r3, r7, #1
 8017a7a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8017a7e:	bf84      	itt	hi
 8017a80:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017a84:	60a3      	strhi	r3, [r4, #8]
 8017a86:	6823      	ldr	r3, [r4, #0]
 8017a88:	9200      	str	r2, [sp, #0]
 8017a8a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017a8e:	bf88      	it	hi
 8017a90:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017a94:	f104 091c 	add.w	r9, r4, #28
 8017a98:	6023      	str	r3, [r4, #0]
 8017a9a:	bf8c      	ite	hi
 8017a9c:	197f      	addhi	r7, r7, r5
 8017a9e:	2700      	movls	r7, #0
 8017aa0:	464b      	mov	r3, r9
 8017aa2:	f04f 0800 	mov.w	r8, #0
 8017aa6:	9301      	str	r3, [sp, #4]
 8017aa8:	6831      	ldr	r1, [r6, #0]
 8017aaa:	ab03      	add	r3, sp, #12
 8017aac:	2202      	movs	r2, #2
 8017aae:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8017ab2:	7809      	ldrb	r1, [r1, #0]
 8017ab4:	f7e8 fbac 	bl	8000210 <memchr>
 8017ab8:	9b01      	ldr	r3, [sp, #4]
 8017aba:	b330      	cbz	r0, 8017b0a <_scanf_i+0xba>
 8017abc:	f1b8 0f01 	cmp.w	r8, #1
 8017ac0:	d15a      	bne.n	8017b78 <_scanf_i+0x128>
 8017ac2:	6862      	ldr	r2, [r4, #4]
 8017ac4:	b92a      	cbnz	r2, 8017ad2 <_scanf_i+0x82>
 8017ac6:	6822      	ldr	r2, [r4, #0]
 8017ac8:	2108      	movs	r1, #8
 8017aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017ace:	6061      	str	r1, [r4, #4]
 8017ad0:	6022      	str	r2, [r4, #0]
 8017ad2:	6822      	ldr	r2, [r4, #0]
 8017ad4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017ad8:	6022      	str	r2, [r4, #0]
 8017ada:	68a2      	ldr	r2, [r4, #8]
 8017adc:	1e51      	subs	r1, r2, #1
 8017ade:	60a1      	str	r1, [r4, #8]
 8017ae0:	b19a      	cbz	r2, 8017b0a <_scanf_i+0xba>
 8017ae2:	6832      	ldr	r2, [r6, #0]
 8017ae4:	1c51      	adds	r1, r2, #1
 8017ae6:	6031      	str	r1, [r6, #0]
 8017ae8:	7812      	ldrb	r2, [r2, #0]
 8017aea:	701a      	strb	r2, [r3, #0]
 8017aec:	1c5d      	adds	r5, r3, #1
 8017aee:	6873      	ldr	r3, [r6, #4]
 8017af0:	3b01      	subs	r3, #1
 8017af2:	2b00      	cmp	r3, #0
 8017af4:	6073      	str	r3, [r6, #4]
 8017af6:	dc07      	bgt.n	8017b08 <_scanf_i+0xb8>
 8017af8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017afc:	4631      	mov	r1, r6
 8017afe:	4658      	mov	r0, fp
 8017b00:	4798      	blx	r3
 8017b02:	2800      	cmp	r0, #0
 8017b04:	f040 8086 	bne.w	8017c14 <_scanf_i+0x1c4>
 8017b08:	462b      	mov	r3, r5
 8017b0a:	f108 0801 	add.w	r8, r8, #1
 8017b0e:	f1b8 0f03 	cmp.w	r8, #3
 8017b12:	d1c8      	bne.n	8017aa6 <_scanf_i+0x56>
 8017b14:	6862      	ldr	r2, [r4, #4]
 8017b16:	b90a      	cbnz	r2, 8017b1c <_scanf_i+0xcc>
 8017b18:	220a      	movs	r2, #10
 8017b1a:	6062      	str	r2, [r4, #4]
 8017b1c:	6862      	ldr	r2, [r4, #4]
 8017b1e:	4945      	ldr	r1, [pc, #276]	; (8017c34 <_scanf_i+0x1e4>)
 8017b20:	6960      	ldr	r0, [r4, #20]
 8017b22:	9301      	str	r3, [sp, #4]
 8017b24:	1a89      	subs	r1, r1, r2
 8017b26:	f000 f897 	bl	8017c58 <__sccl>
 8017b2a:	9b01      	ldr	r3, [sp, #4]
 8017b2c:	f04f 0800 	mov.w	r8, #0
 8017b30:	461d      	mov	r5, r3
 8017b32:	68a3      	ldr	r3, [r4, #8]
 8017b34:	6822      	ldr	r2, [r4, #0]
 8017b36:	2b00      	cmp	r3, #0
 8017b38:	d03a      	beq.n	8017bb0 <_scanf_i+0x160>
 8017b3a:	6831      	ldr	r1, [r6, #0]
 8017b3c:	6960      	ldr	r0, [r4, #20]
 8017b3e:	f891 c000 	ldrb.w	ip, [r1]
 8017b42:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017b46:	2800      	cmp	r0, #0
 8017b48:	d032      	beq.n	8017bb0 <_scanf_i+0x160>
 8017b4a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017b4e:	d121      	bne.n	8017b94 <_scanf_i+0x144>
 8017b50:	0510      	lsls	r0, r2, #20
 8017b52:	d51f      	bpl.n	8017b94 <_scanf_i+0x144>
 8017b54:	f108 0801 	add.w	r8, r8, #1
 8017b58:	b117      	cbz	r7, 8017b60 <_scanf_i+0x110>
 8017b5a:	3301      	adds	r3, #1
 8017b5c:	3f01      	subs	r7, #1
 8017b5e:	60a3      	str	r3, [r4, #8]
 8017b60:	6873      	ldr	r3, [r6, #4]
 8017b62:	3b01      	subs	r3, #1
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	6073      	str	r3, [r6, #4]
 8017b68:	dd1b      	ble.n	8017ba2 <_scanf_i+0x152>
 8017b6a:	6833      	ldr	r3, [r6, #0]
 8017b6c:	3301      	adds	r3, #1
 8017b6e:	6033      	str	r3, [r6, #0]
 8017b70:	68a3      	ldr	r3, [r4, #8]
 8017b72:	3b01      	subs	r3, #1
 8017b74:	60a3      	str	r3, [r4, #8]
 8017b76:	e7dc      	b.n	8017b32 <_scanf_i+0xe2>
 8017b78:	f1b8 0f02 	cmp.w	r8, #2
 8017b7c:	d1ad      	bne.n	8017ada <_scanf_i+0x8a>
 8017b7e:	6822      	ldr	r2, [r4, #0]
 8017b80:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017b84:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017b88:	d1bf      	bne.n	8017b0a <_scanf_i+0xba>
 8017b8a:	2110      	movs	r1, #16
 8017b8c:	6061      	str	r1, [r4, #4]
 8017b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017b92:	e7a1      	b.n	8017ad8 <_scanf_i+0x88>
 8017b94:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017b98:	6022      	str	r2, [r4, #0]
 8017b9a:	780b      	ldrb	r3, [r1, #0]
 8017b9c:	702b      	strb	r3, [r5, #0]
 8017b9e:	3501      	adds	r5, #1
 8017ba0:	e7de      	b.n	8017b60 <_scanf_i+0x110>
 8017ba2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017ba6:	4631      	mov	r1, r6
 8017ba8:	4658      	mov	r0, fp
 8017baa:	4798      	blx	r3
 8017bac:	2800      	cmp	r0, #0
 8017bae:	d0df      	beq.n	8017b70 <_scanf_i+0x120>
 8017bb0:	6823      	ldr	r3, [r4, #0]
 8017bb2:	05d9      	lsls	r1, r3, #23
 8017bb4:	d50c      	bpl.n	8017bd0 <_scanf_i+0x180>
 8017bb6:	454d      	cmp	r5, r9
 8017bb8:	d908      	bls.n	8017bcc <_scanf_i+0x17c>
 8017bba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017bbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017bc2:	4632      	mov	r2, r6
 8017bc4:	4658      	mov	r0, fp
 8017bc6:	4798      	blx	r3
 8017bc8:	1e6f      	subs	r7, r5, #1
 8017bca:	463d      	mov	r5, r7
 8017bcc:	454d      	cmp	r5, r9
 8017bce:	d029      	beq.n	8017c24 <_scanf_i+0x1d4>
 8017bd0:	6822      	ldr	r2, [r4, #0]
 8017bd2:	f012 0210 	ands.w	r2, r2, #16
 8017bd6:	d113      	bne.n	8017c00 <_scanf_i+0x1b0>
 8017bd8:	702a      	strb	r2, [r5, #0]
 8017bda:	6863      	ldr	r3, [r4, #4]
 8017bdc:	9e00      	ldr	r6, [sp, #0]
 8017bde:	4649      	mov	r1, r9
 8017be0:	4658      	mov	r0, fp
 8017be2:	47b0      	blx	r6
 8017be4:	f8da 3000 	ldr.w	r3, [sl]
 8017be8:	6821      	ldr	r1, [r4, #0]
 8017bea:	1d1a      	adds	r2, r3, #4
 8017bec:	f8ca 2000 	str.w	r2, [sl]
 8017bf0:	f011 0f20 	tst.w	r1, #32
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	d010      	beq.n	8017c1a <_scanf_i+0x1ca>
 8017bf8:	6018      	str	r0, [r3, #0]
 8017bfa:	68e3      	ldr	r3, [r4, #12]
 8017bfc:	3301      	adds	r3, #1
 8017bfe:	60e3      	str	r3, [r4, #12]
 8017c00:	eba5 0509 	sub.w	r5, r5, r9
 8017c04:	44a8      	add	r8, r5
 8017c06:	6925      	ldr	r5, [r4, #16]
 8017c08:	4445      	add	r5, r8
 8017c0a:	6125      	str	r5, [r4, #16]
 8017c0c:	2000      	movs	r0, #0
 8017c0e:	b007      	add	sp, #28
 8017c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c14:	f04f 0800 	mov.w	r8, #0
 8017c18:	e7ca      	b.n	8017bb0 <_scanf_i+0x160>
 8017c1a:	07ca      	lsls	r2, r1, #31
 8017c1c:	bf4c      	ite	mi
 8017c1e:	8018      	strhmi	r0, [r3, #0]
 8017c20:	6018      	strpl	r0, [r3, #0]
 8017c22:	e7ea      	b.n	8017bfa <_scanf_i+0x1aa>
 8017c24:	2001      	movs	r0, #1
 8017c26:	e7f2      	b.n	8017c0e <_scanf_i+0x1be>
 8017c28:	08018484 	.word	0x08018484
 8017c2c:	08015671 	.word	0x08015671
 8017c30:	08017dd5 	.word	0x08017dd5
 8017c34:	08018945 	.word	0x08018945

08017c38 <_sbrk_r>:
 8017c38:	b538      	push	{r3, r4, r5, lr}
 8017c3a:	4c06      	ldr	r4, [pc, #24]	; (8017c54 <_sbrk_r+0x1c>)
 8017c3c:	2300      	movs	r3, #0
 8017c3e:	4605      	mov	r5, r0
 8017c40:	4608      	mov	r0, r1
 8017c42:	6023      	str	r3, [r4, #0]
 8017c44:	f7ee feac 	bl	80069a0 <_sbrk>
 8017c48:	1c43      	adds	r3, r0, #1
 8017c4a:	d102      	bne.n	8017c52 <_sbrk_r+0x1a>
 8017c4c:	6823      	ldr	r3, [r4, #0]
 8017c4e:	b103      	cbz	r3, 8017c52 <_sbrk_r+0x1a>
 8017c50:	602b      	str	r3, [r5, #0]
 8017c52:	bd38      	pop	{r3, r4, r5, pc}
 8017c54:	20040e34 	.word	0x20040e34

08017c58 <__sccl>:
 8017c58:	b570      	push	{r4, r5, r6, lr}
 8017c5a:	780b      	ldrb	r3, [r1, #0]
 8017c5c:	2b5e      	cmp	r3, #94	; 0x5e
 8017c5e:	bf13      	iteet	ne
 8017c60:	1c4a      	addne	r2, r1, #1
 8017c62:	1c8a      	addeq	r2, r1, #2
 8017c64:	784b      	ldrbeq	r3, [r1, #1]
 8017c66:	2100      	movne	r1, #0
 8017c68:	bf08      	it	eq
 8017c6a:	2101      	moveq	r1, #1
 8017c6c:	1e44      	subs	r4, r0, #1
 8017c6e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8017c72:	f804 1f01 	strb.w	r1, [r4, #1]!
 8017c76:	42ac      	cmp	r4, r5
 8017c78:	d1fb      	bne.n	8017c72 <__sccl+0x1a>
 8017c7a:	b913      	cbnz	r3, 8017c82 <__sccl+0x2a>
 8017c7c:	3a01      	subs	r2, #1
 8017c7e:	4610      	mov	r0, r2
 8017c80:	bd70      	pop	{r4, r5, r6, pc}
 8017c82:	f081 0401 	eor.w	r4, r1, #1
 8017c86:	54c4      	strb	r4, [r0, r3]
 8017c88:	1c51      	adds	r1, r2, #1
 8017c8a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017c8e:	2d2d      	cmp	r5, #45	; 0x2d
 8017c90:	f101 36ff 	add.w	r6, r1, #4294967295
 8017c94:	460a      	mov	r2, r1
 8017c96:	d006      	beq.n	8017ca6 <__sccl+0x4e>
 8017c98:	2d5d      	cmp	r5, #93	; 0x5d
 8017c9a:	d0f0      	beq.n	8017c7e <__sccl+0x26>
 8017c9c:	b90d      	cbnz	r5, 8017ca2 <__sccl+0x4a>
 8017c9e:	4632      	mov	r2, r6
 8017ca0:	e7ed      	b.n	8017c7e <__sccl+0x26>
 8017ca2:	462b      	mov	r3, r5
 8017ca4:	e7ef      	b.n	8017c86 <__sccl+0x2e>
 8017ca6:	780e      	ldrb	r6, [r1, #0]
 8017ca8:	2e5d      	cmp	r6, #93	; 0x5d
 8017caa:	d0fa      	beq.n	8017ca2 <__sccl+0x4a>
 8017cac:	42b3      	cmp	r3, r6
 8017cae:	dcf8      	bgt.n	8017ca2 <__sccl+0x4a>
 8017cb0:	3301      	adds	r3, #1
 8017cb2:	429e      	cmp	r6, r3
 8017cb4:	54c4      	strb	r4, [r0, r3]
 8017cb6:	dcfb      	bgt.n	8017cb0 <__sccl+0x58>
 8017cb8:	3102      	adds	r1, #2
 8017cba:	e7e6      	b.n	8017c8a <__sccl+0x32>

08017cbc <strncmp>:
 8017cbc:	b510      	push	{r4, lr}
 8017cbe:	b16a      	cbz	r2, 8017cdc <strncmp+0x20>
 8017cc0:	3901      	subs	r1, #1
 8017cc2:	1884      	adds	r4, r0, r2
 8017cc4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017cc8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017ccc:	4293      	cmp	r3, r2
 8017cce:	d103      	bne.n	8017cd8 <strncmp+0x1c>
 8017cd0:	42a0      	cmp	r0, r4
 8017cd2:	d001      	beq.n	8017cd8 <strncmp+0x1c>
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d1f5      	bne.n	8017cc4 <strncmp+0x8>
 8017cd8:	1a98      	subs	r0, r3, r2
 8017cda:	bd10      	pop	{r4, pc}
 8017cdc:	4610      	mov	r0, r2
 8017cde:	e7fc      	b.n	8017cda <strncmp+0x1e>

08017ce0 <_strtoul_l.isra.0>:
 8017ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017ce4:	4680      	mov	r8, r0
 8017ce6:	4689      	mov	r9, r1
 8017ce8:	4692      	mov	sl, r2
 8017cea:	461e      	mov	r6, r3
 8017cec:	460f      	mov	r7, r1
 8017cee:	463d      	mov	r5, r7
 8017cf0:	9808      	ldr	r0, [sp, #32]
 8017cf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017cf6:	f7fe fe59 	bl	80169ac <__locale_ctype_ptr_l>
 8017cfa:	4420      	add	r0, r4
 8017cfc:	7843      	ldrb	r3, [r0, #1]
 8017cfe:	f013 0308 	ands.w	r3, r3, #8
 8017d02:	d130      	bne.n	8017d66 <_strtoul_l.isra.0+0x86>
 8017d04:	2c2d      	cmp	r4, #45	; 0x2d
 8017d06:	d130      	bne.n	8017d6a <_strtoul_l.isra.0+0x8a>
 8017d08:	787c      	ldrb	r4, [r7, #1]
 8017d0a:	1cbd      	adds	r5, r7, #2
 8017d0c:	2101      	movs	r1, #1
 8017d0e:	2e00      	cmp	r6, #0
 8017d10:	d05c      	beq.n	8017dcc <_strtoul_l.isra.0+0xec>
 8017d12:	2e10      	cmp	r6, #16
 8017d14:	d109      	bne.n	8017d2a <_strtoul_l.isra.0+0x4a>
 8017d16:	2c30      	cmp	r4, #48	; 0x30
 8017d18:	d107      	bne.n	8017d2a <_strtoul_l.isra.0+0x4a>
 8017d1a:	782b      	ldrb	r3, [r5, #0]
 8017d1c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017d20:	2b58      	cmp	r3, #88	; 0x58
 8017d22:	d14e      	bne.n	8017dc2 <_strtoul_l.isra.0+0xe2>
 8017d24:	786c      	ldrb	r4, [r5, #1]
 8017d26:	2610      	movs	r6, #16
 8017d28:	3502      	adds	r5, #2
 8017d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8017d2e:	2300      	movs	r3, #0
 8017d30:	fbb2 f2f6 	udiv	r2, r2, r6
 8017d34:	fb06 fc02 	mul.w	ip, r6, r2
 8017d38:	ea6f 0c0c 	mvn.w	ip, ip
 8017d3c:	4618      	mov	r0, r3
 8017d3e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017d42:	2f09      	cmp	r7, #9
 8017d44:	d817      	bhi.n	8017d76 <_strtoul_l.isra.0+0x96>
 8017d46:	463c      	mov	r4, r7
 8017d48:	42a6      	cmp	r6, r4
 8017d4a:	dd23      	ble.n	8017d94 <_strtoul_l.isra.0+0xb4>
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	db1e      	blt.n	8017d8e <_strtoul_l.isra.0+0xae>
 8017d50:	4282      	cmp	r2, r0
 8017d52:	d31c      	bcc.n	8017d8e <_strtoul_l.isra.0+0xae>
 8017d54:	d101      	bne.n	8017d5a <_strtoul_l.isra.0+0x7a>
 8017d56:	45a4      	cmp	ip, r4
 8017d58:	db19      	blt.n	8017d8e <_strtoul_l.isra.0+0xae>
 8017d5a:	fb00 4006 	mla	r0, r0, r6, r4
 8017d5e:	2301      	movs	r3, #1
 8017d60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017d64:	e7eb      	b.n	8017d3e <_strtoul_l.isra.0+0x5e>
 8017d66:	462f      	mov	r7, r5
 8017d68:	e7c1      	b.n	8017cee <_strtoul_l.isra.0+0xe>
 8017d6a:	2c2b      	cmp	r4, #43	; 0x2b
 8017d6c:	bf04      	itt	eq
 8017d6e:	1cbd      	addeq	r5, r7, #2
 8017d70:	787c      	ldrbeq	r4, [r7, #1]
 8017d72:	4619      	mov	r1, r3
 8017d74:	e7cb      	b.n	8017d0e <_strtoul_l.isra.0+0x2e>
 8017d76:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017d7a:	2f19      	cmp	r7, #25
 8017d7c:	d801      	bhi.n	8017d82 <_strtoul_l.isra.0+0xa2>
 8017d7e:	3c37      	subs	r4, #55	; 0x37
 8017d80:	e7e2      	b.n	8017d48 <_strtoul_l.isra.0+0x68>
 8017d82:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8017d86:	2f19      	cmp	r7, #25
 8017d88:	d804      	bhi.n	8017d94 <_strtoul_l.isra.0+0xb4>
 8017d8a:	3c57      	subs	r4, #87	; 0x57
 8017d8c:	e7dc      	b.n	8017d48 <_strtoul_l.isra.0+0x68>
 8017d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8017d92:	e7e5      	b.n	8017d60 <_strtoul_l.isra.0+0x80>
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	da09      	bge.n	8017dac <_strtoul_l.isra.0+0xcc>
 8017d98:	2322      	movs	r3, #34	; 0x22
 8017d9a:	f8c8 3000 	str.w	r3, [r8]
 8017d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8017da2:	f1ba 0f00 	cmp.w	sl, #0
 8017da6:	d107      	bne.n	8017db8 <_strtoul_l.isra.0+0xd8>
 8017da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017dac:	b101      	cbz	r1, 8017db0 <_strtoul_l.isra.0+0xd0>
 8017dae:	4240      	negs	r0, r0
 8017db0:	f1ba 0f00 	cmp.w	sl, #0
 8017db4:	d0f8      	beq.n	8017da8 <_strtoul_l.isra.0+0xc8>
 8017db6:	b10b      	cbz	r3, 8017dbc <_strtoul_l.isra.0+0xdc>
 8017db8:	f105 39ff 	add.w	r9, r5, #4294967295
 8017dbc:	f8ca 9000 	str.w	r9, [sl]
 8017dc0:	e7f2      	b.n	8017da8 <_strtoul_l.isra.0+0xc8>
 8017dc2:	2430      	movs	r4, #48	; 0x30
 8017dc4:	2e00      	cmp	r6, #0
 8017dc6:	d1b0      	bne.n	8017d2a <_strtoul_l.isra.0+0x4a>
 8017dc8:	2608      	movs	r6, #8
 8017dca:	e7ae      	b.n	8017d2a <_strtoul_l.isra.0+0x4a>
 8017dcc:	2c30      	cmp	r4, #48	; 0x30
 8017dce:	d0a4      	beq.n	8017d1a <_strtoul_l.isra.0+0x3a>
 8017dd0:	260a      	movs	r6, #10
 8017dd2:	e7aa      	b.n	8017d2a <_strtoul_l.isra.0+0x4a>

08017dd4 <_strtoul_r>:
 8017dd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017dd6:	4c06      	ldr	r4, [pc, #24]	; (8017df0 <_strtoul_r+0x1c>)
 8017dd8:	4d06      	ldr	r5, [pc, #24]	; (8017df4 <_strtoul_r+0x20>)
 8017dda:	6824      	ldr	r4, [r4, #0]
 8017ddc:	6a24      	ldr	r4, [r4, #32]
 8017dde:	2c00      	cmp	r4, #0
 8017de0:	bf08      	it	eq
 8017de2:	462c      	moveq	r4, r5
 8017de4:	9400      	str	r4, [sp, #0]
 8017de6:	f7ff ff7b 	bl	8017ce0 <_strtoul_l.isra.0>
 8017dea:	b003      	add	sp, #12
 8017dec:	bd30      	pop	{r4, r5, pc}
 8017dee:	bf00      	nop
 8017df0:	2000000c 	.word	0x2000000c
 8017df4:	20000070 	.word	0x20000070

08017df8 <__submore>:
 8017df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017dfc:	460c      	mov	r4, r1
 8017dfe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017e00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017e04:	4299      	cmp	r1, r3
 8017e06:	d11d      	bne.n	8017e44 <__submore+0x4c>
 8017e08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017e0c:	f7ff fa66 	bl	80172dc <_malloc_r>
 8017e10:	b918      	cbnz	r0, 8017e1a <__submore+0x22>
 8017e12:	f04f 30ff 	mov.w	r0, #4294967295
 8017e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017e1e:	63a3      	str	r3, [r4, #56]	; 0x38
 8017e20:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017e24:	6360      	str	r0, [r4, #52]	; 0x34
 8017e26:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017e2a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017e2e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017e32:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017e36:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017e3a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017e3e:	6020      	str	r0, [r4, #0]
 8017e40:	2000      	movs	r0, #0
 8017e42:	e7e8      	b.n	8017e16 <__submore+0x1e>
 8017e44:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017e46:	0077      	lsls	r7, r6, #1
 8017e48:	463a      	mov	r2, r7
 8017e4a:	f000 f837 	bl	8017ebc <_realloc_r>
 8017e4e:	4605      	mov	r5, r0
 8017e50:	2800      	cmp	r0, #0
 8017e52:	d0de      	beq.n	8017e12 <__submore+0x1a>
 8017e54:	eb00 0806 	add.w	r8, r0, r6
 8017e58:	4601      	mov	r1, r0
 8017e5a:	4632      	mov	r2, r6
 8017e5c:	4640      	mov	r0, r8
 8017e5e:	f7fb fe8b 	bl	8013b78 <memcpy>
 8017e62:	f8c4 8000 	str.w	r8, [r4]
 8017e66:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8017e6a:	e7e9      	b.n	8017e40 <__submore+0x48>

08017e6c <__ascii_wctomb>:
 8017e6c:	b149      	cbz	r1, 8017e82 <__ascii_wctomb+0x16>
 8017e6e:	2aff      	cmp	r2, #255	; 0xff
 8017e70:	bf85      	ittet	hi
 8017e72:	238a      	movhi	r3, #138	; 0x8a
 8017e74:	6003      	strhi	r3, [r0, #0]
 8017e76:	700a      	strbls	r2, [r1, #0]
 8017e78:	f04f 30ff 	movhi.w	r0, #4294967295
 8017e7c:	bf98      	it	ls
 8017e7e:	2001      	movls	r0, #1
 8017e80:	4770      	bx	lr
 8017e82:	4608      	mov	r0, r1
 8017e84:	4770      	bx	lr

08017e86 <memmove>:
 8017e86:	4288      	cmp	r0, r1
 8017e88:	b510      	push	{r4, lr}
 8017e8a:	eb01 0302 	add.w	r3, r1, r2
 8017e8e:	d807      	bhi.n	8017ea0 <memmove+0x1a>
 8017e90:	1e42      	subs	r2, r0, #1
 8017e92:	4299      	cmp	r1, r3
 8017e94:	d00a      	beq.n	8017eac <memmove+0x26>
 8017e96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017e9a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017e9e:	e7f8      	b.n	8017e92 <memmove+0xc>
 8017ea0:	4283      	cmp	r3, r0
 8017ea2:	d9f5      	bls.n	8017e90 <memmove+0xa>
 8017ea4:	1881      	adds	r1, r0, r2
 8017ea6:	1ad2      	subs	r2, r2, r3
 8017ea8:	42d3      	cmn	r3, r2
 8017eaa:	d100      	bne.n	8017eae <memmove+0x28>
 8017eac:	bd10      	pop	{r4, pc}
 8017eae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017eb2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017eb6:	e7f7      	b.n	8017ea8 <memmove+0x22>

08017eb8 <__malloc_lock>:
 8017eb8:	4770      	bx	lr

08017eba <__malloc_unlock>:
 8017eba:	4770      	bx	lr

08017ebc <_realloc_r>:
 8017ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ebe:	4607      	mov	r7, r0
 8017ec0:	4614      	mov	r4, r2
 8017ec2:	460e      	mov	r6, r1
 8017ec4:	b921      	cbnz	r1, 8017ed0 <_realloc_r+0x14>
 8017ec6:	4611      	mov	r1, r2
 8017ec8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017ecc:	f7ff ba06 	b.w	80172dc <_malloc_r>
 8017ed0:	b922      	cbnz	r2, 8017edc <_realloc_r+0x20>
 8017ed2:	f7ff f9b5 	bl	8017240 <_free_r>
 8017ed6:	4625      	mov	r5, r4
 8017ed8:	4628      	mov	r0, r5
 8017eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017edc:	f000 f814 	bl	8017f08 <_malloc_usable_size_r>
 8017ee0:	42a0      	cmp	r0, r4
 8017ee2:	d20f      	bcs.n	8017f04 <_realloc_r+0x48>
 8017ee4:	4621      	mov	r1, r4
 8017ee6:	4638      	mov	r0, r7
 8017ee8:	f7ff f9f8 	bl	80172dc <_malloc_r>
 8017eec:	4605      	mov	r5, r0
 8017eee:	2800      	cmp	r0, #0
 8017ef0:	d0f2      	beq.n	8017ed8 <_realloc_r+0x1c>
 8017ef2:	4631      	mov	r1, r6
 8017ef4:	4622      	mov	r2, r4
 8017ef6:	f7fb fe3f 	bl	8013b78 <memcpy>
 8017efa:	4631      	mov	r1, r6
 8017efc:	4638      	mov	r0, r7
 8017efe:	f7ff f99f 	bl	8017240 <_free_r>
 8017f02:	e7e9      	b.n	8017ed8 <_realloc_r+0x1c>
 8017f04:	4635      	mov	r5, r6
 8017f06:	e7e7      	b.n	8017ed8 <_realloc_r+0x1c>

08017f08 <_malloc_usable_size_r>:
 8017f08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017f0c:	1f18      	subs	r0, r3, #4
 8017f0e:	2b00      	cmp	r3, #0
 8017f10:	bfbc      	itt	lt
 8017f12:	580b      	ldrlt	r3, [r1, r0]
 8017f14:	18c0      	addlt	r0, r0, r3
 8017f16:	4770      	bx	lr

08017f18 <_init>:
 8017f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f1a:	bf00      	nop
 8017f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f1e:	bc08      	pop	{r3}
 8017f20:	469e      	mov	lr, r3
 8017f22:	4770      	bx	lr

08017f24 <_fini>:
 8017f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f26:	bf00      	nop
 8017f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f2a:	bc08      	pop	{r3}
 8017f2c:	469e      	mov	lr, r3
 8017f2e:	4770      	bx	lr
