INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/alu_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/hazard_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_processor
INFO: [VRFC 10-2458] undeclared symbol funct3, assumed default net type wire [C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/hazard_processor.v:72]
INFO: [VRFC 10-2458] undeclared symbol funct7, assumed default net type wire [C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/hazard_processor.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samah/Documents/CA FINAL PROJECT/CA Project Task 2- take 3/CA Project Task 2- take 3.srcs/sim_1/new/pipleined_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipleined_tb
