5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real1.1.vcd) 2 -o (real1.1.cdd) 2 -v (real1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real1.1.v 1 21 1
2 1 1 6 90009 2 100c 0 0 1 1 b
2 2 29 6 90009 5 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 7 120014 1 1004 0 0 64 20 1 0.2
2 4 0 7 b000d 1 1004 0 0 64 20 1 0.1
2 5 11 7 b0014 1 201044 3 4 1 18 0 1 1 0 0 0
2 6 1 7 60006 2 100c 0 0 1 1 b
2 7 8 7 60015 2 1144 5 6 1 18 0 1 1 1 0 0
2 8 1 7 20002 0 1410 0 0 1 1 a
2 9 37 7 20015 2 6 7 8
1 b 1 3 70006 1 0 0 0 1 17 0 1 0 1 0 0
1 a 2 4 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 2 6 9 1 9 0 2
4 9 7 2 6 2 2 2
3 1 main.$u0 "main.$u0" 0 real1.1.v 0 19 1
