const i=JSON.parse('{"key":"v-5e785527","path":"/tools/ieda-tools/ista.html","title":"iSTA-静态时序分析","lang":"zh-CN","frontmatter":{"title":"iSTA-静态时序分析","order":9},"headers":[{"level":3,"title":"软件结构图","slug":"软件结构图","link":"#软件结构图","children":[]},{"level":3,"title":"支持功能","slug":"支持功能","link":"#支持功能","children":[]},{"level":3,"title":"编写tcl文件(run_ista.tcl)","slug":"编写tcl文件-run-ista-tcl","link":"#编写tcl文件-run-ista-tcl","children":[]},{"level":3,"title":"编译iSTA（iSTA位于:bin/）","slug":"编译ista-ista位于-bin","link":"#编译ista-ista位于-bin","children":[]},{"level":3,"title":"使用iSTA运行tcl文件","slug":"使用ista运行tcl文件","link":"#使用ista运行tcl文件","children":[]}],"git":{"createdTime":1696672932000,"updatedTime":1724055837000,"contributors":[{"name":"simintao","email":"simintao@126.com","commits":3},{"name":"myyerrol","email":"myyerrol@126.com","commits":2},{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":2.78,"words":834},"filePathRelative":"tools/ieda-tools/ista.md","localizedDate":"2023年10月7日","excerpt":"<h1> iSTA用户指南</h1>\\n<blockquote>\\n<h2> iSTA简介</h2>\\n</blockquote>\\n<h3> 软件结构图</h3>\\n<div align=\\"center\\">\\n<img src=\\"/res/images/tools/tool/resources/iSTA.png\\" width=\\"80%\\" height=\\"35%\\" alt=\\"iSTA-logo\\">\\n<p><strong>iSTA--一款用于集成电路设计的开源智能静态时序分析工具</strong></p>\\n</div>\\n<h3> 支持功能</h3>\\n<ul>\\n<li>完善地支持标准输入文件（Def/Verilog，sdc，spef/sdf, liberty）读取；</li>\\n<li>延时计算除了支持NLDM/Elmore计算模型，还支持CCS电流模型，Arnoldi降阶模型；</li>\\n<li>时序分析支持Clock Gate分析，Removal/Recovery分析和Muliticycle分析；</li>\\n<li>时序路径分析模式支持OCV模式和AOCV模式；</li>\\n<li>噪声分析初步支持了Crosstalk的影响，未来将进一步完善；</li>\\n<li>提供时序分析引擎timing engine供物理设计调用。</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{i as data};
