
// Generated by Cadence Genus(TM) Synthesis Solution 21.18-s082_1
// Generated on: Sep  9 2024 08:11:40 EDT (Sep  9 2024 12:11:40 UTC)

// Verification Directory fv/aska_dig 

module aska_dig(clk, reset_l, porborn, SPI_CS, SPI_Clk, SPI_MOSI,
     IC_addr, up_switches, down_switches, DAC, pulse_active, enable);
  input clk, reset_l, porborn, SPI_CS, SPI_Clk, SPI_MOSI;
  input [1:0] IC_addr;
  output [31:0] up_switches, down_switches;
  output [5:0] DAC;
  output pulse_active, enable;
  wire clk, reset_l, porborn, SPI_CS, SPI_Clk, SPI_MOSI;
  wire [1:0] IC_addr;
  wire [31:0] up_switches, down_switches;
  wire [5:0] DAC;
  wire pulse_active, enable;
  wire [5:0] npg1_DAC_cont;
  wire [31:0] ele2;
  wire [31:0] ele1;
  wire [9:0] npg1_DOWN_accumulator;
  wire [5:0] npg1_DOWN_count;
  wire [9:0] npg1_OFF_count;
  wire [7:0] npg1_ON_count;
  wire [9:0] npg1_UP_accumulator;
  wire [5:0] npg1_UP_count;
  wire [11:0] npg1_freq_count;
  wire [2:0] npg1_on_off_ctrl;
  wire [2:0] npg1_phase_down_count;
  wire [2:0] npg1_phase_up_count;
  wire [31:0] conf1;
  wire [31:0] conf0;
  wire [31:0] spi1_conf0_asyn;
  wire [31:0] spi1_conf0_meta;
  wire [31:0] spi1_conf1_asyn;
  wire [31:0] spi1_conf1_meta;
  wire [31:0] spi1_ele1_asyn;
  wire [31:0] spi1_ele1_meta;
  wire [31:0] spi1_ele2_asyn;
  wire [31:0] spi1_ele2_meta;
  wire [5:0] spi1_Rx_count;
  wire [39:0] spi1_Rx_data_temp;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79, n_80;
  wire n_81, n_82, n_83, n_84, n_85, n_86, n_87, n_88;
  wire n_89, n_90, n_91, n_92, n_93, n_94, n_96, n_97;
  wire n_98, n_99, n_100, n_101, n_102, n_103, n_104, n_105;
  wire n_106, n_107, n_108, n_109, n_110, n_111, n_112, n_113;
  wire n_114, n_115, n_116, n_117, n_118, n_119, n_120, n_121;
  wire n_122, n_123, n_124, n_125, n_126, n_127, n_128, n_130;
  wire n_131, n_132, n_133, n_134, n_135, n_136, n_137, n_138;
  wire n_139, n_140, n_141, n_142, n_143, n_144, n_145, n_146;
  wire n_147, n_148, n_149, n_150, n_151, n_152, n_153, n_154;
  wire n_155, n_156, n_157, n_158, n_159, n_160, n_161, n_162;
  wire n_163, n_164, n_165, n_166, n_167, n_168, n_169, n_170;
  wire n_171, n_172, n_173, n_174, n_175, n_176, n_177, n_178;
  wire n_180, n_181, n_182, n_183, n_184, n_185, n_186, n_187;
  wire n_188, n_189, n_190, n_191, n_192, n_193, n_194, n_195;
  wire n_196, n_197, n_198, n_199, n_200, n_201, n_202, n_203;
  wire n_204, n_205, n_206, n_207, n_208, n_209, n_210, n_211;
  wire n_212, n_213, n_214, n_215, n_216, n_217, n_218, n_219;
  wire n_220, n_221, n_222, n_225, n_226, n_228, n_229, n_230;
  wire n_231, n_232, n_233, n_234, n_235, n_236, n_237, n_238;
  wire n_239, n_241, n_242, n_243, n_244, n_245, n_246, n_247;
  wire n_248, n_249, n_250, n_251, n_252, n_254, n_255, n_256;
  wire n_257, n_258, n_259, n_260, n_261, n_262, n_263, n_264;
  wire n_265, n_266, n_267, n_268, n_269, n_270, n_271, n_272;
  wire n_273, n_274, n_275, n_276, n_277, n_278, n_279, n_280;
  wire n_281, n_282, n_283, n_284, n_285, n_287, n_288, n_289;
  wire n_290, n_291, n_292, n_293, n_294, n_295, n_296, n_297;
  wire n_298, n_299, n_300, n_301, n_302, n_303, n_304, n_305;
  wire n_306, n_307, n_308, n_309, n_310, n_311, n_312, n_313;
  wire n_314, n_315, n_316, n_317, n_318, n_319, n_320, n_321;
  wire n_322, n_323, n_324, n_325, n_326, n_327, n_328, n_329;
  wire n_330, n_331, n_332, n_333, n_334, n_335, n_336, n_337;
  wire n_338, n_339, n_340, n_341, n_342, n_343, n_344, n_345;
  wire n_346, n_347, n_348, n_349, n_350, n_351, n_352, n_353;
  wire n_354, n_355, n_356, n_357, n_358, n_359, n_360, n_361;
  wire n_362, n_363, n_364, n_365, n_366, n_367, n_368, n_369;
  wire n_370, n_371, n_372, n_373, n_374, n_375, n_376, n_377;
  wire n_378, n_379, n_380, n_381, n_382, n_383, n_384, n_385;
  wire n_386, n_387, n_388, n_389, n_390, n_391, n_392, n_393;
  wire n_394, n_395, n_396, n_397, n_398, n_399, n_400, n_401;
  wire n_402, n_403, n_404, n_405, n_406, n_407, n_408, n_409;
  wire n_410, n_411, n_412, n_413, n_414, n_415, n_416, n_417;
  wire n_418, n_419, n_420, n_421, n_422, n_423, n_424, n_425;
  wire n_426, n_427, n_428, n_429, n_430, n_431, n_432, n_433;
  wire n_434, n_435, n_436, n_437, n_438, n_439, n_440, n_441;
  wire n_442, n_443, n_444, n_445, n_446, n_447, n_448, n_449;
  wire n_450, n_451, n_452, n_453, n_454, n_455, n_456, n_457;
  wire n_458, n_459, n_460, n_461, n_462, n_463, n_464, n_465;
  wire n_466, n_467, n_468, n_469, n_470, n_471, n_472, n_473;
  wire n_474, n_475, n_476, n_477, n_478, n_479, n_480, n_481;
  wire n_482, n_483, n_484, n_485, n_486, n_487, n_488, n_489;
  wire n_490, n_491, n_492, n_493, n_494, n_495, n_496, n_497;
  wire n_498, n_499, n_500, n_501, n_502, n_503, n_504, n_505;
  wire n_506, n_507, n_508, n_509, n_510, n_513, n_514, n_515;
  wire n_516, n_517, n_518, n_519, n_520, n_521, n_522, n_523;
  wire n_524, n_525, n_526, n_527, n_528, n_529, n_530, n_531;
  wire n_532, n_533, n_534, n_535, n_536, n_537, n_538, n_539;
  wire n_540, n_541, n_542, n_543, n_544, n_545, n_546, n_547;
  wire n_548, n_549, n_550, n_551, n_552, n_553, n_554, n_555;
  wire n_556, n_558, n_559, n_560, n_562, n_563, n_564, n_565;
  wire n_566, n_567, n_569, n_572, n_573, n_574, n_575, n_576;
  wire n_579, n_580, n_581, n_582, n_584, n_585, n_586, n_587;
  wire n_588, n_589, n_590, n_591, n_592, n_593, n_594, n_596;
  wire n_597, n_599, n_600, n_602, n_603, n_604, n_605, n_606;
  wire n_607, n_608, n_609, n_612, n_613, n_614, n_616, n_617;
  wire n_618, n_619, n_620, n_621, n_622, n_623, n_624, n_625;
  wire n_626, n_628, n_630, n_631, n_632, n_634, n_635, n_636;
  wire n_637, n_638, n_639, n_640, n_641, n_642, n_643, n_644;
  wire n_645, n_646, n_647, n_730, n_731, n_732, n_733, n_734;
  wire n_735, n_736, n_737, n_738, n_739, n_740, n_741, n_742;
  wire n_743, n_744, npg1_n_374, npg1_phase_down_state,
       npg1_phase_pause_ready, npg1_phase_up_state, npg1_pulse_aux,
       npg1_pulse_start;
  wire spi1_n_1763, spi1_n_1924, spi1_n_1926, spi1_n_1929, spi1_n_1930,
       spi1_n_1962, spi1_n_1964, spi1_n_1994;
  wire spi1_n_1995, spi1_n_1998, spi1_n_1999, spi1_n_2000, spi1_n_2001,
       spi1_n_2008, spi1_n_2010, spi1_n_2014;
  wire spi1_n_2015, spi1_n_2017, spi1_n_2018, spi1_n_2088, spi1_n_2270,
       spi1_n_2271, spi1_n_2272;
  INJI3VX0 g9840(.A (npg1_n_374), .Q (n_32));
  DFRRQJI3VX1 npg1_pulse_start_reg(.RN (n_32), .C (clk), .D
       (npg1_pulse_aux), .Q (npg1_pulse_start));
  AND2JI3VX4 g11734__2398(.A (n_647), .B (npg1_DAC_cont[5]), .Q
       (DAC[5]));
  AND2JI3VX4 g11735__5107(.A (n_647), .B (npg1_DAC_cont[4]), .Q
       (DAC[4]));
  AND2JI3VX4 g11736__6260(.A (n_647), .B (npg1_DAC_cont[3]), .Q
       (DAC[3]));
  AND2JI3VX4 g11737__4319(.A (n_647), .B (npg1_DAC_cont[2]), .Q
       (DAC[2]));
  AND2JI3VX4 g11738__8428(.A (n_647), .B (npg1_DAC_cont[1]), .Q
       (DAC[1]));
  AND2JI3VX4 g11739__5526(.A (n_647), .B (npg1_DAC_cont[0]), .Q
       (DAC[0]));
  BUJI3VX6 g11740(.A (n_647), .Q (pulse_active));
  OR4JI3VX2 g11741__6783(.A (n_646), .B (n_639), .C (n_643), .D
       (n_640), .Q (n_647));
  NA4JI3VX0 g11742__3680(.A (n_645), .B (n_612), .C (n_603), .D
       (n_607), .Q (n_646));
  NO3JI3VX0 g11743__1617(.A (n_644), .B (n_641), .C (n_642), .Q
       (n_645));
  NA4JI3VX0 g11744__2802(.A (n_635), .B (n_637), .C (n_634), .D
       (n_636), .Q (n_644));
  OR3JI3VX1 g11745__1705(.A (n_638), .B (n_620), .C (n_619), .Q
       (n_643));
  OR3JI3VX1 g11746__5122(.A (n_602), .B (n_742), .C (n_741), .Q
       (n_642));
  OR4JI3VX1 g11747__8246(.A (n_625), .B (n_630), .C (n_632), .D
       (n_624), .Q (n_641));
  OR4JI3VX1 g11748__7098(.A (n_608), .B (n_609), .C (n_622), .D
       (n_621), .Q (n_640));
  OR4JI3VX1 g11749__6131(.A (n_604), .B (n_606), .C (n_631), .D
       (n_623), .Q (n_639));
  OR4JI3VX1 g11750__1881(.A (n_605), .B (n_617), .C (n_618), .D
       (n_628), .Q (n_638));
  NO2JI3VX0 g11751__5115(.A (n_737), .B (n_613), .Q (n_637));
  NO2JI3VX0 g11752__7482(.A (n_733), .B (n_735), .Q (n_636));
  NO2JI3VX0 g11753__4733(.A (n_614), .B (n_731), .Q (n_635));
  NO2JI3VX0 g11754__6161(.A (n_616), .B (n_626), .Q (n_634));
  BUJI3VX2 g11755(.A (n_731), .Q (up_switches[29]));
  BUJI3VX2 g11756(.A (n_632), .Q (up_switches[27]));
  BUJI3VX3 g11757(.A (n_631), .Q (up_switches[7]));
  BUJI3VX2 g11758(.A (n_630), .Q (up_switches[26]));
  BUJI3VX2 g11759(.A (n_733), .Q (up_switches[30]));
  BUJI3VX3 g11760(.A (n_628), .Q (up_switches[8]));
  BUJI3VX2 g11761(.A (n_735), .Q (up_switches[31]));
  BUJI3VX2 g11762(.A (n_626), .Q (up_switches[19]));
  BUJI3VX2 g11763(.A (n_625), .Q (up_switches[25]));
  BUJI3VX3 g11764(.A (n_624), .Q (up_switches[20]));
  BUJI3VX3 g11765(.A (n_623), .Q (up_switches[6]));
  BUJI3VX3 g11766(.A (n_622), .Q (up_switches[5]));
  BUJI3VX3 g11767(.A (n_621), .Q (up_switches[4]));
  BUJI3VX3 g11768(.A (n_620), .Q (up_switches[3]));
  BUJI3VX3 g11769(.A (n_619), .Q (up_switches[2]));
  BUJI3VX3 g11770(.A (n_618), .Q (up_switches[1]));
  BUJI3VX3 g11771(.A (n_617), .Q (up_switches[0]));
  BUJI3VX2 g11772(.A (n_616), .Q (up_switches[18]));
  BUJI3VX3 g11773(.A (n_741), .Q (up_switches[24]));
  BUJI3VX2 g11774(.A (n_614), .Q (up_switches[28]));
  BUJI3VX2 g11775(.A (n_613), .Q (up_switches[17]));
  INJI3VX3 g11776(.A (n_612), .Q (up_switches[15]));
  BUJI3VX2 g11777(.A (n_737), .Q (up_switches[16]));
  ON21JI3VX4 g11778__9315(.A (n_509), .B (n_517), .C (n_569), .Q
       (down_switches[28]));
  ON21JI3VX4 g11779__9945(.A (n_509), .B (n_520), .C (n_596), .Q
       (down_switches[3]));
  ON21JI3VX4 g11780__2883(.A (n_509), .B (n_514), .C (n_600), .Q
       (down_switches[2]));
  ON21JI3VX4 g11781__2346(.A (n_509), .B (n_535), .C (n_593), .Q
       (down_switches[1]));
  ON21JI3VX4 g11782__1666(.A (n_509), .B (n_530), .C (n_591), .Q
       (down_switches[0]));
  ON21JI3VX4 g11783__7410(.A (n_509), .B (n_534), .C (n_582), .Q
       (down_switches[31]));
  ON21JI3VX4 g11784__6417(.A (n_509), .B (n_519), .C (n_558), .Q
       (down_switches[30]));
  ON21JI3VX4 g11785__5477(.A (n_509), .B (n_533), .C (n_554), .Q
       (down_switches[29]));
  ON21JI3VX4 g11786__2398(.A (n_509), .B (n_542), .C (n_553), .Q
       (down_switches[4]));
  ON21JI3VX1 g11788__6260(.A (n_546), .B (n_508), .C (n_550), .Q
       (n_632));
  AO22JI3VX1 g11789__4319(.A (n_510), .B (ele2[7]), .C (n_508), .D
       (ele1[7]), .Q (n_631));
  ON21JI3VX1 g11790__8428(.A (n_587), .B (n_508), .C (n_589), .Q
       (n_630));
  AO22JI3VX1 g11792__6783(.A (n_510), .B (ele2[8]), .C (n_508), .D
       (ele1[8]), .Q (n_628));
  ON21JI3VX1 g11794__1617(.A (n_590), .B (n_508), .C (n_585), .Q
       (n_626));
  ON21JI3VX1 g11795__2802(.A (n_576), .B (n_508), .C (n_581), .Q
       (n_625));
  AO22JI3VX1 g11796__1705(.A (n_510), .B (ele2[20]), .C (n_508), .D
       (ele1[20]), .Q (n_624));
  AO22JI3VX1 g11797__5122(.A (n_510), .B (ele2[6]), .C (n_508), .D
       (ele1[6]), .Q (n_623));
  AO22JI3VX1 g11798__8246(.A (n_510), .B (ele2[5]), .C (n_508), .D
       (ele1[5]), .Q (n_622));
  AO22JI3VX1 g11799__7098(.A (n_510), .B (ele2[4]), .C (n_508), .D
       (ele1[4]), .Q (n_621));
  AO22JI3VX1 g11800__6131(.A (n_510), .B (ele2[3]), .C (n_508), .D
       (ele1[3]), .Q (n_620));
  AO22JI3VX1 g11801__1881(.A (n_510), .B (ele2[2]), .C (n_508), .D
       (ele1[2]), .Q (n_619));
  AO22JI3VX1 g11802__5115(.A (n_510), .B (ele2[1]), .C (n_508), .D
       (ele1[1]), .Q (n_618));
  AO22JI3VX1 g11803__7482(.A (n_510), .B (ele2[0]), .C (n_508), .D
       (ele1[0]), .Q (n_617));
  ON21JI3VX1 g11804__4733(.A (n_580), .B (n_508), .C (n_584), .Q
       (n_616));
  ON21JI3VX1 g11806__9315(.A (n_586), .B (n_508), .C (n_573), .Q
       (n_614));
  ON21JI3VX1 g11807__9945(.A (n_575), .B (n_508), .C (n_551), .Q
       (n_613));
  AN22JI3VX1 g11808__2883(.A (n_510), .B (ele2[15]), .C (n_508), .D
       (ele1[15]), .Q (n_612));
  BUJI3VX3 g11810(.A (n_742), .Q (up_switches[23]));
  BUJI3VX3 g11811(.A (n_609), .Q (up_switches[10]));
  BUJI3VX3 g11812(.A (n_608), .Q (up_switches[11]));
  INJI3VX3 g11813(.A (n_607), .Q (up_switches[22]));
  BUJI3VX3 g11814(.A (n_606), .Q (up_switches[12]));
  BUJI3VX3 g11815(.A (n_605), .Q (up_switches[9]));
  BUJI3VX3 g11816(.A (n_604), .Q (up_switches[13]));
  INJI3VX3 g11817(.A (n_603), .Q (up_switches[14]));
  BUJI3VX3 g11818(.A (n_602), .Q (up_switches[21]));
  ON21JI3VX4 g11819__1666(.A (n_509), .B (n_527), .C (n_545), .Q
       (down_switches[15]));
  ON21JI3VX4 g11820__7410(.A (n_509), .B (n_541), .C (n_559), .Q
       (down_switches[26]));
  ON21JI3VX4 g11821__6417(.A (n_509), .B (n_521), .C (n_564), .Q
       (down_switches[5]));
  ON21JI3VX4 g11822__5477(.A (n_509), .B (n_539), .C (n_562), .Q
       (down_switches[25]));
  ON21JI3VX4 g11823__2398(.A (n_509), .B (n_528), .C (n_560), .Q
       (down_switches[24]));
  ON21JI3VX4 g11824__5107(.A (n_509), .B (n_515), .C (n_567), .Q
       (down_switches[23]));
  ON21JI3VX4 g11825__6260(.A (n_509), .B (n_522), .C (n_597), .Q
       (down_switches[6]));
  ON21JI3VX4 g11826__4319(.A (n_509), .B (n_529), .C (n_574), .Q
       (down_switches[22]));
  ON21JI3VX4 g11827__8428(.A (n_509), .B (n_532), .C (n_579), .Q
       (down_switches[21]));
  ON21JI3VX4 g11828__5526(.A (n_509), .B (n_518), .C (n_572), .Q
       (down_switches[7]));
  ON21JI3VX4 g11829__6783(.A (n_509), .B (n_538), .C (n_556), .Q
       (down_switches[20]));
  ON21JI3VX4 g11830__3680(.A (n_509), .B (n_543), .C (n_588), .Q
       (down_switches[19]));
  ON21JI3VX4 g11831__1617(.A (n_509), .B (n_523), .C (n_565), .Q
       (down_switches[18]));
  ON21JI3VX4 g11832__2802(.A (n_509), .B (n_536), .C (n_599), .Q
       (down_switches[8]));
  ON21JI3VX4 g11833__1705(.A (n_509), .B (n_540), .C (n_594), .Q
       (down_switches[17]));
  ON21JI3VX4 g11834__5122(.A (n_509), .B (n_513), .C (n_552), .Q
       (down_switches[16]));
  ON21JI3VX4 g11835__8246(.A (n_509), .B (n_524), .C (n_555), .Q
       (down_switches[27]));
  ON21JI3VX4 g11836__7098(.A (n_509), .B (n_526), .C (n_592), .Q
       (down_switches[9]));
  ON21JI3VX4 g11837__6131(.A (n_509), .B (n_516), .C (n_566), .Q
       (down_switches[10]));
  ON21JI3VX4 g11838__1881(.A (n_509), .B (n_537), .C (n_547), .Q
       (down_switches[14]));
  ON21JI3VX4 g11839__5115(.A (n_509), .B (n_544), .C (n_548), .Q
       (down_switches[13]));
  ON21JI3VX4 g11840__7482(.A (n_509), .B (n_531), .C (n_549), .Q
       (down_switches[12]));
  ON21JI3VX4 g11841__4733(.A (n_509), .B (n_525), .C (n_563), .Q
       (down_switches[11]));
  AO22JI3VX1 g11843__9315(.A (n_510), .B (ele2[10]), .C (n_508), .D
       (ele1[10]), .Q (n_609));
  AO22JI3VX1 g11844__9945(.A (n_510), .B (ele2[11]), .C (n_508), .D
       (ele1[11]), .Q (n_608));
  AN22JI3VX1 g11845__2883(.A (n_510), .B (ele2[22]), .C (n_508), .D
       (ele1[22]), .Q (n_607));
  AO22JI3VX1 g11846__2346(.A (n_510), .B (ele2[12]), .C (n_508), .D
       (ele1[12]), .Q (n_606));
  AO22JI3VX1 g11847__1666(.A (n_510), .B (ele2[9]), .C (n_508), .D
       (ele1[9]), .Q (n_605));
  AO22JI3VX1 g11848__7410(.A (n_510), .B (ele2[13]), .C (n_508), .D
       (ele1[13]), .Q (n_604));
  AN22JI3VX1 g11849__6417(.A (n_510), .B (ele2[14]), .C (n_508), .D
       (ele1[14]), .Q (n_603));
  AO22JI3VX1 g11850__5477(.A (n_510), .B (ele2[21]), .C (n_508), .D
       (ele1[21]), .Q (n_602));
  NA2JI3VX0 g11853__2398(.A (n_508), .B (ele2[2]), .Q (n_600));
  NA2JI3VX0 g11854__5107(.A (n_508), .B (ele2[8]), .Q (n_599));
  NA2JI3VX0 g11856__4319(.A (n_508), .B (ele2[6]), .Q (n_597));
  NA2JI3VX0 g11857__8428(.A (n_508), .B (ele2[3]), .Q (n_596));
  NA2JI3VX0 g11859__6783(.A (n_508), .B (ele2[17]), .Q (n_594));
  NA2JI3VX0 g11860__3680(.A (n_508), .B (ele2[1]), .Q (n_593));
  NA2JI3VX0 g11861__1617(.A (n_508), .B (ele2[9]), .Q (n_592));
  NA2JI3VX0 g11862__2802(.A (n_508), .B (ele2[0]), .Q (n_591));
  NA2JI3VX0 g11863__1705(.A (npg1_phase_down_state), .B (ele2[19]), .Q
       (n_590));
  NA2JI3VX0 g11864__5122(.A (n_508), .B (ele1[26]), .Q (n_589));
  NA2JI3VX0 g11865__8246(.A (n_508), .B (ele2[19]), .Q (n_588));
  NA2JI3VX0 g11866__7098(.A (npg1_phase_down_state), .B (ele2[26]), .Q
       (n_587));
  NA2JI3VX0 g11867__6131(.A (npg1_phase_down_state), .B (ele2[28]), .Q
       (n_586));
  NA2JI3VX0 g11868__1881(.A (n_508), .B (ele1[19]), .Q (n_585));
  NA2JI3VX0 g11869__5115(.A (n_508), .B (ele1[18]), .Q (n_584));
  NA2JI3VX0 g11871__4733(.A (n_508), .B (ele2[31]), .Q (n_582));
  NA2JI3VX0 g11872__6161(.A (n_508), .B (ele1[25]), .Q (n_581));
  NA2JI3VX0 g11873__9315(.A (npg1_phase_down_state), .B (ele2[18]), .Q
       (n_580));
  NA2JI3VX0 g11874__9945(.A (n_508), .B (ele2[21]), .Q (n_579));
  NA2JI3VX0 g11877__1666(.A (npg1_phase_down_state), .B (ele2[25]), .Q
       (n_576));
  NA2JI3VX0 g11878__7410(.A (npg1_phase_down_state), .B (ele2[17]), .Q
       (n_575));
  NA2JI3VX0 g11879__6417(.A (n_508), .B (ele2[22]), .Q (n_574));
  NA2JI3VX0 g11880__5477(.A (n_508), .B (ele1[28]), .Q (n_573));
  NA2JI3VX0 g11881__2398(.A (porborn), .B (reset_l), .Q (npg1_n_374));
  INJI3VX2 g11885(.A (n_510), .Q (n_509));
  NA2JI3VX0 g11895__5107(.A (n_508), .B (ele2[7]), .Q (n_572));
  NA2JI3VX0 g11898__8428(.A (n_508), .B (ele2[28]), .Q (n_569));
  NA2JI3VX0 g11900__6783(.A (n_508), .B (ele2[23]), .Q (n_567));
  NA2JI3VX0 g11901__3680(.A (n_508), .B (ele2[10]), .Q (n_566));
  NA2JI3VX0 g11902__1617(.A (n_508), .B (ele2[18]), .Q (n_565));
  NA2JI3VX0 g11903__2802(.A (n_508), .B (ele2[5]), .Q (n_564));
  NA2JI3VX0 g11904__1705(.A (n_508), .B (ele2[11]), .Q (n_563));
  NA2JI3VX0 g11905__5122(.A (n_508), .B (ele2[25]), .Q (n_562));
  NA2JI3VX0 g11907__7098(.A (n_508), .B (ele2[24]), .Q (n_560));
  NA2JI3VX0 g11908__6131(.A (n_508), .B (ele2[26]), .Q (n_559));
  NA2JI3VX0 g11909__1881(.A (n_508), .B (ele2[30]), .Q (n_558));
  NA2JI3VX0 g11911__7482(.A (n_508), .B (ele2[20]), .Q (n_556));
  NA2JI3VX0 g11912__4733(.A (n_508), .B (ele2[27]), .Q (n_555));
  NA2JI3VX0 g11913__6161(.A (n_508), .B (ele2[29]), .Q (n_554));
  NA2JI3VX0 g11914__9315(.A (n_508), .B (ele2[4]), .Q (n_553));
  NA2JI3VX0 g11915__9945(.A (n_508), .B (ele2[16]), .Q (n_552));
  NA2JI3VX0 g11916__2883(.A (n_508), .B (ele1[17]), .Q (n_551));
  NA2JI3VX0 g11917__2346(.A (n_508), .B (ele1[27]), .Q (n_550));
  NA2JI3VX0 g11918__1666(.A (n_508), .B (ele2[12]), .Q (n_549));
  NA2JI3VX0 g11919__7410(.A (n_508), .B (ele2[13]), .Q (n_548));
  NA2JI3VX0 g11920__6417(.A (n_508), .B (ele2[14]), .Q (n_547));
  NA2JI3VX0 g11921__5477(.A (npg1_phase_down_state), .B (ele2[27]), .Q
       (n_546));
  NA2JI3VX0 g11922__2398(.A (n_508), .B (ele2[15]), .Q (n_545));
  NO2I1JI3VX4 g11923__5107(.AN (npg1_phase_down_state), .B (n_508), .Q
       (n_510));
  INJI3VX0 g11924(.A (ele1[13]), .Q (n_544));
  INJI3VX0 g11925(.A (ele1[19]), .Q (n_543));
  INJI3VX0 g11926(.A (ele1[4]), .Q (n_542));
  INJI3VX0 g11927(.A (ele1[26]), .Q (n_541));
  INJI3VX0 g11928(.A (ele1[17]), .Q (n_540));
  INJI3VX0 g11929(.A (ele1[25]), .Q (n_539));
  INJI3VX0 g11930(.A (ele1[20]), .Q (n_538));
  INJI3VX0 g11931(.A (ele1[14]), .Q (n_537));
  INJI3VX0 g11932(.A (ele1[8]), .Q (n_536));
  INJI3VX0 g11933(.A (ele1[1]), .Q (n_535));
  INJI3VX0 g11934(.A (ele1[31]), .Q (n_534));
  INJI3VX0 g11935(.A (ele1[29]), .Q (n_533));
  INJI3VX0 g11936(.A (ele1[21]), .Q (n_532));
  INJI3VX0 g11937(.A (ele1[12]), .Q (n_531));
  INJI3VX0 g11938(.A (ele1[0]), .Q (n_530));
  INJI3VX0 g11939(.A (ele1[22]), .Q (n_529));
  INJI3VX0 g11940(.A (ele1[24]), .Q (n_528));
  INJI3VX0 g11941(.A (ele1[15]), .Q (n_527));
  INJI3VX0 g11942(.A (ele1[9]), .Q (n_526));
  INJI3VX0 g11943(.A (ele1[11]), .Q (n_525));
  INJI3VX0 g11944(.A (ele1[27]), .Q (n_524));
  INJI3VX0 g11945(.A (ele1[18]), .Q (n_523));
  INJI3VX0 g11946(.A (ele1[6]), .Q (n_522));
  INJI3VX0 g11947(.A (ele1[5]), .Q (n_521));
  INJI3VX0 g11948(.A (ele1[3]), .Q (n_520));
  INJI3VX0 g11949(.A (ele1[30]), .Q (n_519));
  INJI3VX0 g11950(.A (ele1[7]), .Q (n_518));
  INJI3VX0 g11951(.A (ele1[28]), .Q (n_517));
  INJI3VX0 g11952(.A (ele1[10]), .Q (n_516));
  INJI3VX0 g11953(.A (ele1[23]), .Q (n_515));
  INJI3VX0 g11954(.A (ele1[2]), .Q (n_514));
  INJI3VX0 g11955(.A (ele1[16]), .Q (n_513));
  INJI3VX6 g11967(.A (n_507), .Q (n_508));
  INJI3VX12 g11975(.A (npg1_phase_up_state), .Q (n_507));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[0] (.RN (n_32), .C (clk), .D (n_349),
       .Q (npg1_DAC_cont[0]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[1] (.RN (n_32), .C (clk), .D (n_350),
       .Q (npg1_DAC_cont[1]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[2] (.RN (n_32), .C (clk), .D (n_391),
       .Q (npg1_DAC_cont[2]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[3] (.RN (n_32), .C (clk), .D (n_411),
       .Q (npg1_DAC_cont[3]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[4] (.RN (n_32), .C (clk), .D (n_455),
       .Q (npg1_DAC_cont[4]));
  DFRRQJI3VX1 \npg1_DAC_cont_reg[5] (.RN (n_32), .C (clk), .D (n_471),
       .Q (npg1_DAC_cont[5]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[0] (.RN (n_32), .C (clk), .D
       (n_383), .Q (npg1_DOWN_accumulator[0]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[1] (.RN (n_32), .C (clk), .D
       (n_382), .Q (npg1_DOWN_accumulator[1]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[2] (.RN (n_32), .C (clk), .D
       (n_381), .Q (npg1_DOWN_accumulator[2]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[3] (.RN (n_32), .C (clk), .D
       (n_402), .Q (npg1_DOWN_accumulator[3]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[4] (.RN (n_32), .C (clk), .D
       (n_434), .Q (npg1_DOWN_accumulator[4]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[5] (.RN (n_32), .C (clk), .D
       (n_483), .Q (npg1_DOWN_accumulator[5]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[6] (.RN (n_32), .C (clk), .D
       (n_489), .Q (npg1_DOWN_accumulator[6]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[7] (.RN (n_32), .C (clk), .D
       (n_496), .Q (npg1_DOWN_accumulator[7]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[8] (.RN (n_32), .C (clk), .D
       (n_504), .Q (npg1_DOWN_accumulator[8]));
  DFRRQJI3VX1 \npg1_DOWN_accumulator_reg[9] (.RN (n_32), .C (clk), .D
       (n_505), .Q (npg1_DOWN_accumulator[9]));
  SDFRRQJI3VX1 \npg1_DOWN_count_reg[0] (.RN (n_32), .C (clk), .D
       (n_356), .SD (n_339), .SE (npg1_DOWN_count[0]), .Q
       (npg1_DOWN_count[0]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[1] (.RN (n_32), .C (clk), .D
       (n_378), .Q (npg1_DOWN_count[1]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[2] (.RN (n_32), .C (clk), .D
       (n_385), .Q (npg1_DOWN_count[2]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[3] (.RN (n_32), .C (clk), .D
       (n_384), .Q (npg1_DOWN_count[3]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[4] (.RN (n_32), .C (clk), .D
       (n_412), .Q (npg1_DOWN_count[4]));
  DFRRQJI3VX1 \npg1_DOWN_count_reg[5] (.RN (n_32), .C (clk), .D
       (n_410), .Q (npg1_DOWN_count[5]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[0] (.RN (n_32), .C (clk), .D (n_441),
       .Q (npg1_OFF_count[0]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[1] (.RN (n_32), .C (clk), .D (n_477),
       .Q (npg1_OFF_count[1]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[2] (.RN (n_32), .C (clk), .D (n_468),
       .Q (npg1_OFF_count[2]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[3] (.RN (n_32), .C (clk), .D (n_476),
       .Q (npg1_OFF_count[3]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[4] (.RN (n_32), .C (clk), .D (n_469),
       .Q (npg1_OFF_count[4]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[5] (.RN (n_32), .C (clk), .D (n_436),
       .Q (npg1_OFF_count[5]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[6] (.RN (n_32), .C (clk), .D (n_439),
       .Q (npg1_OFF_count[6]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[7] (.RN (n_32), .C (clk), .D (n_438),
       .Q (npg1_OFF_count[7]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[8] (.RN (n_32), .C (clk), .D (n_475),
       .Q (npg1_OFF_count[8]));
  DFRRQJI3VX1 \npg1_OFF_count_reg[9] (.RN (n_32), .C (clk), .D (n_479),
       .Q (npg1_OFF_count[9]));
  SDFRRQJI3VX1 \npg1_ON_count_reg[0] (.RN (n_32), .C (clk), .D (n_426),
       .SD (n_405), .SE (npg1_ON_count[0]), .Q (npg1_ON_count[0]));
  DFRRQJI3VX1 \npg1_ON_count_reg[1] (.RN (n_32), .C (clk), .D (n_437),
       .Q (npg1_ON_count[1]));
  DFRRQJI3VX1 \npg1_ON_count_reg[2] (.RN (n_32), .C (clk), .D (n_440),
       .Q (npg1_ON_count[2]));
  DFRRQJI3VX1 \npg1_ON_count_reg[3] (.RN (n_32), .C (clk), .D (n_478),
       .Q (npg1_ON_count[3]));
  DFRRQJI3VX1 \npg1_ON_count_reg[4] (.RN (n_32), .C (clk), .D (n_470),
       .Q (npg1_ON_count[4]));
  DFRRQJI3VX1 \npg1_ON_count_reg[5] (.RN (n_32), .C (clk), .D (n_435),
       .Q (npg1_ON_count[5]));
  DFRRQJI3VX1 \npg1_ON_count_reg[6] (.RN (n_32), .C (clk), .D (n_474),
       .Q (npg1_ON_count[6]));
  DFRRQJI3VX1 \npg1_ON_count_reg[7] (.RN (n_32), .C (clk), .D (n_472),
       .Q (npg1_ON_count[7]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[0] (.RN (n_32), .C (clk), .D
       (n_454), .Q (npg1_UP_accumulator[0]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[1] (.RN (n_32), .C (clk), .D
       (n_453), .Q (npg1_UP_accumulator[1]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[2] (.RN (n_32), .C (clk), .D
       (n_452), .Q (npg1_UP_accumulator[2]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[3] (.RN (n_32), .C (clk), .D
       (n_451), .Q (npg1_UP_accumulator[3]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[4] (.RN (n_32), .C (clk), .D
       (n_450), .Q (npg1_UP_accumulator[4]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[5] (.RN (n_32), .C (clk), .D
       (n_482), .Q (npg1_UP_accumulator[5]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[6] (.RN (n_32), .C (clk), .D
       (n_490), .Q (npg1_UP_accumulator[6]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[7] (.RN (n_32), .C (clk), .D
       (n_495), .Q (npg1_UP_accumulator[7]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[8] (.RN (n_32), .C (clk), .D
       (n_503), .Q (npg1_UP_accumulator[8]));
  DFRRQJI3VX1 \npg1_UP_accumulator_reg[9] (.RN (n_32), .C (clk), .D
       (n_506), .Q (npg1_UP_accumulator[9]));
  SDFRRQJI3VX1 \npg1_UP_count_reg[0] (.RN (n_32), .C (clk), .D (n_430),
       .SD (n_423), .SE (npg1_UP_count[0]), .Q (npg1_UP_count[0]));
  DFRRQJI3VX1 \npg1_UP_count_reg[1] (.RN (n_32), .C (clk), .D (n_449),
       .Q (npg1_UP_count[1]));
  DFRRQJI3VX1 \npg1_UP_count_reg[2] (.RN (n_32), .C (clk), .D (n_448),
       .Q (npg1_UP_count[2]));
  DFRRQJI3VX1 \npg1_UP_count_reg[3] (.RN (n_32), .C (clk), .D (n_456),
       .Q (npg1_UP_count[3]));
  DFRRQJI3VX1 \npg1_UP_count_reg[4] (.RN (n_32), .C (clk), .D (n_484),
       .Q (npg1_UP_count[4]));
  DFRRQJI3VX1 \npg1_UP_count_reg[5] (.RN (n_32), .C (clk), .D (n_481),
       .Q (npg1_UP_count[5]));
  DFRRQJI3VX1 \npg1_freq_count_reg[0] (.RN (n_32), .C (clk), .D
       (n_352), .Q (npg1_freq_count[0]));
  DFRRQJI3VX1 \npg1_freq_count_reg[1] (.RN (n_32), .C (clk), .D
       (n_392), .Q (npg1_freq_count[1]));
  DFRRQJI3VX1 \npg1_freq_count_reg[2] (.RN (n_32), .C (clk), .D
       (n_379), .Q (npg1_freq_count[2]));
  DFRRQJI3VX1 \npg1_freq_count_reg[3] (.RN (n_32), .C (clk), .D
       (n_389), .Q (npg1_freq_count[3]));
  DFRRQJI3VX1 \npg1_freq_count_reg[4] (.RN (n_32), .C (clk), .D
       (n_380), .Q (npg1_freq_count[4]));
  DFRRQJI3VX1 \npg1_freq_count_reg[5] (.RN (n_32), .C (clk), .D
       (n_354), .Q (npg1_freq_count[5]));
  DFRRQJI3VX1 \npg1_freq_count_reg[6] (.RN (n_32), .C (clk), .D
       (n_370), .Q (npg1_freq_count[6]));
  DFRRQJI3VX1 \npg1_freq_count_reg[7] (.RN (n_32), .C (clk), .D
       (n_398), .Q (npg1_freq_count[7]));
  DFRRQJI3VX1 \npg1_freq_count_reg[8] (.RN (n_32), .C (clk), .D
       (n_408), .Q (npg1_freq_count[8]));
  DFRRQJI3VX1 \npg1_freq_count_reg[9] (.RN (n_32), .C (clk), .D
       (n_409), .Q (npg1_freq_count[9]));
  DFRRQJI3VX1 \npg1_freq_count_reg[10] (.RN (n_32), .C (clk), .D
       (n_429), .Q (npg1_freq_count[10]));
  DFRRQJI3VX1 \npg1_freq_count_reg[11] (.RN (n_32), .C (clk), .D
       (n_442), .Q (npg1_freq_count[11]));
  DFRRQJI3VX1 \npg1_on_off_ctrl_reg[0] (.RN (n_32), .C (clk), .D
       (n_336), .Q (npg1_on_off_ctrl[0]));
  DFRRQJI3VX1 \npg1_on_off_ctrl_reg[1] (.RN (n_32), .C (clk), .D
       (n_306), .Q (npg1_on_off_ctrl[1]));
  DFRRQJI3VX1 \npg1_on_off_ctrl_reg[2] (.RN (n_32), .C (clk), .D
       (n_302), .Q (npg1_on_off_ctrl[2]));
  DFRRQJI3VX1 \npg1_phase_down_count_reg[0] (.RN (n_32), .C (clk), .D
       (n_301), .Q (npg1_phase_down_count[0]));
  DFRRQJI3VX1 \npg1_phase_down_count_reg[1] (.RN (n_32), .C (clk), .D
       (n_318), .Q (npg1_phase_down_count[1]));
  DFRRQJI3VX1 \npg1_phase_down_count_reg[2] (.RN (n_32), .C (clk), .D
       (n_337), .Q (npg1_phase_down_count[2]));
  DFRRQJI3VX1 npg1_phase_down_state_reg(.RN (n_32), .C (clk), .D
       (n_738), .Q (npg1_phase_down_state));
  SDFRRQJI3VX1 npg1_phase_pause_ready_reg(.RN (n_32), .C (clk), .D
       (npg1_phase_pause_ready), .SD (n_226), .SE (n_237), .Q
       (npg1_phase_pause_ready));
  DFRRQJI3VX1 \npg1_phase_up_count_reg[0] (.RN (n_32), .C (clk), .D
       (n_299), .Q (npg1_phase_up_count[0]));
  DFRRQJI3VX1 \npg1_phase_up_count_reg[1] (.RN (n_32), .C (clk), .D
       (n_314), .Q (npg1_phase_up_count[1]));
  DFRRQJI3VX1 \npg1_phase_up_count_reg[2] (.RN (n_32), .C (clk), .D
       (n_332), .Q (npg1_phase_up_count[2]));
  DFRRQJI3VX1 npg1_phase_up_state_reg(.RN (n_32), .C (clk), .D (n_281),
       .Q (npg1_phase_up_state));
  DFRRQJI3VX1 npg1_pulse_aux_reg(.RN (n_32), .C (clk), .D (n_276), .Q
       (npg1_pulse_aux));
  AO22JI3VX1 g16575__6260(.A (n_501), .B (n_430), .C (n_423), .D
       (npg1_UP_accumulator[9]), .Q (n_506));
  AO22JI3VX1 g16576__4319(.A (n_502), .B (n_356), .C (n_339), .D
       (npg1_DOWN_accumulator[9]), .Q (n_505));
  AO22JI3VX1 g16579__8428(.A (n_500), .B (n_356), .C (n_339), .D
       (npg1_DOWN_accumulator[8]), .Q (n_504));
  AO22JI3VX1 g16580__5526(.A (n_498), .B (n_430), .C (n_423), .D
       (npg1_UP_accumulator[8]), .Q (n_503));
  EO3JI3VX1 g16581__6783(.A (n_499), .B (npg1_DOWN_accumulator[9]), .C
       (conf1[9]), .Q (n_502));
  EO3JI3VX1 g16582__3680(.A (n_497), .B (npg1_UP_accumulator[9]), .C
       (conf1[9]), .Q (n_501));
  FAJI3VX1 g16583__1617(.A (conf1[8]), .B (npg1_DOWN_accumulator[8]),
       .CI (n_491), .CO (n_499), .S (n_500));
  FAJI3VX1 g16584__2802(.A (conf1[8]), .B (npg1_UP_accumulator[8]), .CI
       (n_493), .CO (n_497), .S (n_498));
  AO22JI3VX1 g16587__1705(.A (n_492), .B (n_356), .C (n_339), .D
       (npg1_DOWN_accumulator[7]), .Q (n_496));
  AO22JI3VX1 g16588__5122(.A (n_494), .B (n_430), .C (n_423), .D
       (npg1_UP_accumulator[7]), .Q (n_495));
  FAJI3VX1 g16589__8246(.A (conf1[7]), .B (npg1_UP_accumulator[7]), .CI
       (n_485), .CO (n_493), .S (n_494));
  FAJI3VX1 g16590__7098(.A (conf1[7]), .B (npg1_DOWN_accumulator[7]),
       .CI (n_487), .CO (n_491), .S (n_492));
  AO22JI3VX1 g16593__6131(.A (n_430), .B (n_486), .C (n_423), .D
       (npg1_UP_accumulator[6]), .Q (n_490));
  AO22JI3VX1 g16594__1881(.A (n_356), .B (n_488), .C (n_339), .D
       (npg1_DOWN_accumulator[6]), .Q (n_489));
  FAJI3VX1 g16595__5115(.A (conf1[6]), .B (npg1_DOWN_accumulator[6]),
       .CI (n_464), .CO (n_487), .S (n_488));
  FAJI3VX1 g16596__7482(.A (conf1[6]), .B (npg1_UP_accumulator[6]), .CI
       (n_466), .CO (n_485), .S (n_486));
  ON31JI3VX1 g16608__4733(.A (npg1_UP_count[4]), .B (n_272), .C
       (n_431), .D (n_480), .Q (n_484));
  AO22JI3VX1 g16609__6161(.A (n_356), .B (n_465), .C (n_339), .D
       (npg1_DOWN_accumulator[5]), .Q (n_483));
  AO22JI3VX1 g16610__9315(.A (n_430), .B (n_467), .C (n_423), .D
       (npg1_UP_accumulator[5]), .Q (n_482));
  ON21JI3VX1 g16611__9945(.A (n_431), .B (n_353), .C (n_473), .Q
       (n_481));
  NA2JI3VX0 g16616__2883(.A (n_460), .B (npg1_UP_count[4]), .Q (n_480));
  ON21JI3VX1 g16627__2346(.A (n_414), .B (n_416), .C (n_463), .Q
       (n_479));
  ON31JI3VX1 g16628__1666(.A (npg1_ON_count[3]), .B (n_213), .C
       (n_425), .D (n_457), .Q (n_478));
  ON21JI3VX1 g16629__7410(.A (n_446), .B (n_49), .C (n_428), .Q
       (n_477));
  ON31JI3VX1 g16630__6417(.A (npg1_OFF_count[3]), .B (n_159), .C
       (n_414), .D (n_458), .Q (n_476));
  ON31JI3VX1 g16631__5477(.A (npg1_OFF_count[8]), .B (n_361), .C
       (n_414), .D (n_461), .Q (n_475));
  ON31JI3VX1 g16632__2398(.A (npg1_ON_count[6]), .B (n_366), .C
       (n_425), .D (n_459), .Q (n_474));
  NA2JI3VX0 g16633__5107(.A (n_460), .B (npg1_UP_count[5]), .Q (n_473));
  ON21JI3VX1 g16634__6260(.A (n_425), .B (n_390), .C (n_462), .Q
       (n_472));
  ON211JI3VX1 g16635__4319(.A (n_433), .B (n_263), .C (n_333), .D
       (n_294), .Q (n_471));
  AO22JI3VX1 g16636__8428(.A (n_447), .B (npg1_ON_count[4]), .C
       (n_426), .D (n_317), .Q (n_470));
  ON22JI3VX1 g16637__5526(.A (n_445), .B (n_50), .C (n_414), .D
       (n_229), .Q (n_469));
  ON22JI3VX1 g16638__6783(.A (n_446), .B (n_24), .C (n_414), .D
       (n_170), .Q (n_468));
  FAJI3VX1 g16639__3680(.A (conf1[5]), .B (npg1_UP_accumulator[5]), .CI
       (n_419), .CO (n_466), .S (n_467));
  FAJI3VX1 g16640__1617(.A (conf1[5]), .B (npg1_DOWN_accumulator[5]),
       .CI (n_421), .CO (n_464), .S (n_465));
  NA2JI3VX0 g16641__2802(.A (n_443), .B (npg1_OFF_count[9]), .Q
       (n_463));
  NA2JI3VX0 g16642__1705(.A (n_444), .B (npg1_ON_count[7]), .Q (n_462));
  NA2JI3VX0 g16643__5122(.A (n_443), .B (npg1_OFF_count[8]), .Q
       (n_461));
  NA2JI3VX0 g16654__8246(.A (n_444), .B (npg1_ON_count[6]), .Q (n_459));
  NA2I1JI3VX1 g16655__7098(.AN (n_445), .B (npg1_OFF_count[3]), .Q
       (n_458));
  NA2JI3VX0 g16656__6131(.A (n_447), .B (npg1_ON_count[3]), .Q (n_457));
  AO22JI3VX1 g16657__1881(.A (n_430), .B (n_292), .C (n_423), .D
       (npg1_UP_count[3]), .Q (n_456));
  ON211JI3VX1 g16658__5115(.A (n_418), .B (n_263), .C (n_345), .D
       (n_295), .Q (n_455));
  AO22JI3VX1 g16659__7482(.A (n_430), .B (n_194), .C (n_423), .D
       (npg1_UP_accumulator[0]), .Q (n_454));
  AO22JI3VX1 g16660__4733(.A (n_430), .B (n_259), .C (n_423), .D
       (npg1_UP_accumulator[1]), .Q (n_453));
  AO22JI3VX1 g16661__6161(.A (n_430), .B (n_329), .C (n_423), .D
       (npg1_UP_accumulator[2]), .Q (n_452));
  AO22JI3VX1 g16662__9315(.A (n_430), .B (n_373), .C (n_423), .D
       (npg1_UP_accumulator[3]), .Q (n_451));
  AO22JI3VX1 g16663__9945(.A (n_430), .B (n_420), .C (n_423), .D
       (npg1_UP_accumulator[4]), .Q (n_450));
  AO22JI3VX1 g16664__2883(.A (n_430), .B (n_190), .C (n_423), .D
       (npg1_UP_count[1]), .Q (n_449));
  AO22JI3VX1 g16665__2346(.A (n_430), .B (n_260), .C (n_423), .D
       (npg1_UP_count[2]), .Q (n_448));
  NA22JI3VX1 g16666__1666(.A (n_272), .B (n_430), .C (n_424), .Q
       (n_460));
  NA2JI3VX0 g16667__7410(.A (n_427), .B (n_399), .Q (n_442));
  AO21JI3VX1 g16668__6417(.A (n_403), .B (npg1_OFF_count[0]), .C
       (n_432), .Q (n_441));
  AO21JI3VX1 g16669__5477(.A (n_426), .B (n_213), .C (n_405), .Q
       (n_447));
  NO2JI3VX0 g16670__2398(.A (n_403), .B (n_432), .Q (n_446));
  AN21JI3VX1 g16671__5107(.A (n_413), .B (n_159), .C (n_403), .Q
       (n_445));
  AO21JI3VX1 g16672__6260(.A (n_426), .B (n_366), .C (n_405), .Q
       (n_444));
  NA22JI3VX1 g16673__4319(.A (n_361), .B (n_413), .C (n_404), .Q
       (n_443));
  AO22JI3VX1 g16675__8428(.A (n_426), .B (n_230), .C (n_405), .D
       (npg1_ON_count[2]), .Q (n_440));
  AO22JI3VX1 g16676__5526(.A (n_413), .B (n_346), .C (n_403), .D
       (npg1_OFF_count[6]), .Q (n_439));
  AO22JI3VX1 g16677__6783(.A (n_413), .B (n_367), .C (n_403), .D
       (npg1_OFF_count[7]), .Q (n_438));
  AO22JI3VX1 g16678__3680(.A (n_426), .B (n_187), .C (n_405), .D
       (npg1_ON_count[1]), .Q (n_437));
  AO22JI3VX1 g16679__1617(.A (n_413), .B (n_288), .C (n_403), .D
       (npg1_OFF_count[5]), .Q (n_436));
  AO22JI3VX1 g16680__2802(.A (n_426), .B (n_360), .C (n_405), .D
       (npg1_ON_count[5]), .Q (n_435));
  AO22JI3VX1 g16681__1705(.A (n_356), .B (n_422), .C (n_339), .D
       (npg1_DOWN_accumulator[4]), .Q (n_434));
  EN3JI3VX1 g16682__5122(.A (n_417), .B (npg1_DOWN_accumulator[9]), .C
       (conf0[17]), .Q (n_433));
  INJI3VX0 g16688(.A (n_431), .Q (n_430));
  ON31JI3VX1 g16689__8246(.A (npg1_freq_count[10]), .B (n_36), .C
       (n_393), .D (n_415), .Q (n_429));
  NA3JI3VX0 g16690__7098(.A (npg1_OFF_count[0]), .B (n_49), .C (n_413),
       .Q (n_428));
  ON21JI3VX1 g16691__6131(.A (n_406), .B (n_319), .C
       (npg1_freq_count[11]), .Q (n_427));
  NO2JI3VX0 g16692__1881(.A (npg1_OFF_count[0]), .B (n_414), .Q
       (n_432));
  NA3JI3VX0 g16693__5115(.A (enable), .B (n_407), .C (n_424), .Q
       (n_431));
  INJI3VX0 g16694(.A (n_426), .Q (n_425));
  INJI3VX0 g16695(.A (n_424), .Q (n_423));
  FAJI3VX1 g16696__7482(.A (conf1[4]), .B (npg1_DOWN_accumulator[4]),
       .CI (n_374), .CO (n_421), .S (n_422));
  FAJI3VX1 g16697__4733(.A (conf1[4]), .B (npg1_UP_accumulator[4]), .CI
       (n_372), .CO (n_419), .S (n_420));
  FAJI3VX1 g16698__6161(.A (n_31), .B (npg1_DOWN_accumulator[8]), .CI
       (n_376), .CO (n_417), .S (n_418));
  AN21JI3VX1 g16699__9315(.A (n_397), .B (npg1_OFF_count[8]), .C
       (npg1_OFF_count[9]), .Q (n_416));
  NA2JI3VX0 g16700__9945(.A (n_406), .B (npg1_freq_count[10]), .Q
       (n_415));
  NO3JI3VX0 g16703__2883(.A (n_405), .B (n_395), .C (n_11), .Q (n_426));
  NA2JI3VX0 g16704__2346(.A (n_324), .B (n_407), .Q (n_424));
  INJI3VX0 g16705(.A (n_414), .Q (n_413));
  ON31JI3VX1 g16706__1666(.A (npg1_DOWN_count[4]), .B (n_273), .C
       (n_355), .D (n_401), .Q (n_412));
  ON211JI3VX1 g16707__7410(.A (n_263), .B (n_377), .C (n_344), .D
       (n_296), .Q (n_411));
  ON21JI3VX1 g16708__6417(.A (n_355), .B (n_351), .C (n_400), .Q
       (n_410));
  ON22JI3VX1 g16709__5477(.A (n_394), .B (n_36), .C (n_393), .D
       (npg1_freq_count[9]), .Q (n_409));
  AO22JI3VX1 g16710__2398(.A (n_386), .B (n_319), .C (n_371), .D
       (npg1_freq_count[8]), .Q (n_408));
  NA3JI3VX0 g16711__5107(.A (n_404), .B (n_387), .C (enable), .Q
       (n_414));
  INJI3VX0 g16722(.A (n_404), .Q (n_403));
  AO22JI3VX1 g16723__6260(.A (n_356), .B (n_375), .C (n_339), .D
       (npg1_DOWN_accumulator[3]), .Q (n_402));
  NA2JI3VX0 g16724__4319(.A (n_396), .B (npg1_DOWN_count[4]), .Q
       (n_401));
  NA2JI3VX0 g16725__8428(.A (n_396), .B (npg1_DOWN_count[5]), .Q
       (n_400));
  NA3I1JI3VX1 g16726__5526(.AN (n_393), .B (npg1_freq_count[9]), .C
       (npg1_freq_count[10]), .Q (n_399));
  ON31JI3VX1 g16727__6783(.A (npg1_freq_count[7]), .B (n_313), .C
       (n_320), .D (n_388), .Q (n_398));
  ON211JI3VX1 g16728__3680(.A (n_368), .B (n_119), .C (n_158), .D
       (n_88), .Q (n_407));
  ON21JI3VX1 g16729__1617(.A (n_320), .B (npg1_freq_count[9]), .C
       (n_394), .Q (n_406));
  AN21JI3VX1 g16732__2802(.A (n_312), .B (n_185), .C (n_395), .Q
       (n_405));
  NA2JI3VX0 g16733__1705(.A (n_387), .B (n_315), .Q (n_404));
  INJI3VX0 g16734(.A (n_361), .Q (n_397));
  ON21JI3VX1 g16735__5122(.A (n_364), .B (n_35), .C (n_335), .Q
       (n_392));
  NA3JI3VX0 g16736__8246(.A (n_282), .B (n_348), .C (n_341), .Q
       (n_391));
  AN21JI3VX1 g16737__7098(.A (n_365), .B (npg1_ON_count[6]), .C
       (npg1_ON_count[7]), .Q (n_390));
  ON31JI3VX1 g16738__6131(.A (npg1_freq_count[3]), .B (n_135), .C
       (n_320), .D (n_369), .Q (n_389));
  NA2JI3VX0 g16739__1881(.A (n_371), .B (npg1_freq_count[7]), .Q
       (n_388));
  NA22JI3VX1 g16740__5115(.A (n_273), .B (n_356), .C (n_338), .Q
       (n_396));
  AN21JI3VX1 g16741__7482(.A (n_359), .B (n_231), .C (n_9), .Q (n_395));
  AN21JI3VX1 g16742__4733(.A (n_319), .B (n_59), .C (n_371), .Q
       (n_394));
  NA3JI3VX0 g16743__6161(.A (npg1_freq_count[8]), .B (n_362), .C
       (n_319), .Q (n_393));
  ON22JI3VX1 g16745__9315(.A (n_363), .B (npg1_freq_count[8]), .C
       (n_15), .D (npg1_freq_count[7]), .Q (n_386));
  AO22JI3VX1 g16746__9945(.A (n_356), .B (n_255), .C (n_339), .D
       (npg1_DOWN_count[2]), .Q (n_385));
  AO22JI3VX1 g16747__2883(.A (n_356), .B (n_293), .C (n_339), .D
       (npg1_DOWN_count[3]), .Q (n_384));
  AO22JI3VX1 g16748__2346(.A (n_356), .B (n_192), .C (n_339), .D
       (npg1_DOWN_accumulator[0]), .Q (n_383));
  AO22JI3VX1 g16749__1666(.A (n_356), .B (n_257), .C (n_339), .D
       (npg1_DOWN_accumulator[1]), .Q (n_382));
  AO22JI3VX1 g16750__7410(.A (n_356), .B (n_327), .C (n_339), .D
       (npg1_DOWN_accumulator[2]), .Q (n_381));
  ON22JI3VX1 g16751__6417(.A (n_320), .B (n_228), .C (n_357), .D
       (n_17), .Q (n_380));
  ON22JI3VX1 g16752__5477(.A (n_320), .B (n_174), .C (n_364), .D
       (n_18), .Q (n_379));
  AO22JI3VX1 g16753__2398(.A (n_356), .B (n_189), .C (n_339), .D
       (npg1_DOWN_count[1]), .Q (n_378));
  ON211JI3VX1 g16754__5107(.A (n_358), .B (n_121), .C (n_134), .D
       (n_87), .Q (n_387));
  FAJI3VX1 g16755__6260(.A (n_30), .B (npg1_DOWN_accumulator[7]), .CI
       (n_290), .CO (n_376), .S (n_377));
  FAJI3VX1 g16756__4319(.A (conf1[3]), .B (npg1_DOWN_accumulator[3]),
       .CI (n_326), .CO (n_374), .S (n_375));
  FAJI3VX1 g16757__8428(.A (conf1[3]), .B (npg1_UP_accumulator[3]), .CI
       (n_328), .CO (n_372), .S (n_373));
  AO22JI3VX1 g16762__5526(.A (n_319), .B (n_316), .C
       (npg1_freq_count[6]), .D (n_11), .Q (n_370));
  NA2I1JI3VX1 g16763__6783(.AN (n_357), .B (npg1_freq_count[3]), .Q
       (n_369));
  AN31JI3VX1 g16764__3680(.A (n_64), .B (n_120), .C (n_334), .D (n_63),
       .Q (n_368));
  EO2JI3VX0 g16765__1617(.A (n_347), .B (npg1_OFF_count[7]), .Q
       (n_367));
  NA22JI3VX1 g16766__2802(.A (n_313), .B (n_319), .C (enable), .Q
       (n_371));
  INJI3VX0 g16767(.A (n_365), .Q (n_366));
  INJI3VX0 g16768(.A (n_362), .Q (n_363));
  HAJI3VX1 g16769__1705(.A (n_304), .B (npg1_ON_count[5]), .CO (n_365),
       .S (n_360));
  ON21JI3VX1 g16770__5122(.A (n_322), .B (n_1), .C (n_202), .Q (n_359));
  AN31JI3VX1 g16771__8246(.A (n_73), .B (n_238), .C (n_310), .D (n_91),
       .Q (n_358));
  NO2JI3VX0 g16772__7098(.A (n_11), .B (n_340), .Q (n_364));
  NO2JI3VX0 g16773__6131(.A (n_38), .B (n_313), .Q (n_362));
  NA2JI3VX0 g16774__1881(.A (n_347), .B (npg1_OFF_count[7]), .Q
       (n_361));
  INJI3VX0 g16778(.A (n_356), .Q (n_355));
  AO22JI3VX1 g16779__5115(.A (n_319), .B (n_246), .C
       (npg1_freq_count[5]), .D (n_11), .Q (n_354));
  AN21JI3VX1 g16780__7482(.A (n_331), .B (npg1_UP_count[4]), .C
       (npg1_UP_count[5]), .Q (n_353));
  AO21JI3VX1 g16781__4733(.A (npg1_freq_count[0]), .B (n_11), .C
       (n_340), .Q (n_352));
  AN21JI3VX1 g16782__6161(.A (n_330), .B (npg1_DOWN_count[4]), .C
       (npg1_DOWN_count[5]), .Q (n_351));
  NA3JI3VX0 g16783__9315(.A (n_284), .B (n_298), .C (n_342), .Q
       (n_350));
  NA3JI3VX0 g16784__9945(.A (n_285), .B (n_297), .C (n_343), .Q
       (n_349));
  AN22JI3VX1 g16785__2883(.A (n_264), .B (n_303), .C (n_262), .D
       (npg1_UP_accumulator[6]), .Q (n_348));
  AN21JI3VX1 g16786__2346(.A (n_319), .B (n_135), .C (n_11), .Q
       (n_357));
  NO3I2JI3VX1 g16787__1666(.AN (n_338), .BN (enable), .C (n_321), .Q
       (n_356));
  HAJI3VX1 g16788__7410(.A (n_287), .B (npg1_OFF_count[6]), .CO
       (n_347), .S (n_346));
  NA2JI3VX0 g16789__6417(.A (n_10), .B (npg1_DAC_cont[4]), .Q (n_345));
  NA2JI3VX0 g16790__5477(.A (n_10), .B (npg1_DAC_cont[3]), .Q (n_344));
  NA2JI3VX0 g16791__2398(.A (n_10), .B (npg1_DAC_cont[0]), .Q (n_343));
  NA2JI3VX0 g16792__5107(.A (n_10), .B (npg1_DAC_cont[1]), .Q (n_342));
  NA2JI3VX0 g16793__6260(.A (n_10), .B (npg1_DAC_cont[2]), .Q (n_341));
  INJI3VX0 g16796(.A (n_339), .Q (n_338));
  ON21JI3VX1 g16797__4319(.A (n_251), .B (n_127), .C (n_323), .Q
       (n_337));
  ON211JI3VX1 g16798__8428(.A (n_300), .B (n_11), .C (n_249), .D
       (n_195), .Q (n_336));
  NA3JI3VX0 g16799__5526(.A (npg1_freq_count[0]), .B (n_35), .C
       (n_319), .Q (n_335));
  ON21JI3VX1 g16800__6783(.A (n_305), .B (n_3), .C (n_0), .Q (n_334));
  NA2JI3VX0 g16801__3680(.A (n_10), .B (npg1_DAC_cont[5]), .Q (n_333));
  ON21JI3VX1 g16802__1617(.A (n_265), .B (n_126), .C (n_325), .Q
       (n_332));
  NO2JI3VX0 g16803__2802(.A (npg1_freq_count[0]), .B (n_320), .Q
       (n_340));
  AN21JI3VX1 g16804__1705(.A (n_312), .B (n_184), .C (n_321), .Q
       (n_339));
  INJI3VX0 g16805(.A (n_272), .Q (n_331));
  INJI3VX0 g16806(.A (n_273), .Q (n_330));
  FAJI3VX1 g16807__5122(.A (conf1[2]), .B (npg1_UP_accumulator[2]), .CI
       (n_258), .CO (n_328), .S (n_329));
  FAJI3VX1 g16808__8246(.A (conf1[2]), .B (npg1_DOWN_accumulator[2]),
       .CI (n_256), .CO (n_326), .S (n_327));
  NA2JI3VX0 g16809__7098(.A (n_309), .B (npg1_phase_up_count[2]), .Q
       (n_325));
  ON21JI3VX1 g16810__6131(.A (n_158), .B (n_11), .C (n_312), .Q
       (n_324));
  ON21JI3VX1 g16811__1881(.A (n_279), .B (n_254), .C
       (npg1_phase_down_count[2]), .Q (n_323));
  AN21JI3VX1 g16812__5115(.A (n_280), .B (n_123), .C (n_110), .Q
       (n_322));
  INJI3VX0 g16817(.A (n_320), .Q (n_319));
  ON31JI3VX1 g16818__7482(.A (npg1_phase_down_count[1]), .B (n_45), .C
       (n_251), .D (n_308), .Q (n_318));
  ON22JI3VX1 g16819__4733(.A (n_289), .B (npg1_ON_count[4]), .C (n_16),
       .D (npg1_ON_count[3]), .Q (n_317));
  EN2JI3VX0 g16820__6161(.A (npg1_freq_count[6]), .B (n_241), .Q
       (n_316));
  ON21JI3VX1 g16821__9315(.A (n_134), .B (n_11), .C (n_312), .Q
       (n_315));
  ON31JI3VX1 g16822__9945(.A (npg1_phase_up_count[1]), .B (n_37), .C
       (n_265), .D (n_307), .Q (n_314));
  AN211JI3VX1 g16823__2883(.A (n_271), .B (n_270), .C (n_102), .D
       (n_160), .Q (n_321));
  NA3JI3VX0 g16825__2346(.A (n_311), .B (n_210), .C (n_165), .Q
       (n_320));
  NA4JI3VX0 g16826__1666(.A (n_163), .B (n_92), .C (n_61), .D (n_283),
       .Q (n_311));
  ON21JI3VX1 g16827__7410(.A (n_248), .B (n_117), .C (n_215), .Q
       (n_310));
  ON21JI3VX1 g16829__6417(.A (n_244), .B (npg1_phase_up_count[1]), .C
       (n_278), .Q (n_309));
  NA2JI3VX0 g16830__5477(.A (n_279), .B (npg1_phase_down_count[1]), .Q
       (n_308));
  NA2JI3VX0 g16831__2398(.A (n_277), .B (npg1_phase_up_count[1]), .Q
       (n_307));
  ON211JI3VX1 g16832__5107(.A (n_242), .B (n_195), .C (n_274), .D
       (n_220), .Q (n_306));
  NO2JI3VX0 g16833__6260(.A (n_124), .B (n_269), .Q (n_305));
  NA2I1JI3VX1 g16834__4319(.AN (n_241), .B (npg1_freq_count[6]), .Q
       (n_313));
  NO2JI3VX0 g16835__8428(.A (n_16), .B (n_289), .Q (n_304));
  NA2JI3VX0 g16836__5526(.A (n_275), .B (enable), .Q (n_312));
  EO2JI3VX0 g16840__6783(.A (n_235), .B (n_145), .Q (n_303));
  ON21JI3VX1 g16841__3680(.A (n_236), .B (n_196), .C (n_274), .Q
       (n_302));
  ON21JI3VX1 g16842__1617(.A (n_251), .B (npg1_phase_down_count[0]), .C
       (n_740), .Q (n_301));
  AN21JI3VX1 g16843__2802(.A (n_252), .B (n_134), .C (n_164), .Q
       (n_300));
  ON22JI3VX1 g16844__1705(.A (n_265), .B (npg1_phase_up_count[0]), .C
       (n_37), .D (n_66), .Q (n_299));
  AN22JI3VX1 g16845__5122(.A (n_264), .B (n_234), .C (n_262), .D
       (npg1_UP_accumulator[5]), .Q (n_298));
  AN22JI3VX1 g16846__8246(.A (n_264), .B (n_156), .C (n_262), .D
       (npg1_UP_accumulator[4]), .Q (n_297));
  AN22JI3VX1 g16847__7098(.A (n_250), .B (conf0[15]), .C (n_262), .D
       (npg1_UP_accumulator[7]), .Q (n_296));
  AN22JI3VX1 g16848__6131(.A (n_250), .B (conf0[16]), .C (n_262), .D
       (npg1_UP_accumulator[8]), .Q (n_295));
  AN22JI3VX1 g16849__1881(.A (n_250), .B (conf0[17]), .C (n_262), .D
       (npg1_UP_accumulator[9]), .Q (n_294));
  EO2JI3VX0 g16850__5115(.A (n_266), .B (npg1_DOWN_count[3]), .Q
       (n_293));
  EO2JI3VX0 g16851__7482(.A (n_267), .B (npg1_UP_count[3]), .Q (n_292));
  ON211JI3VX1 g16852__4733(.A (n_6), .B (enable), .C (n_249), .D
       (n_261), .Q (n_291));
  AN21JI3VX1 g16853__6161(.A (n_268), .B (n_115), .C (n_82), .Q
       (n_290));
  HAJI3VX1 g16854__9315(.A (n_216), .B (npg1_OFF_count[5]), .CO
       (n_287), .S (n_288));
  NA2JI3VX0 g16856__2883(.A (n_250), .B (conf0[12]), .Q (n_285));
  NA2JI3VX0 g16857__2346(.A (n_250), .B (conf0[13]), .Q (n_284));
  ON211JI3VX1 g16858__1666(.A (n_186), .B (n_111), .C (n_247), .D
       (n_218), .Q (n_283));
  NA2JI3VX0 g16859__7410(.A (n_250), .B (conf0[14]), .Q (n_282));
  AO21JI3VX1 g16860__6417(.A (n_739), .B (npg1_phase_up_state), .C
       (npg1_pulse_start), .Q (n_281));
  ON31JI3VX1 g16861__5477(.A (n_204), .B (n_219), .C (n_157), .D (n_2),
       .Q (n_280));
  NA2I1JI3VX1 g16862__2398(.AN (n_213), .B (npg1_ON_count[3]), .Q
       (n_289));
  INJI3VX0 g16863(.A (n_277), .Q (n_278));
  INJI3VX0 g16864(.A (n_275), .Q (n_276));
  AN21JI3VX1 g16866__5107(.A (n_245), .B (npg1_DOWN_count[4]), .C
       (n_109), .Q (n_271));
  ON21JI3VX1 g16867__6260(.A (n_245), .B (npg1_DOWN_count[4]), .C
       (n_55), .Q (n_270));
  AN21JI3VX1 g16868__4319(.A (n_239), .B (n_4), .C (n_205), .Q (n_269));
  ON22JI3VX1 g16869__8428(.A (n_243), .B (npg1_phase_down_count[0]), .C
       (npg1_phase_pause_ready), .D (npg1_phase_down_state), .Q
       (n_279));
  ON21JI3VX1 g16870__5526(.A (n_244), .B (npg1_phase_up_count[0]), .C
       (n_66), .Q (n_277));
  NA3I1JI3VX1 g16871__6783(.AN (n_7), .B (n_232), .C (n_233), .Q
       (n_275));
  NA3I2JI3VX1 g16872__3680(.AN (n_252), .BN (n_11), .C (n_134), .Q
       (n_274));
  NA2JI3VX0 g16873__1617(.A (n_266), .B (npg1_DOWN_count[3]), .Q
       (n_273));
  NA2JI3VX0 g16874__2802(.A (n_267), .B (npg1_UP_count[3]), .Q (n_272));
  INJI3VX0 g16875(.A (n_235), .Q (n_268));
  INJI3VX0 g16876(.A (n_264), .Q (n_263));
  INJI3VX0 g16877(.A (n_262), .Q (n_261));
  HAJI3VX1 g16878__1705(.A (n_205), .B (npg1_UP_count[2]), .CO (n_267),
       .S (n_260));
  FAJI3VX1 g16879__5122(.A (conf1[1]), .B (npg1_UP_accumulator[1]), .CI
       (n_193), .CO (n_258), .S (n_259));
  FAJI3VX1 g16880__8246(.A (conf1[1]), .B (npg1_DOWN_accumulator[1]),
       .CI (n_191), .CO (n_256), .S (n_257));
  HAJI3VX1 g16881__7098(.A (n_188), .B (npg1_DOWN_count[2]), .CO
       (n_266), .S (n_255));
  NO2JI3VX0 g16882__6131(.A (npg1_phase_down_count[1]), .B (n_243), .Q
       (n_254));
  AN21JI3VX1 g16884__5115(.A (n_739), .B (npg1_phase_up_state), .C
       (npg1_pulse_start), .Q (n_265));
  NO2I1JI3VX1 g16885__7482(.AN (n_236), .B (n_196), .Q (n_264));
  NO2I1JI3VX1 g16886__4733(.AN (n_242), .B (n_195), .Q (n_262));
  INJI3VX0 g16887(.A (n_250), .Q (n_249));
  AN21JI3VX1 g16888__6161(.A (n_206), .B (n_86), .C (n_112), .Q
       (n_248));
  ON21JI3VX1 g16889__9315(.A (n_211), .B (n_139), .C (n_744), .Q
       (n_247));
  EN2JI3VX0 g16890__9945(.A (npg1_freq_count[5]), .B (n_222), .Q
       (n_246));
  NO3I1JI3VX1 g16891__2883(.AN (n_215), .B (n_221), .C (n_209), .Q
       (n_252));
  AN21JI3VX1 g16892__2346(.A (n_214), .B (npg1_phase_down_state), .C
       (npg1_phase_pause_ready), .Q (n_251));
  AN31JI3VX1 g16893__1666(.A (n_183), .B (n_202), .C (n_217), .D
       (n_199), .Q (n_250));
  ON21JI3VX1 g16895__7410(.A (n_58), .B (conf0[19]), .C (conf0[18]), .Q
       (n_239));
  AN21JI3VX1 g16896__6417(.A (n_201), .B (n_107), .C (n_212), .Q
       (n_238));
  ON211JI3VX1 g16897__5477(.A (n_113), .B (n_98), .C (n_208), .D
       (n_122), .Q (n_245));
  NO2JI3VX0 g16898__2398(.A (npg1_pulse_start), .B (n_739), .Q (n_244));
  NA2JI3VX0 g16899__5107(.A (n_225), .B (n_40), .Q (n_237));
  NO2JI3VX0 g16900__6260(.A (npg1_phase_pause_ready), .B (n_214), .Q
       (n_243));
  NA4JI3VX0 g16901__4319(.A (n_172), .B (n_88), .C (n_120), .D (n_207),
       .Q (n_242));
  NA2I1JI3VX1 g16902__8428(.AN (n_222), .B (npg1_freq_count[5]), .Q
       (n_241));
  EO2JI3VX0 g16903__5526(.A (n_146), .B (n_96), .Q (n_234));
  NO3I1JI3VX1 g16904__6783(.AN (n_744), .B (n_144), .C (n_166), .Q
       (n_233));
  NO3JI3VX0 g16905__3680(.A (n_139), .B (n_181), .C (n_175), .Q
       (n_232));
  AN22JI3VX1 g16906__1617(.A (n_162), .B (n_8), .C (n_142), .D (n_89),
       .Q (n_231));
  EO2JI3VX0 g16907__2802(.A (n_204), .B (npg1_ON_count[2]), .Q (n_230));
  AN22JI3VX1 g16908__1705(.A (n_198), .B (n_50), .C
       (npg1_OFF_count[4]), .D (n_19), .Q (n_229));
  AN22JI3VX1 g16909__5122(.A (n_197), .B (n_17), .C (n_42), .D
       (npg1_freq_count[4]), .Q (n_228));
  OR3JI3VX1 g16910__8246(.A (n_176), .B (n_171), .C (n_177), .Q
       (n_236));
  AN21JI3VX1 g16911__7098(.A (n_80), .B (n_203), .C (n_116), .Q
       (n_235));
  INJI3VX0 g16912(.A (n_225), .Q (n_226));
  NA3JI3VX0 g16914__6131(.A (n_136), .B (n_149), .C (n_173), .Q
       (n_221));
  AND2JI3VX0 g16915__1881(.A (n_196), .B (n_199), .Q (n_220));
  NO22JI3VX1 g16916__5115(.A (npg1_ON_count[1]), .B (npg1_ON_count[0]),
       .C (conf0[25]), .Q (n_219));
  NA2JI3VX0 g16917__7482(.A (n_178), .B (n_99), .Q (n_218));
  NO2JI3VX0 g16918__4733(.A (n_169), .B (n_182), .Q (n_217));
  NA4JI3VX0 g16920__9315(.A (n_140), .B (n_108), .C (n_75), .D (n_153),
       .Q (n_225));
  AND2JI3VX0 g16922__2883(.A (n_198), .B (npg1_OFF_count[4]), .Q
       (n_216));
  NA2JI3VX0 g16923__2346(.A (n_197), .B (npg1_freq_count[4]), .Q
       (n_222));
  AO22JI3VX1 g16924__1666(.A (n_141), .B (n_84), .C (n_143), .D (n_93),
       .Q (n_212));
  OA21JI3VX1 g16925__7410(.A (n_137), .B (n_106), .C (n_103), .Q
       (n_211));
  ON211JI3VX1 g16926__6417(.A (n_67), .B (n_104), .C (n_163), .D
       (n_61), .Q (n_210));
  OR3JI3VX1 g16927__5477(.A (n_167), .B (n_147), .C (n_143), .Q
       (n_209));
  ON211JI3VX1 g16928__2398(.A (n_62), .B (n_65), .C (n_138), .D (n_5),
       .Q (n_208));
  NO3I1JI3VX1 g16929__5107(.AN (n_4), .B (n_124), .C (n_168), .Q
       (n_207));
  ON21JI3VX1 g16930__6260(.A (n_136), .B (n_118), .C (n_90), .Q
       (n_206));
  AN21JI3VX1 g16931__4319(.A (n_50), .B (conf1[14]), .C (n_200), .Q
       (n_215));
  AN22JI3VX1 g16932__8428(.A (n_130), .B (n_133), .C
       (npg1_phase_down_count[2]), .D (n_56), .Q (n_214));
  NA2JI3VX0 g16933__5526(.A (n_204), .B (npg1_ON_count[2]), .Q (n_213));
  INJI3VX0 g16934(.A (n_96), .Q (n_203));
  INJI3VX0 g16935(.A (n_200), .Q (n_201));
  HAJI3VX1 g16936__6783(.A (npg1_UP_accumulator[0]), .B (conf1[0]), .CO
       (n_193), .S (n_194));
  HAJI3VX1 g16937__3680(.A (npg1_DOWN_accumulator[0]), .B (conf1[0]),
       .CO (n_191), .S (n_192));
  HAJI3VX1 g16938__1617(.A (npg1_UP_count[1]), .B (npg1_UP_count[0]),
       .CO (n_205), .S (n_190));
  HAJI3VX1 g16939__2802(.A (npg1_DOWN_count[1]), .B
       (npg1_DOWN_count[0]), .CO (n_188), .S (n_189));
  HAJI3VX1 g16940__1705(.A (npg1_ON_count[1]), .B (npg1_ON_count[0]),
       .CO (n_204), .S (n_187));
  AN21JI3VX1 g16941__5122(.A (n_71), .B (n_74), .C (n_144), .Q (n_186));
  NA2JI3VX0 g16942__8246(.A (n_9), .B (enable), .Q (n_185));
  NA2JI3VX0 g16943__7098(.A (n_160), .B (enable), .Q (n_184));
  NO3I1JI3VX1 g16944__6131(.AN (n_123), .B (n_1), .C (n_128), .Q
       (n_183));
  NA3I2JI3VX1 g16945__1881(.AN (n_142), .BN (n_110), .C (n_2), .Q
       (n_182));
  ON211JI3VX1 g16947__5115(.A (n_13), .B (conf0[0]), .C (n_105), .D
       (n_103), .Q (n_181));
  ON21JI3VX1 g16948__7482(.A (n_83), .B (n_75), .C (n_140), .Q (n_180));
  AN211JI3VX1 g16949__4733(.A (n_16), .B (conf0[28]), .C (n_79), .D
       (n_161), .Q (n_202));
  NA22JI3VX1 g16950__6161(.A (conf1[15]), .B (n_46), .C (n_141), .Q
       (n_200));
  OR2JI3VX0 g16951__9315(.A (n_9), .B (n_11), .Q (n_199));
  NO2JI3VX0 g16952__9945(.A (n_19), .B (n_159), .Q (n_198));
  NO2JI3VX0 g16953__2883(.A (n_42), .B (n_135), .Q (n_197));
  OR2JI3VX0 g16954__2346(.A (n_160), .B (n_11), .Q (n_196));
  NA2JI3VX0 g16955__1666(.A (n_158), .B (enable), .Q (n_195));
  ON211JI3VX1 g16957__7410(.A (n_39), .B (conf0[18]), .C (n_148), .D
       (n_113), .Q (n_177));
  NA3JI3VX0 g16958__6417(.A (n_122), .B (n_5), .C (n_138), .Q (n_176));
  NA3I1JI3VX1 g16959__5477(.AN (n_106), .B (n_92), .C (n_137), .Q
       (n_175));
  AN22JI3VX1 g16960__2398(.A (n_60), .B (npg1_freq_count[0]), .C
       (n_35), .D (npg1_freq_count[2]), .Q (n_174));
  NO3JI3VX0 g16961__5107(.A (n_112), .B (n_118), .C (n_154), .Q
       (n_173));
  AN211JI3VX1 g16962__6260(.A (npg1_UP_count[0]), .B (n_53), .C (n_3),
       .D (n_131), .Q (n_172));
  NA3I2JI3VX1 g16963__4319(.AN (n_109), .BN (n_102), .C (n_125), .Q
       (n_171));
  AN22JI3VX1 g16964__8428(.A (n_69), .B (n_24), .C (n_49), .D
       (npg1_OFF_count[2]), .Q (n_170));
  NA3I1JI3VX1 g16965__5526(.AN (n_70), .B (n_85), .C (n_155), .Q
       (n_169));
  NA3JI3VX0 g16966__6783(.A (n_64), .B (n_0), .C (n_132), .Q (n_168));
  OR3JI3VX1 g16967__3680(.A (n_152), .B (n_84), .C (n_107), .Q (n_167));
  NA3JI3VX0 g16969__1617(.A (n_76), .B (n_97), .C (n_150), .Q (n_166));
  AN211JI3VX1 g16970__2802(.A (n_81), .B (n_97), .C (n_11), .D (n_77),
       .Q (n_165));
  AN211JI3VX1 g16971__1705(.A (n_52), .B (conf0[5]), .C (n_111), .D
       (n_72), .Q (n_178));
  INJI3VX0 g16972(.A (n_6), .Q (n_164));
  INJI3VX0 g16973(.A (n_161), .Q (n_162));
  NO2I1JI3VX1 g16974__5122(.AN (n_85), .B (conf0[24]), .Q (n_157));
  AO21JI3VX1 g16975__8246(.A (n_25), .B (conf0[12]), .C (n_96), .Q
       (n_156));
  AN21JI3VX1 g16976__7098(.A (n_12), .B (conf0[24]), .C (n_100), .Q
       (n_155));
  ON21JI3VX1 g16977__6131(.A (n_44), .B (conf1[10]), .C (n_86), .Q
       (n_154));
  NO22JI3VX1 g16978__1881(.A (conf1[21]), .B (n_37), .C (n_83), .Q
       (n_153));
  NA2I1JI3VX1 g16979__5115(.AN (n_121), .B (n_87), .Q (n_152));
  NO2JI3VX0 g16980__7482(.A (n_99), .B (n_74), .Q (n_151));
  NO2I1JI3VX1 g16981__4733(.AN (n_61), .B (n_67), .Q (n_150));
  NO2I1JI3VX1 g16982__6161(.AN (n_90), .B (n_117), .Q (n_149));
  NO2I1JI3VX1 g16983__9315(.AN (n_65), .B (n_62), .Q (n_148));
  NA2I1JI3VX1 g16984__9945(.AN (n_91), .B (n_73), .Q (n_147));
  AND2JI3VX0 g16986__2883(.A (n_97), .B (n_101), .Q (n_163));
  NA2I1JI3VX1 g16987__2346(.AN (n_116), .B (n_80), .Q (n_146));
  NA22JI3VX1 g16988__1666(.A (conf0[30]), .B (n_27), .C (n_89), .Q
       (n_161));
  NA2I1JI3VX1 g16989__7410(.AN (n_82), .B (n_115), .Q (n_145));
  NA2JI3VX0 g16991__6417(.A (n_68), .B (npg1_on_off_ctrl[1]), .Q
       (n_160));
  NA2JI3VX0 g16992__5477(.A (n_69), .B (npg1_OFF_count[2]), .Q (n_159));
  NO2JI3VX0 g16993__2398(.A (npg1_on_off_ctrl[1]), .B (n_114), .Q
       (n_158));
  ON211JI3VX1 g16994__5107(.A (n_22), .B (conf1[22]), .C (n_45), .D
       (conf1[21]), .Q (n_133));
  AN21JI3VX1 g16995__6260(.A (n_33), .B (conf0[18]), .C (n_63), .Q
       (n_132));
  AO21JI3VX1 g16996__4319(.A (npg1_UP_count[1]), .B (n_26), .C (n_119),
       .Q (n_131));
  AN22JI3VX1 g16997__8428(.A (n_28), .B (conf1[23]), .C (n_22), .D
       (conf1[22]), .Q (n_130));
  ON22JI3VX1 g16999__6783(.A (n_12), .B (conf0[24]), .C (n_34), .D
       (conf0[25]), .Q (n_128));
  NA3I1JI3VX1 g17000__3680(.AN (npg1_phase_down_count[2]), .B
       (npg1_phase_down_count[0]), .C (npg1_phase_down_count[1]), .Q
       (n_127));
  NA3I1JI3VX1 g17001__1617(.AN (npg1_phase_up_count[2]), .B
       (npg1_phase_up_count[0]), .C (npg1_phase_up_count[1]), .Q
       (n_126));
  AN22JI3VX1 g17002__2802(.A (npg1_DOWN_count[4]), .B (n_55), .C
       (n_14), .D (conf0[22]), .Q (n_125));
  ON22JI3VX1 g17003__1705(.A (n_43), .B (conf0[6]), .C (n_38), .D
       (conf0[7]), .Q (n_144));
  ON22JI3VX1 g17004__5122(.A (n_48), .B (conf1[16]), .C (n_47), .D
       (conf1[17]), .Q (n_143));
  ON22JI3VX1 g17005__8246(.A (n_27), .B (conf0[30]), .C (n_57), .D
       (conf0[31]), .Q (n_142));
  AN21JI3VX1 g17006__7098(.A (n_48), .B (conf1[16]), .C (n_94), .Q
       (n_141));
  AN22JI3VX1 g17007__6131(.A (n_29), .B (conf1[23]), .C (n_51), .D
       (conf1[22]), .Q (n_140));
  ON22JI3VX1 g17008__1881(.A (n_18), .B (conf0[2]), .C (n_42), .D
       (conf0[3]), .Q (n_139));
  AN22JI3VX1 g17009__5115(.A (n_23), .B (conf0[20]), .C (n_21), .D
       (conf0[19]), .Q (n_138));
  AN22JI3VX1 g17010__7482(.A (n_35), .B (conf0[1]), .C (n_13), .D
       (conf0[0]), .Q (n_137));
  AN22JI3VX1 g17011__4733(.A (n_49), .B (conf1[11]), .C (n_44), .D
       (conf1[10]), .Q (n_136));
  NA3JI3VX0 g17012__6161(.A (npg1_freq_count[2]), .B
       (npg1_freq_count[1]), .C (npg1_freq_count[0]), .Q (n_135));
  NO3I2JI3VX1 g17013__9315(.AN (npg1_on_off_ctrl[1]), .BN
       (npg1_on_off_ctrl[2]), .C (npg1_on_off_ctrl[0]), .Q (n_134));
  INJI3VX0 g17015(.A (n_104), .Q (n_105));
  INJI3VX0 g17017(.A (n_5), .Q (n_98));
  NO2I1JI3VX1 g17019__2883(.AN (conf0[20]), .B (npg1_UP_count[2]), .Q
       (n_124));
  NA2I1JI3VX1 g17020__2346(.AN (conf0[26]), .B (npg1_ON_count[2]), .Q
       (n_123));
  NA2I1JI3VX1 g17021__1666(.AN (conf0[21]), .B (npg1_DOWN_count[3]), .Q
       (n_122));
  NO2I1JI3VX1 g17022__7410(.AN (npg1_OFF_count[9]), .B (conf1[19]), .Q
       (n_121));
  NA2I1JI3VX1 g17023__6417(.AN (conf0[21]), .B (npg1_UP_count[3]), .Q
       (n_120));
  NO2I1JI3VX1 g17024__5477(.AN (npg1_UP_count[5]), .B (conf0[23]), .Q
       (n_119));
  NO2JI3VX0 g17025__2398(.A (conf1[11]), .B (n_49), .Q (n_118));
  NO2JI3VX0 g17026__5107(.A (conf1[13]), .B (n_19), .Q (n_117));
  NO2I1JI3VX1 g17027__6260(.AN (conf0[13]), .B
       (npg1_DOWN_accumulator[5]), .Q (n_116));
  NA2I1JI3VX1 g17028__4319(.AN (conf0[14]), .B
       (npg1_DOWN_accumulator[6]), .Q (n_115));
  NA2I1JI3VX1 g17029__8428(.AN (npg1_on_off_ctrl[2]), .B
       (npg1_on_off_ctrl[0]), .Q (n_114));
  OR2JI3VX0 g17030__5526(.A (n_23), .B (conf0[20]), .Q (n_113));
  AND2JI3VX0 g17031__6783(.A (n_19), .B (conf1[13]), .Q (n_112));
  AND2JI3VX0 g17032__3680(.A (n_38), .B (conf0[7]), .Q (n_111));
  NO2I1JI3VX1 g17035__1617(.AN (conf0[27]), .B (npg1_ON_count[3]), .Q
       (n_110));
  NO2I1JI3VX1 g17037__2802(.AN (npg1_DOWN_count[5]), .B (conf0[23]), .Q
       (n_109));
  NA2JI3VX0 g17038__1705(.A (npg1_phase_up_count[2]), .B (n_56), .Q
       (n_108));
  NO2JI3VX0 g17039__5122(.A (conf1[14]), .B (n_50), .Q (n_107));
  NO2JI3VX0 g17040__8246(.A (conf0[1]), .B (n_35), .Q (n_106));
  NO2JI3VX0 g17041__7098(.A (conf0[8]), .B (n_15), .Q (n_104));
  NA2JI3VX0 g17042__6131(.A (n_18), .B (conf0[2]), .Q (n_103));
  NO2I1JI3VX1 g17043__1881(.AN (conf0[23]), .B (npg1_DOWN_count[5]), .Q
       (n_102));
  NA2JI3VX0 g17045__5115(.A (n_54), .B (conf0[10]), .Q (n_101));
  NO2JI3VX0 g17046__7482(.A (conf0[29]), .B (n_41), .Q (n_100));
  NO2JI3VX0 g17047__4733(.A (conf0[4]), .B (n_17), .Q (n_99));
  NA2I1JI3VX1 g17049__6161(.AN (npg1_freq_count[11]), .B (conf0[11]),
       .Q (n_97));
  NO2JI3VX0 g17050__9315(.A (conf0[12]), .B (n_25), .Q (n_96));
  INJI3VX0 g17051(.A (n_93), .Q (n_94));
  INJI3VX0 g17053(.A (n_78), .Q (n_79));
  INJI3VX0 g17054(.A (n_76), .Q (n_77));
  INJI3VX0 g17055(.A (n_71), .Q (n_72));
  NO2JI3VX0 g17056__9945(.A (npg1_freq_count[2]), .B (n_35), .Q (n_60));
  NA2JI3VX0 g17057__2883(.A (npg1_freq_count[8]), .B
       (npg1_freq_count[7]), .Q (n_59));
  NO2JI3VX0 g17058__2346(.A (npg1_UP_count[1]), .B (npg1_UP_count[0]),
       .Q (n_58));
  NA2JI3VX0 g17059__1666(.A (n_47), .B (conf1[17]), .Q (n_93));
  NA2JI3VX0 g17060__7410(.A (n_15), .B (conf0[8]), .Q (n_92));
  NO2I1JI3VX1 g17061__6417(.AN (conf1[18]), .B (npg1_OFF_count[8]), .Q
       (n_91));
  NA2JI3VX0 g17062__5477(.A (n_24), .B (conf1[12]), .Q (n_90));
  NA2JI3VX0 g17063__2398(.A (n_57), .B (conf0[31]), .Q (n_89));
  NA2I1JI3VX1 g17064__5107(.AN (npg1_UP_count[5]), .B (conf0[23]), .Q
       (n_88));
  NA2I1JI3VX1 g17065__6260(.AN (npg1_OFF_count[9]), .B (conf1[19]), .Q
       (n_87));
  OR2JI3VX0 g17066__4319(.A (n_24), .B (conf1[12]), .Q (n_86));
  NA2JI3VX0 g17067__8428(.A (n_34), .B (conf0[25]), .Q (n_85));
  NO2JI3VX0 g17068__5526(.A (conf1[15]), .B (n_46), .Q (n_84));
  NO2JI3VX0 g17069__6783(.A (conf1[22]), .B (n_51), .Q (n_83));
  NO2I1JI3VX1 g17070__3680(.AN (conf0[14]), .B
       (npg1_DOWN_accumulator[6]), .Q (n_82));
  NO2JI3VX0 g17071__1617(.A (conf0[10]), .B (n_54), .Q (n_81));
  NA2I1JI3VX1 g17072__2802(.AN (conf0[13]), .B
       (npg1_DOWN_accumulator[5]), .Q (n_80));
  NA2JI3VX0 g17073__1705(.A (n_41), .B (conf0[29]), .Q (n_78));
  NA2I1JI3VX1 g17074__5122(.AN (conf0[11]), .B (npg1_freq_count[11]),
       .Q (n_76));
  NA2JI3VX0 g17075__8246(.A (n_37), .B (conf1[21]), .Q (n_75));
  NO2JI3VX0 g17076__7098(.A (conf0[5]), .B (n_52), .Q (n_74));
  NA2I1JI3VX1 g17077__6131(.AN (conf1[18]), .B (npg1_OFF_count[8]), .Q
       (n_73));
  NA2JI3VX0 g17078__1881(.A (n_43), .B (conf0[6]), .Q (n_71));
  NO2JI3VX0 g17079__5115(.A (conf0[28]), .B (n_16), .Q (n_70));
  NO2JI3VX0 g17080__7482(.A (n_49), .B (n_44), .Q (n_69));
  NO2JI3VX0 g17081__4733(.A (npg1_on_off_ctrl[2]), .B
       (npg1_on_off_ctrl[0]), .Q (n_68));
  NO2JI3VX0 g17082__6161(.A (conf0[9]), .B (n_36), .Q (n_67));
  OR2JI3VX0 g17083__9315(.A (npg1_phase_up_state), .B
       (npg1_pulse_start), .Q (n_66));
  NA2JI3VX0 g17084__9945(.A (n_39), .B (conf0[18]), .Q (n_65));
  NA2JI3VX0 g17085__2883(.A (npg1_UP_count[4]), .B (n_55), .Q (n_64));
  NO2JI3VX0 g17087__2346(.A (n_55), .B (npg1_UP_count[4]), .Q (n_63));
  NO2JI3VX0 g17088__1666(.A (conf0[19]), .B (n_21), .Q (n_62));
  NA2JI3VX0 g17089__7410(.A (n_36), .B (conf0[9]), .Q (n_61));
  INJI3VX0 g17090(.A (npg1_ON_count[7]), .Q (n_57));
  INJI3VX0 g17091(.A (conf1[23]), .Q (n_56));
  INJI3VX0 g17093(.A (conf0[22]), .Q (n_55));
  INJI3VX0 g17094(.A (npg1_freq_count[10]), .Q (n_54));
  INJI3VX0 g17095(.A (conf0[18]), .Q (n_53));
  INJI3VX0 g17099(.A (npg1_freq_count[5]), .Q (n_52));
  INJI3VX0 g17100(.A (npg1_phase_up_count[1]), .Q (n_51));
  INJI3VX0 g17101(.A (npg1_OFF_count[4]), .Q (n_50));
  INJI3VX0 g17102(.A (npg1_OFF_count[1]), .Q (n_49));
  INJI3VX0 g17103(.A (npg1_OFF_count[6]), .Q (n_48));
  INJI3VX0 g17104(.A (npg1_OFF_count[7]), .Q (n_47));
  INJI3VX0 g17105(.A (npg1_OFF_count[5]), .Q (n_46));
  INJI3VX0 g17107(.A (npg1_phase_down_count[0]), .Q (n_45));
  INJI3VX0 g17108(.A (npg1_OFF_count[0]), .Q (n_44));
  INJI3VX0 g17109(.A (npg1_freq_count[6]), .Q (n_43));
  INJI3VX0 g17110(.A (npg1_freq_count[3]), .Q (n_42));
  INJI3VX0 g17111(.A (npg1_ON_count[5]), .Q (n_41));
  INJI3VX0 g17112(.A (npg1_phase_pause_ready), .Q (n_40));
  INJI3VX0 g17113(.A (npg1_DOWN_count[0]), .Q (n_39));
  INJI3VX0 g17114(.A (npg1_freq_count[7]), .Q (n_38));
  INJI3VX0 g17115(.A (npg1_phase_up_count[0]), .Q (n_37));
  INJI3VX0 g17117(.A (npg1_freq_count[9]), .Q (n_36));
  INJI3VX0 g17118(.A (npg1_freq_count[1]), .Q (n_35));
  INJI3VX0 g17119(.A (npg1_ON_count[1]), .Q (n_34));
  INJI3VX0 g17120(.A (npg1_UP_count[0]), .Q (n_33));
  INJI3VX0 g17122(.A (conf0[16]), .Q (n_31));
  INJI3VX0 g17123(.A (conf0[15]), .Q (n_30));
  INJI3VX0 g17124(.A (npg1_phase_up_count[2]), .Q (n_29));
  INJI3VX0 g17125(.A (npg1_phase_down_count[2]), .Q (n_28));
  INJI3VX0 g17126(.A (npg1_ON_count[6]), .Q (n_27));
  INJI3VX0 g17127(.A (conf0[19]), .Q (n_26));
  INJI3VX0 g17128(.A (npg1_DOWN_accumulator[4]), .Q (n_25));
  INJI3VX0 g17129(.A (npg1_OFF_count[2]), .Q (n_24));
  INJI3VX0 g17130(.A (npg1_DOWN_count[2]), .Q (n_23));
  INJI3VX0 g17131(.A (npg1_phase_down_count[1]), .Q (n_22));
  INJI3VX0 g17132(.A (npg1_DOWN_count[1]), .Q (n_21));
  INJI3VX0 g17136(.A (npg1_OFF_count[3]), .Q (n_19));
  INJI3VX0 g17140(.A (npg1_freq_count[2]), .Q (n_18));
  INJI3VX0 g17142(.A (npg1_freq_count[4]), .Q (n_17));
  INJI3VX0 g17143(.A (npg1_ON_count[4]), .Q (n_16));
  INJI3VX0 g17144(.A (npg1_freq_count[8]), .Q (n_15));
  INJI3VX0 g17145(.A (npg1_DOWN_count[4]), .Q (n_14));
  INJI3VX0 g17146(.A (npg1_freq_count[0]), .Q (n_13));
  INJI3VX0 g17147(.A (npg1_ON_count[0]), .Q (n_12));
  INJI3VX0 g17148(.A (enable), .Q (n_11));
  NO3I1JI3VX1 g2__6417(.AN (n_274), .B (n_264), .C (n_291), .Q (n_10));
  NA2I1JI3VX1 g17149__5477(.AN (n_114), .B (npg1_on_off_ctrl[1]), .Q
       (n_9));
  AO21JI3VX1 g17150__2398(.A (n_70), .B (n_78), .C (n_100), .Q (n_8));
  NA3I1JI3VX1 g17151__5107(.AN (n_81), .B (n_101), .C (n_151), .Q
       (n_7));
  NA2I1JI3VX1 g17152__6260(.AN (npg1_on_off_ctrl[1]), .B (n_68), .Q
       (n_6));
  NA2I1JI3VX1 g17153__4319(.AN (npg1_DOWN_count[3]), .B (conf0[21]), .Q
       (n_5));
  NA2I1JI3VX1 g17154__8428(.AN (npg1_UP_count[1]), .B (conf0[19]), .Q
       (n_4));
  NO2I1JI3VX1 g17155__5526(.AN (npg1_UP_count[2]), .B (conf0[20]), .Q
       (n_3));
  NA2I1JI3VX1 g17156__6783(.AN (npg1_ON_count[2]), .B (conf0[26]), .Q
       (n_2));
  NO2I1JI3VX1 g17157__3680(.AN (npg1_ON_count[3]), .B (conf0[27]), .Q
       (n_1));
  NA2I1JI3VX1 g17158__1617(.AN (npg1_UP_count[3]), .B (conf0[21]), .Q
       (n_0));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[0]), .Q (spi1_conf0_meta[0]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[1]), .Q (spi1_conf0_meta[1]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[2]), .Q (spi1_conf0_meta[2]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[3]), .Q (spi1_conf0_meta[3]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[4]), .Q (spi1_conf0_meta[4]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[5]), .Q (spi1_conf0_meta[5]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[6]), .Q (spi1_conf0_meta[6]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[7]), .Q (spi1_conf0_meta[7]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[8]), .Q (spi1_conf0_meta[8]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[9]), .Q (spi1_conf0_meta[9]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[10]), .Q (spi1_conf0_meta[10]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[11]), .Q (spi1_conf0_meta[11]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[12]), .Q (spi1_conf0_meta[12]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[13]), .Q (spi1_conf0_meta[13]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[14]), .Q (spi1_conf0_meta[14]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[15]), .Q (spi1_conf0_meta[15]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[16]), .Q (spi1_conf0_meta[16]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[17]), .Q (spi1_conf0_meta[17]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[18]), .Q (spi1_conf0_meta[18]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[19]), .Q (spi1_conf0_meta[19]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[20]), .Q (spi1_conf0_meta[20]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[21]), .Q (spi1_conf0_meta[21]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[22]), .Q (spi1_conf0_meta[22]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[23]), .Q (spi1_conf0_meta[23]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[24] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[24]), .Q (spi1_conf0_meta[24]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[25] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[25]), .Q (spi1_conf0_meta[25]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[26] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[26]), .Q (spi1_conf0_meta[26]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[27] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[27]), .Q (spi1_conf0_meta[27]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[28] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[28]), .Q (spi1_conf0_meta[28]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[29] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[29]), .Q (spi1_conf0_meta[29]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[30] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[30]), .Q (spi1_conf0_meta[30]));
  DFRRQJI3VX1 \spi1_conf0_meta_reg[31] (.RN (n_32), .C (clk), .D
       (spi1_conf0_asyn[31]), .Q (spi1_conf0_meta[31]));
  DFRRQJI3VX1 \spi1_conf0_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[0]), .Q (conf0[0]));
  DFRRQJI3VX1 \spi1_conf0_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[1]), .Q (conf0[1]));
  DFRRQJI3VX1 \spi1_conf0_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[2]), .Q (conf0[2]));
  DFRRQJI3VX1 \spi1_conf0_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[3]), .Q (conf0[3]));
  DFRRQJI3VX1 \spi1_conf0_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[4]), .Q (conf0[4]));
  DFRRQJI3VX1 \spi1_conf0_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[5]), .Q (conf0[5]));
  DFRRQJI3VX1 \spi1_conf0_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[6]), .Q (conf0[6]));
  DFRRQJI3VX1 \spi1_conf0_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[7]), .Q (conf0[7]));
  DFRRQJI3VX1 \spi1_conf0_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[8]), .Q (conf0[8]));
  DFRRQJI3VX1 \spi1_conf0_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[9]), .Q (conf0[9]));
  DFRRQJI3VX1 \spi1_conf0_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[10]), .Q (conf0[10]));
  DFRRQJI3VX1 \spi1_conf0_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[11]), .Q (conf0[11]));
  DFRRQJI3VX1 \spi1_conf0_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[12]), .Q (conf0[12]));
  DFRRQJI3VX1 \spi1_conf0_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[13]), .Q (conf0[13]));
  DFRRQJI3VX1 \spi1_conf0_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[14]), .Q (conf0[14]));
  DFRRQJI3VX1 \spi1_conf0_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[15]), .Q (conf0[15]));
  DFRRQJI3VX1 \spi1_conf0_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[16]), .Q (conf0[16]));
  DFRRQJI3VX1 \spi1_conf0_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[17]), .Q (conf0[17]));
  DFRRQJI3VX1 \spi1_conf0_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[18]), .Q (conf0[18]));
  DFRRQJI3VX1 \spi1_conf0_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[19]), .Q (conf0[19]));
  DFRRQJI3VX1 \spi1_conf0_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[20]), .Q (conf0[20]));
  DFRRQJI3VX1 \spi1_conf0_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[21]), .Q (conf0[21]));
  DFRRQJI3VX1 \spi1_conf0_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[22]), .Q (conf0[22]));
  DFRRQJI3VX1 \spi1_conf0_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[23]), .Q (conf0[23]));
  DFRRQJI3VX1 \spi1_conf0_reg[24] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[24]), .Q (conf0[24]));
  DFRRQJI3VX1 \spi1_conf0_reg[25] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[25]), .Q (conf0[25]));
  DFRRQJI3VX1 \spi1_conf0_reg[26] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[26]), .Q (conf0[26]));
  DFRRQJI3VX1 \spi1_conf0_reg[27] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[27]), .Q (conf0[27]));
  DFRRQJI3VX1 \spi1_conf0_reg[28] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[28]), .Q (conf0[28]));
  DFRRQJI3VX1 \spi1_conf0_reg[29] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[29]), .Q (conf0[29]));
  DFRRQJI3VX1 \spi1_conf0_reg[30] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[30]), .Q (conf0[30]));
  DFRRQJI3VX1 \spi1_conf0_reg[31] (.RN (n_32), .C (clk), .D
       (spi1_conf0_meta[31]), .Q (conf0[31]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[0]), .Q (spi1_conf1_meta[0]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[1]), .Q (spi1_conf1_meta[1]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[2]), .Q (spi1_conf1_meta[2]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[3]), .Q (spi1_conf1_meta[3]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[4]), .Q (spi1_conf1_meta[4]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[5]), .Q (spi1_conf1_meta[5]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[6]), .Q (spi1_conf1_meta[6]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[7]), .Q (spi1_conf1_meta[7]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[8]), .Q (spi1_conf1_meta[8]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[9]), .Q (spi1_conf1_meta[9]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[10]), .Q (spi1_conf1_meta[10]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[11]), .Q (spi1_conf1_meta[11]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[12]), .Q (spi1_conf1_meta[12]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[13]), .Q (spi1_conf1_meta[13]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[14]), .Q (spi1_conf1_meta[14]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[15]), .Q (spi1_conf1_meta[15]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[16]), .Q (spi1_conf1_meta[16]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[17]), .Q (spi1_conf1_meta[17]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[18]), .Q (spi1_conf1_meta[18]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[19]), .Q (spi1_conf1_meta[19]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[20]), .Q (spi1_conf1_meta[20]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[21]), .Q (spi1_conf1_meta[21]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[22]), .Q (spi1_conf1_meta[22]));
  DFRRQJI3VX1 \spi1_conf1_meta_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_conf1_asyn[23]), .Q (spi1_conf1_meta[23]));
  DFRRQJI3VX1 \spi1_conf1_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[0]), .Q (conf1[0]));
  DFRRQJI3VX1 \spi1_conf1_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[1]), .Q (conf1[1]));
  DFRRQJI3VX1 \spi1_conf1_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[2]), .Q (conf1[2]));
  DFRRQJI3VX1 \spi1_conf1_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[3]), .Q (conf1[3]));
  DFRRQJI3VX1 \spi1_conf1_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[4]), .Q (conf1[4]));
  DFRRQJI3VX1 \spi1_conf1_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[5]), .Q (conf1[5]));
  DFRRQJI3VX1 \spi1_conf1_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[6]), .Q (conf1[6]));
  DFRRQJI3VX1 \spi1_conf1_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[7]), .Q (conf1[7]));
  DFRRQJI3VX1 \spi1_conf1_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[8]), .Q (conf1[8]));
  DFRRQJI3VX1 \spi1_conf1_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[9]), .Q (conf1[9]));
  DFRRQJI3VX1 \spi1_conf1_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[10]), .Q (conf1[10]));
  DFRRQJI3VX1 \spi1_conf1_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[11]), .Q (conf1[11]));
  DFRRQJI3VX1 \spi1_conf1_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[12]), .Q (conf1[12]));
  DFRRQJI3VX1 \spi1_conf1_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[13]), .Q (conf1[13]));
  DFRRQJI3VX1 \spi1_conf1_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[14]), .Q (conf1[14]));
  DFRRQJI3VX1 \spi1_conf1_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[15]), .Q (conf1[15]));
  DFRRQJI3VX1 \spi1_conf1_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[16]), .Q (conf1[16]));
  DFRRQJI3VX1 \spi1_conf1_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[17]), .Q (conf1[17]));
  DFRRQJI3VX1 \spi1_conf1_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[18]), .Q (conf1[18]));
  DFRRQJI3VX1 \spi1_conf1_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[19]), .Q (conf1[19]));
  DFRRQJI3VX2 \spi1_conf1_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[20]), .Q (enable));
  DFRRQJI3VX1 \spi1_conf1_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[21]), .Q (conf1[21]));
  DFRRQJI3VX1 \spi1_conf1_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[22]), .Q (conf1[22]));
  DFRRQJI3VX1 \spi1_conf1_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_conf1_meta[23]), .Q (conf1[23]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[0]), .Q (spi1_ele1_meta[0]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[1]), .Q (spi1_ele1_meta[1]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[2]), .Q (spi1_ele1_meta[2]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[3]), .Q (spi1_ele1_meta[3]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[4]), .Q (spi1_ele1_meta[4]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[5]), .Q (spi1_ele1_meta[5]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[6]), .Q (spi1_ele1_meta[6]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[7]), .Q (spi1_ele1_meta[7]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[8]), .Q (spi1_ele1_meta[8]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[9]), .Q (spi1_ele1_meta[9]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[10]), .Q (spi1_ele1_meta[10]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[11]), .Q (spi1_ele1_meta[11]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[12]), .Q (spi1_ele1_meta[12]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[13]), .Q (spi1_ele1_meta[13]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[14]), .Q (spi1_ele1_meta[14]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[15]), .Q (spi1_ele1_meta[15]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[16]), .Q (spi1_ele1_meta[16]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[17]), .Q (spi1_ele1_meta[17]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[18]), .Q (spi1_ele1_meta[18]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[19]), .Q (spi1_ele1_meta[19]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[20]), .Q (spi1_ele1_meta[20]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[21]), .Q (spi1_ele1_meta[21]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[22]), .Q (spi1_ele1_meta[22]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[23]), .Q (spi1_ele1_meta[23]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[24] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[24]), .Q (spi1_ele1_meta[24]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[25] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[25]), .Q (spi1_ele1_meta[25]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[26] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[26]), .Q (spi1_ele1_meta[26]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[27] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[27]), .Q (spi1_ele1_meta[27]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[28] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[28]), .Q (spi1_ele1_meta[28]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[29] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[29]), .Q (spi1_ele1_meta[29]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[30] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[30]), .Q (spi1_ele1_meta[30]));
  DFRRQJI3VX1 \spi1_ele1_meta_reg[31] (.RN (n_32), .C (clk), .D
       (spi1_ele1_asyn[31]), .Q (spi1_ele1_meta[31]));
  DFRRQJI3VX1 \spi1_ele1_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[0]), .Q (ele1[0]));
  DFRRQJI3VX1 \spi1_ele1_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[1]), .Q (ele1[1]));
  DFRRQJI3VX1 \spi1_ele1_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[2]), .Q (ele1[2]));
  DFRRQJI3VX1 \spi1_ele1_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[3]), .Q (ele1[3]));
  DFRRQJI3VX1 \spi1_ele1_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[4]), .Q (ele1[4]));
  DFRRQJI3VX1 \spi1_ele1_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[5]), .Q (ele1[5]));
  DFRRQJI3VX1 \spi1_ele1_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[6]), .Q (ele1[6]));
  DFRRQJI3VX1 \spi1_ele1_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[7]), .Q (ele1[7]));
  DFRRQJI3VX1 \spi1_ele1_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[8]), .Q (ele1[8]));
  DFRRQJI3VX1 \spi1_ele1_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[9]), .Q (ele1[9]));
  DFRRQJI3VX1 \spi1_ele1_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[10]), .Q (ele1[10]));
  DFRRQJI3VX1 \spi1_ele1_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[11]), .Q (ele1[11]));
  DFRRQJI3VX1 \spi1_ele1_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[12]), .Q (ele1[12]));
  DFRRQJI3VX1 \spi1_ele1_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[13]), .Q (ele1[13]));
  DFRRQJI3VX1 \spi1_ele1_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[14]), .Q (ele1[14]));
  DFRRQJI3VX1 \spi1_ele1_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[15]), .Q (ele1[15]));
  DFRRQJI3VX1 \spi1_ele1_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[16]), .Q (ele1[16]));
  DFRRQJI3VX1 \spi1_ele1_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[17]), .Q (ele1[17]));
  DFRRQJI3VX1 \spi1_ele1_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[18]), .Q (ele1[18]));
  DFRRQJI3VX1 \spi1_ele1_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[19]), .Q (ele1[19]));
  DFRRQJI3VX1 \spi1_ele1_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[20]), .Q (ele1[20]));
  DFRRQJI3VX1 \spi1_ele1_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[21]), .Q (ele1[21]));
  DFRRQJI3VX1 \spi1_ele1_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[22]), .Q (ele1[22]));
  DFRRQJI3VX1 \spi1_ele1_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[23]), .Q (ele1[23]));
  DFRRQJI3VX1 \spi1_ele1_reg[24] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[24]), .Q (ele1[24]));
  DFRRQJI3VX1 \spi1_ele1_reg[25] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[25]), .Q (ele1[25]));
  DFRRQJI3VX1 \spi1_ele1_reg[26] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[26]), .Q (ele1[26]));
  DFRRQJI3VX1 \spi1_ele1_reg[27] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[27]), .Q (ele1[27]));
  DFRRQJI3VX1 \spi1_ele1_reg[28] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[28]), .Q (ele1[28]));
  DFRRQJI3VX1 \spi1_ele1_reg[29] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[29]), .Q (ele1[29]));
  DFRRQJI3VX1 \spi1_ele1_reg[30] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[30]), .Q (ele1[30]));
  DFRRQJI3VX1 \spi1_ele1_reg[31] (.RN (n_32), .C (clk), .D
       (spi1_ele1_meta[31]), .Q (ele1[31]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[0]), .Q (spi1_ele2_meta[0]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[1]), .Q (spi1_ele2_meta[1]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[2]), .Q (spi1_ele2_meta[2]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[3]), .Q (spi1_ele2_meta[3]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[4]), .Q (spi1_ele2_meta[4]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[5]), .Q (spi1_ele2_meta[5]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[6]), .Q (spi1_ele2_meta[6]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[7]), .Q (spi1_ele2_meta[7]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[8]), .Q (spi1_ele2_meta[8]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[9]), .Q (spi1_ele2_meta[9]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[10]), .Q (spi1_ele2_meta[10]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[11]), .Q (spi1_ele2_meta[11]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[12]), .Q (spi1_ele2_meta[12]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[13]), .Q (spi1_ele2_meta[13]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[14]), .Q (spi1_ele2_meta[14]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[15]), .Q (spi1_ele2_meta[15]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[16]), .Q (spi1_ele2_meta[16]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[17]), .Q (spi1_ele2_meta[17]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[18]), .Q (spi1_ele2_meta[18]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[19]), .Q (spi1_ele2_meta[19]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[20]), .Q (spi1_ele2_meta[20]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[21]), .Q (spi1_ele2_meta[21]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[22]), .Q (spi1_ele2_meta[22]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[23]), .Q (spi1_ele2_meta[23]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[24] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[24]), .Q (spi1_ele2_meta[24]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[25] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[25]), .Q (spi1_ele2_meta[25]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[26] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[26]), .Q (spi1_ele2_meta[26]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[27] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[27]), .Q (spi1_ele2_meta[27]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[28] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[28]), .Q (spi1_ele2_meta[28]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[29] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[29]), .Q (spi1_ele2_meta[29]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[30] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[30]), .Q (spi1_ele2_meta[30]));
  DFRRQJI3VX1 \spi1_ele2_meta_reg[31] (.RN (n_32), .C (clk), .D
       (spi1_ele2_asyn[31]), .Q (spi1_ele2_meta[31]));
  DFRRQJI3VX1 \spi1_ele2_reg[0] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[0]), .Q (ele2[0]));
  DFRRQJI3VX1 \spi1_ele2_reg[1] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[1]), .Q (ele2[1]));
  DFRRQJI3VX1 \spi1_ele2_reg[2] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[2]), .Q (ele2[2]));
  DFRRQJI3VX1 \spi1_ele2_reg[3] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[3]), .Q (ele2[3]));
  DFRRQJI3VX1 \spi1_ele2_reg[4] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[4]), .Q (ele2[4]));
  DFRRQJI3VX1 \spi1_ele2_reg[5] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[5]), .Q (ele2[5]));
  DFRRQJI3VX1 \spi1_ele2_reg[6] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[6]), .Q (ele2[6]));
  DFRRQJI3VX1 \spi1_ele2_reg[7] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[7]), .Q (ele2[7]));
  DFRRQJI3VX1 \spi1_ele2_reg[8] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[8]), .Q (ele2[8]));
  DFRRQJI3VX1 \spi1_ele2_reg[9] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[9]), .Q (ele2[9]));
  DFRRQJI3VX1 \spi1_ele2_reg[10] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[10]), .Q (ele2[10]));
  DFRRQJI3VX1 \spi1_ele2_reg[11] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[11]), .Q (ele2[11]));
  DFRRQJI3VX1 \spi1_ele2_reg[12] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[12]), .Q (ele2[12]));
  DFRRQJI3VX1 \spi1_ele2_reg[13] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[13]), .Q (ele2[13]));
  DFRRQJI3VX1 \spi1_ele2_reg[14] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[14]), .Q (ele2[14]));
  DFRRQJI3VX1 \spi1_ele2_reg[15] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[15]), .Q (ele2[15]));
  DFRRQJI3VX1 \spi1_ele2_reg[16] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[16]), .Q (ele2[16]));
  DFRRQJI3VX1 \spi1_ele2_reg[17] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[17]), .Q (ele2[17]));
  DFRRQJI3VX1 \spi1_ele2_reg[18] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[18]), .Q (ele2[18]));
  DFRRQJI3VX1 \spi1_ele2_reg[19] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[19]), .Q (ele2[19]));
  DFRRQJI3VX1 \spi1_ele2_reg[20] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[20]), .Q (ele2[20]));
  DFRRQJI3VX1 \spi1_ele2_reg[21] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[21]), .Q (ele2[21]));
  DFRRQJI3VX1 \spi1_ele2_reg[22] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[22]), .Q (ele2[22]));
  DFRRQJI3VX1 \spi1_ele2_reg[23] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[23]), .Q (ele2[23]));
  DFRRQJI3VX1 \spi1_ele2_reg[24] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[24]), .Q (ele2[24]));
  DFRRQJI3VX1 \spi1_ele2_reg[25] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[25]), .Q (ele2[25]));
  DFRRQJI3VX1 \spi1_ele2_reg[26] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[26]), .Q (ele2[26]));
  DFRRQJI3VX1 \spi1_ele2_reg[27] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[27]), .Q (ele2[27]));
  DFRRQJI3VX1 \spi1_ele2_reg[28] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[28]), .Q (ele2[28]));
  DFRRQJI3VX1 \spi1_ele2_reg[29] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[29]), .Q (ele2[29]));
  DFRRQJI3VX1 \spi1_ele2_reg[30] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[30]), .Q (ele2[30]));
  DFRRQJI3VX1 \spi1_ele2_reg[31] (.RN (n_32), .C (clk), .D
       (spi1_ele2_meta[31]), .Q (ele2[31]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[0] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_2088), .Q (spi1_Rx_count[0]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[1] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_2008), .Q (spi1_Rx_count[1]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[2] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1999), .Q (spi1_Rx_count[2]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[3] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1962), .Q (spi1_Rx_count[3]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[4] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1924), .Q (spi1_Rx_count[4]));
  DFRRQJI3VX1 \spi1_Rx_count_reg[5] (.RN (spi1_n_2270), .C (SPI_Clk),
       .D (spi1_n_1763), .Q (spi1_Rx_count[5]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[0] (.RN (n_32), .C (SPI_Clk), .D
       (SPI_MOSI), .SD (spi1_Rx_data_temp[0]), .SE (SPI_CS), .Q
       (spi1_Rx_data_temp[0]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[1] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_Rx_data_temp[1]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[1]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[2] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_Rx_data_temp[2]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[2]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[3] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_Rx_data_temp[3]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[3]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[4] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_Rx_data_temp[4]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[4]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[5] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_Rx_data_temp[5]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[5]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[6] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_Rx_data_temp[6]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[6]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[7] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_Rx_data_temp[7]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[7]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[8] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_Rx_data_temp[8]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[8]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[9] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_Rx_data_temp[9]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[9]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[10] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_Rx_data_temp[10]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[10]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[11] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_Rx_data_temp[11]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[11]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[12] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_Rx_data_temp[12]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[12]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[13] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_Rx_data_temp[13]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[13]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[14] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_Rx_data_temp[14]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[14]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[15] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_Rx_data_temp[15]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[15]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[16] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_Rx_data_temp[16]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[16]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[17] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_Rx_data_temp[17]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[17]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[18] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_Rx_data_temp[18]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[18]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[19] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_Rx_data_temp[19]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[19]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[20] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_Rx_data_temp[20]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[20]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[21] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_Rx_data_temp[21]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[21]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[22] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_Rx_data_temp[22]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[22]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[23] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_Rx_data_temp[23]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[23]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[24] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_Rx_data_temp[24]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[24]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[25] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_Rx_data_temp[25]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[25]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[26] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_Rx_data_temp[26]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[26]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[27] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_Rx_data_temp[27]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[27]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[28] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_Rx_data_temp[28]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[28]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[29] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_Rx_data_temp[29]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[29]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[30] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_Rx_data_temp[30]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[30]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[31] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_Rx_data_temp[31]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[31]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[32] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_Rx_data_temp[32]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[32]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[33] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[32]), .SD (spi1_Rx_data_temp[33]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[33]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[34] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[33]), .SD (spi1_Rx_data_temp[34]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[34]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[35] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[34]), .SD (spi1_Rx_data_temp[35]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[35]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[36] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[35]), .SD (spi1_Rx_data_temp[36]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[36]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[37] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[36]), .SD (spi1_Rx_data_temp[37]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[37]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[38] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[37]), .SD (spi1_Rx_data_temp[38]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[38]));
  SDFRRQJI3VX1 \spi1_Rx_data_temp_reg[39] (.RN (n_32), .C (SPI_Clk), .D
       (spi1_Rx_data_temp[38]), .SD (spi1_Rx_data_temp[39]), .SE
       (SPI_CS), .Q (spi1_Rx_data_temp[39]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[0] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_conf0_asyn[0]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[0]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[1] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_conf0_asyn[1]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[1]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[2] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_conf0_asyn[2]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[2]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[3] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_conf0_asyn[3]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[3]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[4] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_conf0_asyn[4]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[4]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[5] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_conf0_asyn[5]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[5]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[6] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_conf0_asyn[6]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[6]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[7] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_conf0_asyn[7]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[7]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[8] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_conf0_asyn[8]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[8]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[9] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_conf0_asyn[9]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[9]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[10] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_conf0_asyn[10]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[10]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[11] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_conf0_asyn[11]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[11]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[12] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_conf0_asyn[12]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[12]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[13] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_conf0_asyn[13]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[13]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[14] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_conf0_asyn[14]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[14]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[15] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_conf0_asyn[15]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[15]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[16] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_conf0_asyn[16]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[16]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[17] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_conf0_asyn[17]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[17]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[18] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_conf0_asyn[18]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[18]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[19] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_conf0_asyn[19]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[19]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[20] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_conf0_asyn[20]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[20]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[21] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_conf0_asyn[21]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[21]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[22] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_conf0_asyn[22]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[22]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[23] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_conf0_asyn[23]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[23]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[24] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_conf0_asyn[24]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[24]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[25] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_conf0_asyn[25]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[25]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[26] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_conf0_asyn[26]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[26]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[27] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_conf0_asyn[27]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[27]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[28] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_conf0_asyn[28]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[28]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[29] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_conf0_asyn[29]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[29]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[30] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_conf0_asyn[30]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[30]));
  SDFRRQJI3VX1 \spi1_conf0_asyn_reg[31] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_conf0_asyn[31]), .SE
       (spi1_n_2272), .Q (spi1_conf0_asyn[31]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[0] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[0]), .SD (spi1_Rx_data_temp[0]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[0]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[1] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[1]), .SD (spi1_Rx_data_temp[1]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[1]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[2] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[2]), .SD (spi1_Rx_data_temp[2]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[2]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[3] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[3]), .SD (spi1_Rx_data_temp[3]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[3]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[4] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[4]), .SD (spi1_Rx_data_temp[4]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[4]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[5] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[5]), .SD (spi1_Rx_data_temp[5]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[5]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[6] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[6]), .SD (spi1_Rx_data_temp[6]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[6]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[7] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[7]), .SD (spi1_Rx_data_temp[7]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[7]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[8] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[8]), .SD (spi1_Rx_data_temp[8]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[8]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[9] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[9]), .SD (spi1_Rx_data_temp[9]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[9]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[10] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[10]), .SD (spi1_Rx_data_temp[10]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[10]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[11] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[11]), .SD (spi1_Rx_data_temp[11]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[11]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[12] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[12]), .SD (spi1_Rx_data_temp[12]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[12]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[13] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[13]), .SD (spi1_Rx_data_temp[13]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[13]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[14] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[14]), .SD (spi1_Rx_data_temp[14]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[14]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[15] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[15]), .SD (spi1_Rx_data_temp[15]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[15]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[16] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[16]), .SD (spi1_Rx_data_temp[16]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[16]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[17] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[17]), .SD (spi1_Rx_data_temp[17]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[17]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[18] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[18]), .SD (spi1_Rx_data_temp[18]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[18]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[19] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[19]), .SD (spi1_Rx_data_temp[19]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[19]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[20] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[20]), .SD (spi1_Rx_data_temp[20]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[20]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[21] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[21]), .SD (spi1_Rx_data_temp[21]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[21]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[22] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[22]), .SD (spi1_Rx_data_temp[22]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[22]));
  SDFRRQJI3VX1 \spi1_conf1_asyn_reg[23] (.RN (n_32), .C (SPI_CS), .D
       (spi1_conf1_asyn[23]), .SD (spi1_Rx_data_temp[23]), .SE
       (spi1_n_1964), .Q (spi1_conf1_asyn[23]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[0] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_ele1_asyn[0]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[0]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[1] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_ele1_asyn[1]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[1]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[2] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_ele1_asyn[2]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[2]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[3] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_ele1_asyn[3]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[3]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[4] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_ele1_asyn[4]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[4]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[5] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_ele1_asyn[5]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[5]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[6] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_ele1_asyn[6]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[6]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[7] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_ele1_asyn[7]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[7]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[8] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_ele1_asyn[8]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[8]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[9] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_ele1_asyn[9]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[9]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[10] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_ele1_asyn[10]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[10]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[11] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_ele1_asyn[11]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[11]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[12] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_ele1_asyn[12]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[12]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[13] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_ele1_asyn[13]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[13]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[14] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_ele1_asyn[14]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[14]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[15] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_ele1_asyn[15]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[15]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[16] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_ele1_asyn[16]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[16]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[17] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_ele1_asyn[17]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[17]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[18] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_ele1_asyn[18]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[18]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[19] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_ele1_asyn[19]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[19]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[20] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_ele1_asyn[20]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[20]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[21] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_ele1_asyn[21]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[21]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[22] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_ele1_asyn[22]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[22]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[23] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_ele1_asyn[23]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[23]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[24] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_ele1_asyn[24]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[24]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[25] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_ele1_asyn[25]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[25]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[26] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_ele1_asyn[26]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[26]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[27] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_ele1_asyn[27]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[27]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[28] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_ele1_asyn[28]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[28]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[29] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_ele1_asyn[29]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[29]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[30] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_ele1_asyn[30]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[30]));
  SDFRRQJI3VX1 \spi1_ele1_asyn_reg[31] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_ele1_asyn[31]), .SE
       (spi1_n_1930), .Q (spi1_ele1_asyn[31]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[0] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[0]), .SD (spi1_ele2_asyn[0]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[0]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[1] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[1]), .SD (spi1_ele2_asyn[1]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[1]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[2] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[2]), .SD (spi1_ele2_asyn[2]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[2]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[3] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[3]), .SD (spi1_ele2_asyn[3]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[3]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[4] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[4]), .SD (spi1_ele2_asyn[4]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[4]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[5] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[5]), .SD (spi1_ele2_asyn[5]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[5]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[6] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[6]), .SD (spi1_ele2_asyn[6]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[6]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[7] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[7]), .SD (spi1_ele2_asyn[7]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[7]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[8] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[8]), .SD (spi1_ele2_asyn[8]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[8]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[9] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[9]), .SD (spi1_ele2_asyn[9]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[9]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[10] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[10]), .SD (spi1_ele2_asyn[10]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[10]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[11] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[11]), .SD (spi1_ele2_asyn[11]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[11]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[12] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[12]), .SD (spi1_ele2_asyn[12]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[12]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[13] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[13]), .SD (spi1_ele2_asyn[13]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[13]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[14] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[14]), .SD (spi1_ele2_asyn[14]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[14]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[15] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[15]), .SD (spi1_ele2_asyn[15]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[15]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[16] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[16]), .SD (spi1_ele2_asyn[16]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[16]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[17] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[17]), .SD (spi1_ele2_asyn[17]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[17]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[18] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[18]), .SD (spi1_ele2_asyn[18]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[18]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[19] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[19]), .SD (spi1_ele2_asyn[19]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[19]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[20] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[20]), .SD (spi1_ele2_asyn[20]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[20]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[21] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[21]), .SD (spi1_ele2_asyn[21]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[21]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[22] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[22]), .SD (spi1_ele2_asyn[22]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[22]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[23] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[23]), .SD (spi1_ele2_asyn[23]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[23]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[24] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[24]), .SD (spi1_ele2_asyn[24]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[24]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[25] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[25]), .SD (spi1_ele2_asyn[25]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[25]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[26] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[26]), .SD (spi1_ele2_asyn[26]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[26]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[27] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[27]), .SD (spi1_ele2_asyn[27]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[27]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[28] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[28]), .SD (spi1_ele2_asyn[28]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[28]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[29] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[29]), .SD (spi1_ele2_asyn[29]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[29]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[30] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[30]), .SD (spi1_ele2_asyn[30]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[30]));
  SDFRRQJI3VX1 \spi1_ele2_asyn_reg[31] (.RN (n_32), .C (SPI_CS), .D
       (spi1_Rx_data_temp[31]), .SD (spi1_ele2_asyn[31]), .SE
       (spi1_n_2271), .Q (spi1_ele2_asyn[31]));
  EN2JI3VX0 spi1_g808__2802(.A (spi1_Rx_count[5]), .B (spi1_n_1926), .Q
       (spi1_n_1763));
  OA21JI3VX1 spi1_g930__1705(.A (spi1_n_1929), .B (spi1_Rx_count[4]),
       .C (spi1_n_1926), .Q (spi1_n_1924));
  NA2JI3VX0 spi1_g932__5122(.A (spi1_n_1929), .B (spi1_Rx_count[4]), .Q
       (spi1_n_1926));
  HAJI3VX1 spi1_g933__8246(.A (spi1_n_2000), .B (spi1_Rx_count[3]), .CO
       (spi1_n_1929), .S (spi1_n_1962));
  NA2JI3VX0 spi1_g934__7098(.A (spi1_n_1995), .B
       (spi1_Rx_data_temp[33]), .Q (spi1_n_1930));
  NO2JI3VX1 spi1_g936__6131(.A (spi1_n_1994), .B
       (spi1_Rx_data_temp[33]), .Q (spi1_n_1964));
  NA2JI3VX0 spi1_g939__1881(.A (spi1_n_1998), .B
       (spi1_Rx_data_temp[32]), .Q (spi1_n_1994));
  NO2I1JI3VX1 spi1_g940__5115(.AN (spi1_n_1998), .B
       (spi1_Rx_data_temp[32]), .Q (spi1_n_1995));
  NO3JI3VX0 spi1_g942__7482(.A (spi1_n_2001), .B (spi1_n_2014), .C
       (spi1_n_2015), .Q (spi1_n_1998));
  HAJI3VX1 spi1_g943__4733(.A (spi1_n_2018), .B (spi1_Rx_count[2]), .CO
       (spi1_n_2000), .S (spi1_n_1999));
  NA3I2JI3VX1 spi1_g965__6161(.AN (spi1_n_2010), .BN
       (spi1_Rx_count[4]), .C (spi1_Rx_count[5]), .Q (spi1_n_2001));
  NO2JI3VX0 spi1_g986__9315(.A (spi1_n_2017), .B (spi1_n_2018), .Q
       (spi1_n_2008));
  NA3I1JI3VX1 spi1_g987__9945(.AN (spi1_Rx_count[2]), .B
       (spi1_Rx_count[3]), .C (spi1_n_2017), .Q (spi1_n_2010));
  EO2JI3VX0 spi1_g988__2883(.A (IC_addr[0]), .B
       (spi1_Rx_data_temp[38]), .Q (spi1_n_2014));
  EO2JI3VX0 spi1_g989__2346(.A (IC_addr[1]), .B
       (spi1_Rx_data_temp[39]), .Q (spi1_n_2015));
  NO2JI3VX0 spi1_g991__1666(.A (spi1_Rx_count[1]), .B
       (spi1_Rx_count[0]), .Q (spi1_n_2017));
  AND2JI3VX0 spi1_g992__7410(.A (spi1_Rx_count[0]), .B
       (spi1_Rx_count[1]), .Q (spi1_n_2018));
  INJI3VX0 spi1_g993(.A (spi1_Rx_count[0]), .Q (spi1_n_2088));
  INJI3VX0 spi1_g995(.A (SPI_CS), .Q (spi1_n_2270));
  NA2I1JI3VX1 spi1_g2__6417(.AN (spi1_n_1994), .B
       (spi1_Rx_data_temp[33]), .Q (spi1_n_2271));
  NA2I1JI3VX1 spi1_g996__5477(.AN (spi1_Rx_data_temp[33]), .B
       (spi1_n_1995), .Q (spi1_n_2272));
  MU2JI3VX0 g2(.IN0 (n_730), .IN1 (ele1[29]), .S (n_508), .Q (n_731));
  AND2JI3VX0 g3(.A (npg1_phase_down_state), .B (ele2[29]), .Q (n_730));
  MU2JI3VX0 g17160(.IN0 (n_732), .IN1 (ele1[30]), .S (n_508), .Q
       (n_733));
  AND2JI3VX0 g17161(.A (npg1_phase_down_state), .B (ele2[30]), .Q
       (n_732));
  MU2JI3VX0 g17162(.IN0 (n_734), .IN1 (ele1[31]), .S (n_508), .Q
       (n_735));
  AND2JI3VX0 g17163(.A (npg1_phase_down_state), .B (ele2[31]), .Q
       (n_734));
  MU2JI3VX0 g17164(.IN0 (n_736), .IN1 (ele1[16]), .S (n_508), .Q
       (n_737));
  AND2JI3VX0 g17165(.A (npg1_phase_down_state), .B (ele2[16]), .Q
       (n_736));
  NA22JI3VX1 g17166(.A (n_214), .B (npg1_phase_down_state), .C (n_40),
       .Q (n_738));
  AND2JI3VX0 g17167(.A (n_180), .B (n_108), .Q (n_739));
  NA3I1JI3VX1 g17168(.AN (npg1_phase_down_state), .B (n_40), .C
       (npg1_phase_down_count[0]), .Q (n_740));
  AO22JI3VX1 g17169(.A (n_510), .B (ele2[24]), .C (n_508), .D
       (ele1[24]), .Q (n_741));
  AO22JI3VX1 g17170(.A (n_510), .B (ele2[23]), .C (n_508), .D
       (ele1[23]), .Q (n_742));
  AN21JI3VX1 g17171(.A (n_17), .B (conf0[4]), .C (n_743), .Q (n_744));
  NA22JI3VX1 g17172(.A (n_42), .B (conf0[3]), .C (n_178), .Q (n_743));
endmodule

