// Seed: 3530003219
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    input  uwire id_2,
    output uwire id_3,
    output uwire id_4
);
  wire id_6;
  parameter id_7 = 1 == 1;
  wire id_8;
  ;
  assign module_1.id_4 = 0;
  logic ["" : 1] id_9;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    output logic id_0,
    input tri id_1,
    output wand id_2,
    input wand _id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7
);
  wire [-1 : -1] id_9;
  wire id_10;
  assign id_9 = -1'd0;
  always @(id_7 - id_10 or posedge -1) id_0 = "";
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  wire ["" : id_3] id_11;
  logic id_12;
endmodule
