-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_A_0_AWVALID : OUT STD_LOGIC;
    m_axi_A_0_AWREADY : IN STD_LOGIC;
    m_axi_A_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WVALID : OUT STD_LOGIC;
    m_axi_A_0_WREADY : IN STD_LOGIC;
    m_axi_A_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_WLAST : OUT STD_LOGIC;
    m_axi_A_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARVALID : OUT STD_LOGIC;
    m_axi_A_0_ARREADY : IN STD_LOGIC;
    m_axi_A_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RVALID : IN STD_LOGIC;
    m_axi_A_0_RREADY : OUT STD_LOGIC;
    m_axi_A_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_RLAST : IN STD_LOGIC;
    m_axi_A_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_A_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BVALID : IN STD_LOGIC;
    m_axi_A_0_BREADY : OUT STD_LOGIC;
    m_axi_A_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln41 : IN STD_LOGIC_VECTOR (61 downto 0);
    denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denom_row_ce0 : OUT STD_LOGIC;
    denom_row_we0 : OUT STD_LOGIC;
    denom_row_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv25_4000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln41_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal A_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal a_fu_320_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal a_reg_627 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln46_fu_400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal zext_ln41_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_126 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln47_1_fu_490_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_130 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln43_fu_498_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_134 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln41_2_fu_361_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_138 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln41_1_fu_303_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local : STD_LOGIC;
    signal trunc_ln43_fu_378_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local : STD_LOGIC;
    signal denom_row_we0_local : STD_LOGIC;
    signal icmp_ln43_1_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_1_fu_566_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_row_ce0_local : STD_LOGIC;
    signal icmp_ln43_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln41_fu_333_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln41_fu_345_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln41_fu_369_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_fu_382_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_392_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln41_1_fu_353_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln47_1_fu_434_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln47_fu_430_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln47_1_fu_442_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln47_fu_437_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_448_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln47_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln47_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln47_1_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln47_fu_482_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln49_fu_510_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln49_fu_514_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_78_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln49_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_1_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_fu_558_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln49_fu_528_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_fu_126 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_fu_126 <= select_ln47_1_fu_490_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    i_fu_134 <= ap_const_lv9_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    i_fu_134 <= select_ln41_2_fu_361_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln41_fu_297_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_138 <= add_ln41_1_fu_303_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_138 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    j_fu_130 <= ap_const_lv7_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    j_fu_130 <= add_ln43_fu_498_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_reg_627 <= a_fu_320_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    A_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_blk_n_R <= m_axi_A_0_RVALID;
        else 
            A_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    a_fu_320_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    add_ln41_1_fu_303_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv15_1));
    add_ln41_fu_333_p2 <= std_logic_vector(unsigned(i_fu_134) + unsigned(ap_const_lv9_1));
    add_ln43_fu_498_p2 <= std_logic_vector(unsigned(select_ln41_fu_345_p3) + unsigned(ap_const_lv7_1));
    add_ln47_1_fu_442_p2 <= std_logic_vector(signed(sext_ln47_1_fu_434_p1) + signed(sext_ln47_fu_430_p1));
    add_ln47_fu_437_p2 <= std_logic_vector(signed(a_reg_627) + signed(select_ln41_1_fu_353_p3));
    add_ln49_fu_514_p2 <= std_logic_vector(signed(sext_ln49_fu_510_p1) + signed(ap_const_lv25_4000));
    and_ln47_fu_470_p2 <= (xor_ln47_fu_464_p2 and tmp_77_fu_456_p3);
    and_ln49_fu_546_p2 <= (xor_ln49_fu_540_p2 and tmp_79_fu_532_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln41_fu_297_p2)
    begin
        if (((icmp_ln41_fu_297_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_138, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_138;
        end if; 
    end process;

    denom_row_address0 <= zext_ln41_fu_373_p1(8 - 1 downto 0);
    denom_row_ce0 <= denom_row_ce0_local;

    denom_row_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            denom_row_ce0_local <= ap_const_logic_1;
        else 
            denom_row_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denom_row_d0 <= select_ln49_1_fu_566_p3;
    denom_row_we0 <= denom_row_we0_local;

    denom_row_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln43_1_fu_504_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (icmp_ln43_1_fu_504_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            denom_row_we0_local <= ap_const_logic_1;
        else 
            denom_row_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln41_fu_297_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv15_4000) else "0";
    icmp_ln43_1_fu_504_p2 <= "1" when (add_ln43_fu_498_p2 = ap_const_lv7_40) else "0";
    icmp_ln43_fu_339_p2 <= "1" when (j_fu_130 = ap_const_lv7_40) else "0";
    lshr_ln_fu_382_p4 <= select_ln41_fu_345_p3(5 downto 3);
    m_axi_A_0_ARADDR <= ap_const_lv64_0;
    m_axi_A_0_ARBURST <= ap_const_lv2_0;
    m_axi_A_0_ARCACHE <= ap_const_lv4_0;
    m_axi_A_0_ARID <= ap_const_lv1_0;
    m_axi_A_0_ARLEN <= ap_const_lv32_0;
    m_axi_A_0_ARLOCK <= ap_const_lv2_0;
    m_axi_A_0_ARPROT <= ap_const_lv3_0;
    m_axi_A_0_ARQOS <= ap_const_lv4_0;
    m_axi_A_0_ARREGION <= ap_const_lv4_0;
    m_axi_A_0_ARSIZE <= ap_const_lv3_0;
    m_axi_A_0_ARUSER <= ap_const_lv1_0;
    m_axi_A_0_ARVALID <= ap_const_logic_0;
    m_axi_A_0_AWADDR <= ap_const_lv64_0;
    m_axi_A_0_AWBURST <= ap_const_lv2_0;
    m_axi_A_0_AWCACHE <= ap_const_lv4_0;
    m_axi_A_0_AWID <= ap_const_lv1_0;
    m_axi_A_0_AWLEN <= ap_const_lv32_0;
    m_axi_A_0_AWLOCK <= ap_const_lv2_0;
    m_axi_A_0_AWPROT <= ap_const_lv3_0;
    m_axi_A_0_AWQOS <= ap_const_lv4_0;
    m_axi_A_0_AWREGION <= ap_const_lv4_0;
    m_axi_A_0_AWSIZE <= ap_const_lv3_0;
    m_axi_A_0_AWUSER <= ap_const_lv1_0;
    m_axi_A_0_AWVALID <= ap_const_logic_0;
    m_axi_A_0_BREADY <= ap_const_logic_0;

    m_axi_A_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_A_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_A_0_WDATA <= ap_const_lv32_0;
    m_axi_A_0_WID <= ap_const_lv1_0;
    m_axi_A_0_WLAST <= ap_const_logic_0;
    m_axi_A_0_WSTRB <= ap_const_lv4_0;
    m_axi_A_0_WUSER <= ap_const_lv1_0;
    m_axi_A_0_WVALID <= ap_const_logic_0;
    select_ln41_1_fu_353_p3 <= 
        ap_const_lv24_0 when (icmp_ln43_fu_339_p2(0) = '1') else 
        empty_fu_126;
    select_ln41_2_fu_361_p3 <= 
        add_ln41_fu_333_p2 when (icmp_ln43_fu_339_p2(0) = '1') else 
        i_fu_134;
    select_ln41_fu_345_p3 <= 
        ap_const_lv7_0 when (icmp_ln43_fu_339_p2(0) = '1') else 
        j_fu_130;
    select_ln47_1_fu_490_p3 <= 
        select_ln47_fu_482_p3 when (xor_ln47_1_fu_476_p2(0) = '1') else 
        add_ln47_fu_437_p2;
    select_ln47_fu_482_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln47_fu_470_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln49_1_fu_566_p3 <= 
        select_ln49_fu_558_p3 when (xor_ln49_1_fu_552_p2(0) = '1') else 
        trunc_ln49_fu_528_p1;
    select_ln49_fu_558_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln49_fu_546_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln47_1_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_reg_627),25));

        sext_ln47_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln41_1_fu_353_p3),25));

        sext_ln49_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln47_1_fu_490_p3),25));

    tmp_77_fu_456_p3 <= add_ln47_fu_437_p2(23 downto 23);
    tmp_78_fu_520_p3 <= add_ln49_fu_514_p2(24 downto 24);
    tmp_79_fu_532_p3 <= add_ln49_fu_514_p2(23 downto 23);
    tmp_7_fu_392_p3 <= (trunc_ln41_fu_369_p1 & lshr_ln_fu_382_p4);
    tmp_fu_448_p3 <= add_ln47_1_fu_442_p2(24 downto 24);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 <= zext_ln46_fu_400_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 <= a_reg_627;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, trunc_ln43_fu_378_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (trunc_ln43_fu_378_p1 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln41_fu_369_p1 <= select_ln41_2_fu_361_p3(8 - 1 downto 0);
    trunc_ln43_fu_378_p1 <= select_ln41_fu_345_p3(3 - 1 downto 0);
    trunc_ln49_fu_528_p1 <= add_ln49_fu_514_p2(24 - 1 downto 0);
    xor_ln47_1_fu_476_p2 <= (tmp_fu_448_p3 xor tmp_77_fu_456_p3);
    xor_ln47_fu_464_p2 <= (tmp_fu_448_p3 xor ap_const_lv1_1);
    xor_ln49_1_fu_552_p2 <= (tmp_79_fu_532_p3 xor tmp_78_fu_520_p3);
    xor_ln49_fu_540_p2 <= (tmp_78_fu_520_p3 xor ap_const_lv1_1);
    zext_ln41_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_2_fu_361_p3),64));
    zext_ln46_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_392_p3),64));
end behav;
