{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702373706821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702373706822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:35:06 2023 " "Processing started: Tue Dec 12 17:35:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702373706822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373706822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week12HW -c week12HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week12HW -c week12HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373706822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702373707128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702373707128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fre_div.v(11) " "Verilog HDL information at fre_div.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702373713374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_DIV_ADDR clk_div_addr fre_div.v(4) " "Verilog HDL Declaration information at fre_div.v(4): object \"CLK_DIV_ADDR\" differs only in case from object \"clk_div_addr\" in the same scope" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702373713374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/task1_top.v 6 6 " "Found 6 design units, including 6 entities, in source file task1/task1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_div " "Found entity 1: fre_div" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713412 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_tx_en " "Found entity 2: addr_tx_en" {  } { { "task1/addr_tx_en.v" "" { Text "G:/software/FPGA/workplace/week12/task1/addr_tx_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713412 ""} { "Info" "ISGN_ENTITY_NAME" "3 sin_24_rom " "Found entity 3: sin_24_rom" {  } { { "task1/sin_24_rom.v" "" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713412 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_NbyteTran_3byteData_controller " "Found entity 4: uart_NbyteTran_3byteData_controller" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713412 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_tx_byte " "Found entity 5: uart_tx_byte" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713412 ""} { "Info" "ISGN_ENTITY_NAME" "6 task1_top " "Found entity 6: task1_top" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_top " "Elaborating entity \"task1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702373713572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_div fre_div:uut1 " "Elaborating entity \"fre_div\" for hierarchy \"fre_div:uut1\"" {  } { { "task1/task1_top.v" "uut1" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_tx_en addr_tx_en:uut2 " "Elaborating entity \"addr_tx_en\" for hierarchy \"addr_tx_en:uut2\"" {  } { { "task1/task1_top.v" "uut2" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_NbyteTran_3byteData_controller uart_NbyteTran_3byteData_controller:uut3 " "Elaborating entity \"uart_NbyteTran_3byteData_controller\" for hierarchy \"uart_NbyteTran_3byteData_controller:uut3\"" {  } { { "task1/task1_top.v" "uut3" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713608 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_d uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702373713611 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702373713611 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702373713611 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"send_done\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_en\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[0\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[0\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[1\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[1\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[2\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[2\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[3\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[3\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[4\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[4\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[5\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[5\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[6\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[6\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[7\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[7\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713612 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_24_rom sin_24_rom:uut4 " "Elaborating entity \"sin_24_rom\" for hierarchy \"sin_24_rom:uut4\"" {  } { { "task1/task1_top.v" "uut4" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_24_rom:uut4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_24_rom:uut4\|altsyncram:altsyncram_component\"" {  } { { "task1/sin_24_rom.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_24_rom:uut4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_24_rom:uut4\|altsyncram:altsyncram_component\"" {  } { { "task1/sin_24_rom.v" "" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_24_rom:uut4\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_24_rom:uut4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702373713786 ""}  } { { "task1/sin_24_rom.v" "" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702373713786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhc1 " "Found entity 1: altsyncram_fhc1" {  } { { "db/altsyncram_fhc1.tdf" "" { Text "G:/software/FPGA/workplace/week12/db/altsyncram_fhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702373713850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373713850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhc1 sin_24_rom:uut4\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated " "Elaborating entity \"altsyncram_fhc1\" for hierarchy \"sin_24_rom:uut4\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uut5 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uut5\"" {  } { { "task1/task1_top.v" "uut5" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373713864 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702373714317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714326 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[1\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714326 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[2\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[5\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[4\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[3\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[6\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[7\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_en " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702373714327 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702373714327 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702373714328 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702373714328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702373714436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week12/output_files/week12HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week12/output_files/week12HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373714887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702373715043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702373715043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702373715178 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702373715178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702373715178 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702373715178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702373715178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702373715191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:35:15 2023 " "Processing ended: Tue Dec 12 17:35:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702373715191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702373715191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702373715191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702373715191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702373716670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702373716670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:35:16 2023 " "Processing started: Tue Dec 12 17:35:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702373716670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702373716670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off week12HW -c week12HW " "Command: quartus_fit --read_settings_files=off --write_settings_files=off week12HW -c week12HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702373716670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702373717546 ""}
{ "Info" "0" "" "Project  = week12HW" {  } {  } 0 0 "Project  = week12HW" 0 0 "Fitter" 0 0 1702373717547 ""}
{ "Info" "0" "" "Revision = week12HW" {  } {  } 0 0 "Revision = week12HW" 0 0 "Fitter" 0 0 1702373717547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702373717613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702373717613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "week12HW 10CL006YE144C8G " "Selected device 10CL006YE144C8G for design \"week12HW\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702373717620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702373717653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702373717654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702373717816 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702373717831 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702373718084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702373718084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702373718084 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702373718084 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702373718093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702373718093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702373718093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702373718093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702373718093 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702373718093 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702373718097 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702373718100 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702373718460 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week12HW.sdc " "Synopsys Design Constraints File file not found: 'week12HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702373718461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702373718461 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|Mux12~1  from: dataa  to: combout " "Cell: uut3\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702373718464 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702373718464 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702373718464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702373718465 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702373718466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut3\|state\[2\] " "Destination node uart_NbyteTran_3byteData_controller:uut3\|state\[2\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut3\|state\[1\] " "Destination node uart_NbyteTran_3byteData_controller:uut3\|state\[1\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut3\|state\[3\] " "Destination node uart_NbyteTran_3byteData_controller:uut3\|state\[3\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Destination node uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_tx_en:uut2\|send_en " "Destination node addr_tx_en:uut2\|send_en" {  } { { "task1/addr_tx_en.v" "" { Text "G:/software/FPGA/workplace/week12/task1/addr_tx_en.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702373718480 ""}  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702373718480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:uut1\|clk_div_addr  " "Automatically promoted node fre_div:uut1\|clk_div_addr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_tx_en:uut2\|pulse1 " "Destination node addr_tx_en:uut2\|pulse1" {  } { { "task1/addr_tx_en.v" "" { Text "G:/software/FPGA/workplace/week12/task1/addr_tx_en.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:uut1\|clk_div_addr~0 " "Destination node fre_div:uut1\|clk_div_addr~0" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702373718480 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702373718480 ""}  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702373718480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_NbyteTran_3byteData_controller:uut3\|Mux12~1  " "Automatically promoted node uart_NbyteTran_3byteData_controller:uut3\|Mux12~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702373718481 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702373718481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702373718675 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702373718675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702373718675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702373718676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702373718676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702373718676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702373718676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702373718676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702373718677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702373718677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702373718677 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lrck_dac " "Node \"lrck_dac\" is assigned to location or region, but does not exist in design" {  } { { "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lrck_dac" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702373718687 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mclk_dac " "Node \"mclk_dac\" is assigned to location or region, but does not exist in design" {  } { { "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mclk_dac" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702373718687 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sclk_dac " "Node \"sclk_dac\" is assigned to location or region, but does not exist in design" {  } { { "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk_dac" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702373718687 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdata_dac " "Node \"sdata_dac\" is assigned to location or region, but does not exist in design" {  } { { "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/software/fpga/tools/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata_dac" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702373718687 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1702373718687 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702373718687 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702373718696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702373719036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702373719095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702373719110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702373719811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702373719811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702373719965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/software/FPGA/workplace/week12/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702373720395 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702373720395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702373720918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702373720918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702373720921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702373721015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702373721022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702373721133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702373721133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702373721238 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702373721500 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1702373721641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week12/output_files/week12HW.fit.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week12/output_files/week12HW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702373721685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6493 " "Peak virtual memory: 6493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702373721951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:35:21 2023 " "Processing ended: Tue Dec 12 17:35:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702373721951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702373721951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702373721951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702373721951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702373723038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702373723038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:35:22 2023 " "Processing started: Tue Dec 12 17:35:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702373723038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702373723038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off week12HW -c week12HW " "Command: quartus_asm --read_settings_files=off --write_settings_files=off week12HW -c week12HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702373723038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702373723275 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702373723499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702373723509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702373723655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:35:23 2023 " "Processing ended: Tue Dec 12 17:35:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702373723655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702373723655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702373723655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702373723655 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702373724246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702373724870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702373724871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:35:24 2023 " "Processing started: Tue Dec 12 17:35:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702373724871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702373724871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta week12HW -c week12HW " "Command: quartus_sta week12HW -c week12HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702373724871 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702373724998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702373725111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702373725111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725147 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702373725249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week12HW.sdc " "Synopsys Design Constraints File file not found: 'week12HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702373725260 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725261 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702373725261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fre_div:uut1\|clk_div_addr fre_div:uut1\|clk_div_addr " "create_clock -period 1.000 -name fre_div:uut1\|clk_div_addr fre_div:uut1\|clk_div_addr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702373725261 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut3\|state\[0\] uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut3\|state\[0\] uart_NbyteTran_3byteData_controller:uut3\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702373725261 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|Mux12~1  from: datac  to: combout " "Cell: uut3\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702373725264 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702373725264 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725264 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702373725266 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702373725279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702373725286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702373725286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.679 " "Worst-case setup slack is -5.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.679             -47.718 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "   -5.679             -47.718 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.480            -153.552 clk  " "   -4.480            -153.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369              -8.539 fre_div:uut1\|clk_div_addr  " "   -1.369              -8.539 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.053 " "Worst-case hold slack is 0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "    0.053               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 clk  " "    0.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 fre_div:uut1\|clk_div_addr  " "    0.763               0.000 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702373725294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702373725295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -104.343 clk  " "   -3.201            -104.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 fre_div:uut1\|clk_div_addr  " "   -1.487             -11.896 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "    0.430               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725297 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725327 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702373725330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702373725348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702373725522 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|Mux12~1  from: datac  to: combout " "Cell: uut3\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702373725565 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702373725565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702373725571 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702373725571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.559 " "Worst-case setup slack is -5.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.559             -45.902 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "   -5.559             -45.902 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.139            -136.190 clk  " "   -4.139            -136.190 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138              -6.923 fre_div:uut1\|clk_div_addr  " "   -1.138              -6.923 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "    0.070               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clk  " "    0.370               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 fre_div:uut1\|clk_div_addr  " "    0.706               0.000 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702373725582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702373725586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -104.343 clk  " "   -3.201            -104.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 fre_div:uut1\|clk_div_addr  " "   -1.487             -11.896 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "    0.368               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725625 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725625 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702373725630 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut3\|Mux12~1  from: datac  to: combout " "Cell: uut3\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702373725714 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702373725714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725714 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702373725716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702373725716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.928 " "Worst-case setup slack is -1.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928             -16.073 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "   -1.928             -16.073 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323             -29.891 clk  " "   -1.323             -29.891 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.046 fre_div:uut1\|clk_div_addr  " "   -0.025              -0.046 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.177 " "Worst-case hold slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.459 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "   -0.177              -0.459 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk  " "    0.076               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 fre_div:uut1\|clk_div_addr  " "    0.305               0.000 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702373725726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702373725730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.489 clk  " "   -3.000             -75.489 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 fre_div:uut1\|clk_div_addr  " "   -1.000              -8.000 fre_div:uut1\|clk_div_addr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\]  " "    0.404               0.000 uart_NbyteTran_3byteData_controller:uut3\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702373725733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702373725733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.070 ns " "Worst Case Available Settling Time: 1.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702373725770 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702373725770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702373726030 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702373726030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702373726084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:35:26 2023 " "Processing ended: Tue Dec 12 17:35:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702373726084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702373726084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702373726084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702373726084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702373727112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702373727113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:35:27 2023 " "Processing started: Tue Dec 12 17:35:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702373727113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702373727113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off week12HW -c week12HW " "Command: quartus_eda --read_settings_files=off --write_settings_files=off week12HW -c week12HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702373727113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702373727467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "week12HW.vo G:/software/FPGA/workplace/week12/simulation/modelsim/ simulation " "Generated file week12HW.vo in folder \"G:/software/FPGA/workplace/week12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702373727513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702373727529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:35:27 2023 " "Processing ended: Tue Dec 12 17:35:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702373727529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702373727529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702373727529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702373727529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702373728124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702374013718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702374013718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:40:13 2023 " "Processing started: Tue Dec 12 17:40:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702374013718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702374013718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp week12HW -c week12HW --netlist_type=sgate " "Command: quartus_npp week12HW -c week12HW --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702374013719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702374013891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702374013906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:40:13 2023 " "Processing ended: Tue Dec 12 17:40:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702374013906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702374013906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702374013906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702374013906 ""}
