INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_6/project_4_6.srcs/sources_1/new/Lab4_synch_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_synch_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_6/project_4_6.srcs/sim_1/new/Lab4_6Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_6Test
