#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Nov 17 19:18:51 2017
# Process ID: 23996
# Current directory: E:/FPGA/game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25228 E:\FPGA\game\game.xpr
# Log file: E:/FPGA/game/vivado.log
# Journal file: E:/FPGA/game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/game/game.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/game' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/FPGA/game/game.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_1/board.prj', nor could it be found using path 'D:/FPGA/game/game.srcs/sources_1/bd/mbsys/ip/mbsys_mig_7series_0_1/board.prj'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/ip_repo/KEYBOARD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/ip_repo/AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1028.566 ; gain = 251.234
open_bd_design {E:/FPGA/game/game.srcs/sources_1/bd/mysys/mysys.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_flash
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_LED
Adding cell -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding cell -- xilinx.com:user:AUDIO:1.0 - AUDIO_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:user:KEYBOARD:1.0 - KEYBOARD_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <mysys> from BD file <E:/FPGA/game/game.srcs/sources_1/bd/mysys/mysys.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.012 ; gain = 49.445
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {led_16bits} CONFIG.GPIO2_BOARD_INTERFACE {dip_switches_16bits} CONFIG.C_GPIO2_WIDTH {16} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells hier_periph/axi_gpio_LED]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "dip_switches_16bits ( 16 Switches ) " }  [get_bd_intf_pins hier_periph/axi_gpio_LED/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /hier_periph/axi_gpio_LED]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE dip_switches_16bits [get_bd_cells /hier_periph/axi_gpio_LED]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_16bits
INFO: [board_rule 100-100] connect_bd_intf_net /dip_switches_16bits /hier_periph/axi_gpio_LED/GPIO2
regenerate_bd_layout -routing
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name KEYBOARD_v1_0_v1_0_project -directory E:/FPGA/game/game.tmp/KEYBOARD_v1_0_v1_0_project e:/FPGA/ip_repo/KEYBOARD_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/ip_repo/KEYBOARD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/ip_repo/AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.250 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Nov 17 21:13:28 2017] Launched synth_1...
Run output will be captured here: e:/fpga/game/game.tmp/keyboard_v1_0_v1_0_project/KEYBOARD_v1_0_v1_0_project.runs/synth_1/runme.log
current_project game
current_project KEYBOARD_v1_0_v1_0_project
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/game/game.srcs/sources_1/new/microblaze_start.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov 17 21:14:09 2017] Launched synth_1...
Run output will be captured here: e:/fpga/game/game.tmp/keyboard_v1_0_v1_0_project/KEYBOARD_v1_0_v1_0_project.runs/synth_1/runme.log
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/FPGA/ip_repo/KEYBOARD_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/FPGA/ip_repo/KEYBOARD_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:KEYBOARD:1.0 [get_ips  mysys_KEYBOARD_0_1] -log ip_upgrade.log
Upgrading 'E:/FPGA/game/game.srcs/sources_1/bd/mysys/mysys.bd'
INFO: [IP_Flow 19-3420] Updated mysys_KEYBOARD_0_1 to use current project options
Wrote  : <E:/FPGA/game/game.srcs/sources_1/bd/mysys/mysys.bd> 
Wrote  : <E:/FPGA/game/game.srcs/sources_1/bd/mysys/ui/bd_64f8de21.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/FPGA/game/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mysys_KEYBOARD_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_flash 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_flash 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /hier_periph/microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /hier_periph/microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-1771] Block interface /hier_periph/axi_gpio_LED/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'led_16bits'. This interface is connected to an external interface /GPIO_LED, whose name 'GPIO_LED' does not match with the board interface name 'led_16bits'.
This is a visual-only issue - this interface /hier_periph/axi_gpio_LED/GPIO will be connected to board interface 'led_16bits'. If desired, please change the name of this port /GPIO_LED manually.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1672.535 ; gain = 8.723
make_wrapper -files [get_files E:/FPGA/game/game.srcs/sources_1/bd/mysys/mysys.bd] -top
INFO: [BD 41-1662] The design 'mysys.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /hier_periph/axi_gpio_LED/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'led_16bits'. This interface is connected to an external interface /GPIO_LED, whose name 'GPIO_LED' does not match with the board interface name 'led_16bits'.
This is a visual-only issue - this interface /hier_periph/axi_gpio_LED/GPIO will be connected to board interface 'led_16bits'. If desired, please change the name of this port /GPIO_LED manually.
Wrote  : <E:/FPGA/game/game.srcs/sources_1/bd/mysys/mysys.bd> 
Verilog Output written to : E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v
Verilog Output written to : E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys_wrapper.v
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'mysys.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /hier_periph/axi_gpio_LED/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'led_16bits'. This interface is connected to an external interface /GPIO_LED, whose name 'GPIO_LED' does not match with the board interface name 'led_16bits'.
This is a visual-only issue - this interface /hier_periph/axi_gpio_LED/GPIO will be connected to board interface 'led_16bits'. If desired, please change the name of this port /GPIO_LED manually.
Verilog Output written to : E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v
Verilog Output written to : E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/axi_gpio_LED .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_flash .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/axi_tft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_periph/KEYBOARD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_cc_0/mysys_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_5/mysys_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_4/mysys_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_3/mysys_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_2/mysys_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_1/mysys_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_0/mysys_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_mem/axi_mem_intercon/s00_couplers/auto_us .
Exporting to file E:/FPGA/game/game.srcs/sources_1/bd/mysys/hw_handoff/mysys.hwh
Generated Block Design Tcl file E:/FPGA/game/game.srcs/sources_1/bd/mysys/hw_handoff/mysys_bd.tcl
Generated Hardware Definition File E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.hwdef
[Fri Nov 17 21:16:58 2017] Launched synth_1...
Run output will be captured here: E:/FPGA/game/game.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1758.500 ; gain = 21.594
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 21:18:54 2017...
