//static void S5K5CAGAInitialSetting(void)
{
    //=======================================================================================
    //# ARM GO																																								
    //# Direct mode																																						
    //=======================================================================================
    REG(0xFCFC, 0xD000);																												
    REG(0x0010, 0x0001); // Reset 																							
    REG(0x1030, 0x0000); // Clear host interrupt so main will wait							
    REG(0x0014, 0x0001); // ARM go																							
    DLY(4);      // Actually delay 13.845ms , 10ms delay is enough for ARM go
    
    //=======================================================================================
    // Start T&P part																																					
    // DO NOT DELETE T&P SECTION COMMENTS! They are required to debug T&P related issues.			
    // svn://transrdsrv/svn/svnroot/System/Software/tcevb/SDK+FW/ISP_5CA/Firmware							
    // Rev: 33047-33047																																				
    // Signature:																																							
    // md5 6254dfca66adca40485075c9b910ba19 .btp 																							
    // md5 cfb4ae7a2d8ae0084b859906a6b2a12c .htp 																							
    // md5 eef3c9ff422110ae87ecc792a436d69e .RegsMap.h																				
    // md5 e18c15b6de4bae04b1e75aef7c2317ea .RegsMap.bin 																			
    // md5 506b4144bd48cdb79cbecdda4f7176ba .base.RegsMap.h																		
    // md5 fd8f92f13566c1a788746b23691c5f5f .base.RegsMap.bin																	
    //=======================================================================================
    REG(0x0028, 0x7000); 
    REG(0x002A, 0x2CF8); 
    REG(0x0F12, 0xB510); 
    REG(0x0F12, 0x4827); 
    REG(0x0F12, 0x21C0); 
    REG(0x0F12, 0x8041); 
    REG(0x0F12, 0x4825); 
    REG(0x0F12, 0x4A26); 
    REG(0x0F12, 0x3020); 
    REG(0x0F12, 0x8382); 
    REG(0x0F12, 0x1D12); 
    REG(0x0F12, 0x83C2); 
    REG(0x0F12, 0x4822); 
    REG(0x0F12, 0x3040); 
    REG(0x0F12, 0x8041); 
    REG(0x0F12, 0x4821); 
    REG(0x0F12, 0x4922); 
    REG(0x0F12, 0x3060); 
    REG(0x0F12, 0x8381); 
    REG(0x0F12, 0x1D09); 
    REG(0x0F12, 0x83C1); 
    REG(0x0F12, 0x4821); 
    REG(0x0F12, 0x491D); 
    REG(0x0F12, 0x8802); 
    REG(0x0F12, 0x3980); 
    REG(0x0F12, 0x804A); 
    REG(0x0F12, 0x8842); 
    REG(0x0F12, 0x808A); 
    REG(0x0F12, 0x8882); 
    REG(0x0F12, 0x80CA); 
    REG(0x0F12, 0x88C2); 
    REG(0x0F12, 0x810A); 
    REG(0x0F12, 0x8902); 
    REG(0x0F12, 0x491C); 
    REG(0x0F12, 0x80CA); 
    REG(0x0F12, 0x8942); 
    REG(0x0F12, 0x814A); 
    REG(0x0F12, 0x8982); 
    REG(0x0F12, 0x830A); 
    REG(0x0F12, 0x89C2); 
    REG(0x0F12, 0x834A); 
    REG(0x0F12, 0x8A00); 
    REG(0x0F12, 0x4918); 
    REG(0x0F12, 0x8188); 
    REG(0x0F12, 0x4918); 
    REG(0x0F12, 0x4819); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xFA0E); 
    REG(0x0F12, 0x4918); 
    REG(0x0F12, 0x4819); 
    REG(0x0F12, 0x6341); 
    REG(0x0F12, 0x4919); 
    REG(0x0F12, 0x4819); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xFA07); 
    REG(0x0F12, 0x4816); 
    REG(0x0F12, 0x4918); 
    REG(0x0F12, 0x3840); 
    REG(0x0F12, 0x62C1); 
    REG(0x0F12, 0x4918); 
    REG(0x0F12, 0x3880); 
    REG(0x0F12, 0x63C1); 
    REG(0x0F12, 0x4917); 
    REG(0x0F12, 0x6301); 
    REG(0x0F12, 0x4917); 
    REG(0x0F12, 0x3040); 
    REG(0x0F12, 0x6181); 
    REG(0x0F12, 0x4917); 
    REG(0x0F12, 0x4817); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9F7); 
    REG(0x0F12, 0x4917); 
    REG(0x0F12, 0x4817); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9F3); 
    REG(0x0F12, 0x4917); 
    REG(0x0F12, 0x4817); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9EF); 
    REG(0x0F12, 0xBC10); 
    REG(0x0F12, 0xBC08); 
    REG(0x0F12, 0x4718); 
    REG(0x0F12, 0x1100); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x267C); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x2CE8); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x3274); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xF400); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0xF520); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x2DF1); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x89A9); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x2E43); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x0140); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x2E7D); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xB4F7); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x2F07); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x2F2B); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x2FD1); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x2FE5); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x2FB9); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x013D); 
    REG(0x0F12, 0x0001); 
    REG(0x0F12, 0x306B); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x5823); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x30B9); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xD789); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0xB570); 
    REG(0x0F12, 0x6804); 
    REG(0x0F12, 0x6845); 
    REG(0x0F12, 0x6881); 
    REG(0x0F12, 0x6840); 
    REG(0x0F12, 0x2900); 
    REG(0x0F12, 0x6880); 
    REG(0x0F12, 0xD007); 
    REG(0x0F12, 0x49C3); 
    REG(0x0F12, 0x8949); 
    REG(0x0F12, 0x084A); 
    REG(0x0F12, 0x1880); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9BA); 
    REG(0x0F12, 0x80A0); 
    REG(0x0F12, 0xE000); 
    REG(0x0F12, 0x80A0); 
    REG(0x0F12, 0x88A0); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD010); 
    REG(0x0F12, 0x68A9); 
    REG(0x0F12, 0x6828); 
    REG(0x0F12, 0x084A); 
    REG(0x0F12, 0x1880); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9AE); 
    REG(0x0F12, 0x8020); 
    REG(0x0F12, 0x1D2D); 
    REG(0x0F12, 0xCD03); 
    REG(0x0F12, 0x084A); 
    REG(0x0F12, 0x1880); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9A7); 
    REG(0x0F12, 0x8060); 
    REG(0x0F12, 0xBC70); 
    REG(0x0F12, 0xBC08); 
    REG(0x0F12, 0x4718); 
    REG(0x0F12, 0x2000); 
    REG(0x0F12, 0x8060); 
    REG(0x0F12, 0x8020); 
    REG(0x0F12, 0xE7F8); 
    REG(0x0F12, 0xB510); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF9A2); 
    REG(0x0F12, 0x48B2); 
    REG(0x0F12, 0x8A40); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD00C); 
    REG(0x0F12, 0x48B1); 
    REG(0x0F12, 0x49B2); 
    REG(0x0F12, 0x8800); 
    REG(0x0F12, 0x4AB2); 
    REG(0x0F12, 0x2805); 
    REG(0x0F12, 0xD003); 
    REG(0x0F12, 0x4BB1); 
    REG(0x0F12, 0x795B); 
    REG(0x0F12, 0x2B00); 
    REG(0x0F12, 0xD005); 
    REG(0x0F12, 0x2001); 
    REG(0x0F12, 0x8008); 
    REG(0x0F12, 0x8010); 
    REG(0x0F12, 0xBC10); 
    REG(0x0F12, 0xBC08); 
    REG(0x0F12, 0x4718); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD1FA); 
    REG(0x0F12, 0x2000); 
    REG(0x0F12, 0x8008); 
    REG(0x0F12, 0x8010); 
    REG(0x0F12, 0xE7F6); 
    REG(0x0F12, 0xB5F8); 
    REG(0x0F12, 0x2407); 
    REG(0x0F12, 0x2C06); 
    REG(0x0F12, 0xD035); 
    REG(0x0F12, 0x2C07); 
    REG(0x0F12, 0xD033); 
    REG(0x0F12, 0x48A3); 
    REG(0x0F12, 0x8BC1); 
    REG(0x0F12, 0x2900); 
    REG(0x0F12, 0xD02A); 
    REG(0x0F12, 0x00A2); 
    REG(0x0F12, 0x1815); 
    REG(0x0F12, 0x4AA4); 
    REG(0x0F12, 0x6DEE); 
    REG(0x0F12, 0x8A92); 
    REG(0x0F12, 0x4296); 
    REG(0x0F12, 0xD923); 
    REG(0x0F12, 0x0028); 
    REG(0x0F12, 0x3080); 
    REG(0x0F12, 0x0007); 
    REG(0x0F12, 0x69C0); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF96B); 
    REG(0x0F12, 0x1C71); 
    REG(0x0F12, 0x0280); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF967); 
    REG(0x0F12, 0x0006); 
    REG(0x0F12, 0x4898); 
    REG(0x0F12, 0x0061); 
    REG(0x0F12, 0x1808); 
    REG(0x0F12, 0x8D80); 
    REG(0x0F12, 0x0A01); 
    REG(0x0F12, 0x0600); 
    REG(0x0F12, 0x0E00); 
    REG(0x0F12, 0x1A08); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF96A); 
    REG(0x0F12, 0x0002); 
    REG(0x0F12, 0x6DE9); 
    REG(0x0F12, 0x6FE8); 
    REG(0x0F12, 0x1A08); 
    REG(0x0F12, 0x4351); 
    REG(0x0F12, 0x0300); 
    REG(0x0F12, 0x1C49); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF953); 
    REG(0x0F12, 0x0401); 
    REG(0x0F12, 0x0430); 
    REG(0x0F12, 0x0C00); 
    REG(0x0F12, 0x4301); 
    REG(0x0F12, 0x61F9); 
    REG(0x0F12, 0xE004); 
    REG(0x0F12, 0x00A2); 
    REG(0x0F12, 0x4990); 
    REG(0x0F12, 0x1810); 
    REG(0x0F12, 0x3080); 
    REG(0x0F12, 0x61C1); 
    REG(0x0F12, 0x1E64); 
    REG(0x0F12, 0xD2C5); 
    REG(0x0F12, 0x2006); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF959); 
    REG(0x0F12, 0x2007); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF956); 
    REG(0x0F12, 0xBCF8); 
    REG(0x0F12, 0xBC08); 
    REG(0x0F12, 0x4718); 
    REG(0x0F12, 0xB510); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF958); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD00A); 
    REG(0x0F12, 0x4881); 
    REG(0x0F12, 0x8B81); 
    REG(0x0F12, 0x0089); 
    REG(0x0F12, 0x1808); 
    REG(0x0F12, 0x6DC1); 
    REG(0x0F12, 0x4883); 
    REG(0x0F12, 0x8A80); 
    REG(0x0F12, 0x4281); 
    REG(0x0F12, 0xD901); 
    REG(0x0F12, 0x2001); 
    REG(0x0F12, 0xE7A1); 
    REG(0x0F12, 0x2000); 
    REG(0x0F12, 0xE79F); 
    REG(0x0F12, 0xB5F8); 
    REG(0x0F12, 0x0004); 
    REG(0x0F12, 0x4F80); 
    REG(0x0F12, 0x227D); 
    REG(0x0F12, 0x8938); 
    REG(0x0F12, 0x0152); 
    REG(0x0F12, 0x4342); 
    REG(0x0F12, 0x487E); 
    REG(0x0F12, 0x9000); 
    REG(0x0F12, 0x8A01); 
    REG(0x0F12, 0x0848); 
    REG(0x0F12, 0x1810); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF91D); 
    REG(0x0F12, 0x210F); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF940); 
    REG(0x0F12, 0x497A); 
    REG(0x0F12, 0x8C49); 
    REG(0x0F12, 0x090E); 
    REG(0x0F12, 0x0136); 
    REG(0x0F12, 0x4306); 
    REG(0x0F12, 0x4979); 
    REG(0x0F12, 0x2C00); 
    REG(0x0F12, 0xD003); 
    REG(0x0F12, 0x2001); 
    REG(0x0F12, 0x0240); 
    REG(0x0F12, 0x4330); 
    REG(0x0F12, 0x8108); 
    REG(0x0F12, 0x4876); 
    REG(0x0F12, 0x2C00); 
    REG(0x0F12, 0x8D00); 
    REG(0x0F12, 0xD001); 
    REG(0x0F12, 0x2501); 
    REG(0x0F12, 0xE000); 
    REG(0x0F12, 0x2500); 
    REG(0x0F12, 0x4972); 
    REG(0x0F12, 0x4328); 
    REG(0x0F12, 0x8008); 
    REG(0x0F12, 0x207D); 
    REG(0x0F12, 0x00C0); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF92E); 
    REG(0x0F12, 0x2C00); 
    REG(0x0F12, 0x496E); 
    REG(0x0F12, 0x0328); 
    REG(0x0F12, 0x4330); 
    REG(0x0F12, 0x8108); 
    REG(0x0F12, 0x88F8); 
    REG(0x0F12, 0x2C00); 
    REG(0x0F12, 0x01AA); 
    REG(0x0F12, 0x4310); 
    REG(0x0F12, 0x8088); 
    REG(0x0F12, 0x9800); 
    REG(0x0F12, 0x8A01); 
    REG(0x0F12, 0x486A); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8F1); 
    REG(0x0F12, 0x496A); 
    REG(0x0F12, 0x8809); 
    REG(0x0F12, 0x4348); 
    REG(0x0F12, 0x0400); 
    REG(0x0F12, 0x0C00); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF918); 
    REG(0x0F12, 0x0020); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF91D); 
    REG(0x0F12, 0x4866); 
    REG(0x0F12, 0x7004); 
    REG(0x0F12, 0xE7A3); 
    REG(0x0F12, 0xB510); 
    REG(0x0F12, 0x0004); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF91E); 
    REG(0x0F12, 0x6020); 
    REG(0x0F12, 0x4963); 
    REG(0x0F12, 0x8B49); 
    REG(0x0F12, 0x0789); 
    REG(0x0F12, 0xD001); 
    REG(0x0F12, 0x0040); 
    REG(0x0F12, 0x6020); 
    REG(0x0F12, 0xE74C); 
    REG(0x0F12, 0xB510); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF91B); 
    REG(0x0F12, 0x485F); 
    REG(0x0F12, 0x8880); 
    REG(0x0F12, 0x0601); 
    REG(0x0F12, 0x4854); 
    REG(0x0F12, 0x1609); 
    REG(0x0F12, 0x8141); 
    REG(0x0F12, 0xE742); 
    REG(0x0F12, 0xB5F8); 
    REG(0x0F12, 0x000F); 
    REG(0x0F12, 0x4C55); 
    REG(0x0F12, 0x3420); 
    REG(0x0F12, 0x2500); 
    REG(0x0F12, 0x5765); 
    REG(0x0F12, 0x0039); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF913); 
    REG(0x0F12, 0x9000); 
    REG(0x0F12, 0x2600); 
    REG(0x0F12, 0x57A6); 
    REG(0x0F12, 0x4C4C); 
    REG(0x0F12, 0x42AE); 
    REG(0x0F12, 0xD01B); 
    REG(0x0F12, 0x4D54); 
    REG(0x0F12, 0x8AE8); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD013); 
    REG(0x0F12, 0x484D); 
    REG(0x0F12, 0x8A01); 
    REG(0x0F12, 0x8B80); 
    REG(0x0F12, 0x4378); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8B5); 
    REG(0x0F12, 0x89A9); 
    REG(0x0F12, 0x1A41); 
    REG(0x0F12, 0x484E); 
    REG(0x0F12, 0x3820); 
    REG(0x0F12, 0x8AC0); 
    REG(0x0F12, 0x4348); 
    REG(0x0F12, 0x17C1); 
    REG(0x0F12, 0x0D89); 
    REG(0x0F12, 0x1808); 
    REG(0x0F12, 0x1280); 
    REG(0x0F12, 0x8961); 
    REG(0x0F12, 0x1A08); 
    REG(0x0F12, 0x8160); 
    REG(0x0F12, 0xE003); 
    REG(0x0F12, 0x88A8); 
    REG(0x0F12, 0x0600); 
    REG(0x0F12, 0x1600); 
    REG(0x0F12, 0x8160); 
    REG(0x0F12, 0x200A); 
    REG(0x0F12, 0x5E20); 
    REG(0x0F12, 0x42B0); 
    REG(0x0F12, 0xD011); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8AB); 
    REG(0x0F12, 0x1D40); 
    REG(0x0F12, 0x00C3); 
    REG(0x0F12, 0x1A18); 
    REG(0x0F12, 0x214B); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF897); 
    REG(0x0F12, 0x211F); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8BA); 
    REG(0x0F12, 0x210A); 
    REG(0x0F12, 0x5E61); 
    REG(0x0F12, 0x0FC9); 
    REG(0x0F12, 0x0149); 
    REG(0x0F12, 0x4301); 
    REG(0x0F12, 0x483D); 
    REG(0x0F12, 0x81C1); 
    REG(0x0F12, 0x9800); 
    REG(0x0F12, 0xE74A); 
    REG(0x0F12, 0xB5F1); 
    REG(0x0F12, 0xB082); 
    REG(0x0F12, 0x2500); 
    REG(0x0F12, 0x483A); 
    REG(0x0F12, 0x9001); 
    REG(0x0F12, 0x2400); 
    REG(0x0F12, 0x2028); 
    REG(0x0F12, 0x4368); 
    REG(0x0F12, 0x4A39); 
    REG(0x0F12, 0x4925); 
    REG(0x0F12, 0x1887); 
    REG(0x0F12, 0x1840); 
    REG(0x0F12, 0x9000); 
    REG(0x0F12, 0x9800); 
    REG(0x0F12, 0x0066); 
    REG(0x0F12, 0x9A01); 
    REG(0x0F12, 0x1980); 
    REG(0x0F12, 0x218C); 
    REG(0x0F12, 0x5A09); 
    REG(0x0F12, 0x8A80); 
    REG(0x0F12, 0x8812); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8CA); 
    REG(0x0F12, 0x53B8); 
    REG(0x0F12, 0x1C64); 
    REG(0x0F12, 0x2C14); 
    REG(0x0F12, 0xDBF1); 
    REG(0x0F12, 0x1C6D); 
    REG(0x0F12, 0x2D03); 
    REG(0x0F12, 0xDBE6); 
    REG(0x0F12, 0x9802); 
    REG(0x0F12, 0x6800); 
    REG(0x0F12, 0x0600); 
    REG(0x0F12, 0x0E00); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8C5); 
    REG(0x0F12, 0xBCFE); 
    REG(0x0F12, 0xBC08); 
    REG(0x0F12, 0x4718); 
    REG(0x0F12, 0xB570); 
    REG(0x0F12, 0x6805); 
    REG(0x0F12, 0x2404); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8C5); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD103); 
    REG(0x0F12, 0xF000); 
    REG(0x0F12, 0xF8C9); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x2400); 
    REG(0x0F12, 0x3540); 
    REG(0x0F12, 0x88E8); 
    REG(0x0F12, 0x0500); 
    REG(0x0F12, 0xD403); 
    REG(0x0F12, 0x4822); 
    REG(0x0F12, 0x89C0); 
    REG(0x0F12, 0x2800); 
    REG(0x0F12, 0xD002); 
    REG(0x0F12, 0x2008); 
    REG(0x0F12, 0x4304); 
    REG(0x0F12, 0xE001); 
    REG(0x0F12, 0x2010); 
    REG(0x0F12, 0x4304); 
    REG(0x0F12, 0x481F); 
    REG(0x0F12, 0x8B80); 
    REG(0x0F12, 0x0700); 
    REG(0x0F12, 0x0F81); 
    REG(0x0F12, 0x2001); 
    REG(0x0F12, 0x2900); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x4304); 
    REG(0x0F12, 0x491C); 
    REG(0x0F12, 0x8B0A); 
    REG(0x0F12, 0x42A2); 
    REG(0x0F12, 0xD004); 
    REG(0x0F12, 0x0762); 
    REG(0x0F12, 0xD502); 
    REG(0x0F12, 0x4A19); 
    REG(0x0F12, 0x3220); 
    REG(0x0F12, 0x8110); 
    REG(0x0F12, 0x830C); 
    REG(0x0F12, 0xE691); 
    REG(0x0F12, 0x0C3C); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x3274); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x26E8); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x6100); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x6500); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x1A7C); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x1120); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xFFFF); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x3374); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x1D6C); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x167C); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xF400); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x2C2C); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x40A0); 
    REG(0x0F12, 0x00DD); 
    REG(0x0F12, 0xF520); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x2C29); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x1A54); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x1564); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xF2A0); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x2440); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x05A0); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x2894); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0x1224); 
    REG(0x0F12, 0x7000); 
    REG(0x0F12, 0xB000); 
    REG(0x0F12, 0xD000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x1A3F); 
    REG(0x0F12, 0x0001); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xF004); 
    REG(0x0F12, 0xE51F); 
    REG(0x0F12, 0x1F48); 
    REG(0x0F12, 0x0001); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x24BD); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x36DD); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xB4CF); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xB5D7); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x36ED); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xF53F); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xF5D9); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x013D); 
    REG(0x0F12, 0x0001); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xF5C9); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xFAA9); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x3723); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0x5823); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xD771); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x4778); 
    REG(0x0F12, 0x46C0); 
    REG(0x0F12, 0xC000); 
    REG(0x0F12, 0xE59F); 
    REG(0x0F12, 0xFF1C); 
    REG(0x0F12, 0xE12F); 
    REG(0x0F12, 0xD75B); 
    REG(0x0F12, 0x0000); 
    REG(0x0F12, 0x8117); 
    REG(0x0F12, 0x0000); 
    // //================================ ===================================================  
    // // Parameters Defined in T&P: 																													
    // // Mon_SARR_usGammaLutRGBInterpolate		  120 700005A0 ARRAY														
    // // Mon_SARR_usGammaLutRGBInterpolate[0][0]	   2 700005A0 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][1]	   2 700005A2 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][2]	   2 700005A4 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][3]	   2 700005A6 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][4]	   2 700005A8 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][5]	   2 700005AA SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][6]	   2 700005AC SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][7]	   2 700005AE SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][8]	   2 700005B0 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][9]	   2 700005B2 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[0][10]	2 700005B4 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][11]	2 700005B6 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][12]	2 700005B8 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][13]	2 700005BA SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][14]	2 700005BC SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][15]	2 700005BE SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][16]	2 700005C0 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][17]	2 700005C2 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][18]	2 700005C4 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[0][19]	2 700005C6 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][0]	   2 700005C8 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][1]	   2 700005CA SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][2]	   2 700005CC SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][3]	   2 700005CE SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][4]	   2 700005D0 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][5]	   2 700005D2 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][6]	   2 700005D4 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][7]	   2 700005D6 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][8]	   2 700005D8 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][9]	   2 700005DA SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[1][10]	2 700005DC SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][11]	2 700005DE SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][12]	2 700005E0 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][13]	2 700005E2 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][14]	2 700005E4 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][15]	2 700005E6 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][16]	2 700005E8 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][17]	2 700005EA SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][18]	2 700005EC SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[1][19]	2 700005EE SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][0]	   2 700005F0 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][1]	   2 700005F2 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][2]	   2 700005F4 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][3]	   2 700005F6 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][4]	   2 700005F8 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][5]	   2 700005FA SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][6]	   2 700005FC SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][7]	   2 700005FE SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][8]	   2 70000600 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][9]	   2 70000602 SHORT 												
    // // Mon_SARR_usGammaLutRGBInterpolate[2][10]	2 70000604 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][11]	2 70000606 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][12]	2 70000608 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][13]	2 7000060A SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][14]	2 7000060C SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][15]	2 7000060E SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][16]	2 70000610 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][17]	2 70000612 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][18]	2 70000614 SHORT													
    // // Mon_SARR_usGammaLutRGBInterpolate[2][19]	2 70000616 SHORT													
    // // TnP_SvnVersion 						2 7000326C SHORT																					
    // // Tune_TP							  268 70003274 STRUCT																						
    // // Tune_TP_IO_DrivingCurrent_D0_D4_cs10		2 70003274 SHORT														
    // // Tune_TP_IO_DrivingCurrent_D9_D5_cs10		2 70003276 SHORT														
    // // Tune_TP_IO_DrivingCurrent_GPIO_cd10	   2 70003278 SHORT 														
    // // Tune_TP_IO_DrivingCurrent_CLKs_cd10	   2 7000327A SHORT 														
    // // Tune_TP_atop_dblr_reg_1				   2 7000327C SHORT 																	
    // // Tune_TP_atop_dblr_reg_3				   2 7000327E SHORT 																	
    // // Tune_TP_atop_ramp_reg_1				   2 70003280 SHORT 																	
    // // Tune_TP_atop_ramp_reg_2				   2 70003282 SHORT 																	
    // // Tune_TP_atop_rmp_offset_sig			   2 70003284 SHORT 																
    // // Tune_TP_bEnablePrePostGammaAfControl		2 70003286 SHORT														
    // // Tune_TP_seti						   240 70003288 STRUCT																			
    // // SARR_usDualGammaLutRGBIndoor			  120 70003288 ARRAY															
    // // SARR_usDualGammaLutRGBIndoor[0][0] 	   2 70003288 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][1] 	   2 7000328A SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][2] 	   2 7000328C SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][3] 	   2 7000328E SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][4] 	   2 70003290 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][5] 	   2 70003292 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][6] 	   2 70003294 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][7] 	   2 70003296 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][8] 	   2 70003298 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][9] 	   2 7000329A SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][10]	   2 7000329C SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][11]	   2 7000329E SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][12]	   2 700032A0 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][13]	   2 700032A2 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][14]	   2 700032A4 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][15]	   2 700032A6 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][16]	   2 700032A8 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][17]	   2 700032AA SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][18]	   2 700032AC SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[0][19]	   2 700032AE SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][0] 	   2 700032B0 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][1] 	   2 700032B2 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][2] 	   2 700032B4 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][3] 	   2 700032B6 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][4] 	   2 700032B8 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][5] 	   2 700032BA SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][6] 	   2 700032BC SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][7] 	   2 700032BE SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][8] 	   2 700032C0 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][9] 	   2 700032C2 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][10]	   2 700032C4 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][11]	   2 700032C6 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][12]	   2 700032C8 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][13]	   2 700032CA SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][14]	   2 700032CC SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][15]	   2 700032CE SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][16]	   2 700032D0 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][17]	   2 700032D2 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][18]	   2 700032D4 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[1][19]	   2 700032D6 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][0] 	   2 700032D8 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][1] 	   2 700032DA SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][2] 	   2 700032DC SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][3] 	   2 700032DE SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][4] 	   2 700032E0 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][5] 	   2 700032E2 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][6] 	   2 700032E4 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][7] 	   2 700032E6 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][8] 	   2 700032E8 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][9] 	   2 700032EA SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][10]	   2 700032EC SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][11]	   2 700032EE SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][12]	   2 700032F0 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][13]	   2 700032F2 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][14]	   2 700032F4 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][15]	   2 700032F6 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][16]	   2 700032F8 SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][17]	   2 700032FA SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][18]	   2 700032FC SHORT 														
    // // SARR_usDualGammaLutRGBIndoor[2][19]	   2 700032FE SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor			  120 70003300 ARRAY															
    // // SARR_usDualGammaLutRGBOutdoor[0][0]	   2 70003300 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][1]	   2 70003302 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][2]	   2 70003304 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][3]	   2 70003306 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][4]	   2 70003308 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][5]	   2 7000330A SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][6]	   2 7000330C SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][7]	   2 7000330E SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][8]	   2 70003310 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][9]	   2 70003312 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[0][10]		2 70003314 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][11]		2 70003316 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][12]		2 70003318 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][13]		2 7000331A SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][14]		2 7000331C SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][15]		2 7000331E SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][16]		2 70003320 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][17]		2 70003322 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][18]		2 70003324 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[0][19]		2 70003326 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][0]	   2 70003328 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][1]	   2 7000332A SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][2]	   2 7000332C SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][3]	   2 7000332E SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][4]	   2 70003330 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][5]	   2 70003332 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][6]	   2 70003334 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][7]	   2 70003336 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][8]	   2 70003338 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][9]	   2 7000333A SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[1][10]		2 7000333C SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][11]		2 7000333E SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][12]		2 70003340 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][13]		2 70003342 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][14]		2 70003344 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][15]		2 70003346 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][16]		2 70003348 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][17]		2 7000334A SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][18]		2 7000334C SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[1][19]		2 7000334E SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][0]	   2 70003350 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][1]	   2 70003352 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][2]	   2 70003354 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][3]	   2 70003356 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][4]	   2 70003358 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][5]	   2 7000335A SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][6]	   2 7000335C SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][7]	   2 7000335E SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][8]	   2 70003360 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][9]	   2 70003362 SHORT 														
    // // SARR_usDualGammaLutRGBOutdoor[2][10]		2 70003364 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][11]		2 70003366 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][12]		2 70003368 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][13]		2 7000336A SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][14]		2 7000336C SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][15]		2 7000336E SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][16]		2 70003370 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][17]		2 70003372 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][18]		2 70003374 SHORT														
    // // SARR_usDualGammaLutRGBOutdoor[2][19]		2 70003376 SHORT														
    // // Tune_TP_reserved						2 70003378 SHORT																				
    // // Tune_TP_atop_dbus_reg					2 7000337A SHORT																			
    // // Tune_TP_dblr_base_freq_mhz 			   2 7000337C SHORT 																
    // // Tune_TP_GL_sen_sOfs					   2 7000337E SHORT 																		
    // //																																											
    // // End T&P part																																				
    //========================================================																
    // CIs/APs/An setting		- 400LsB sYsCLK 32MHz																							
    //========================================================																
    // This regis are for FACTORY ONLY. If you change it without prior notification, 					
    // YOU are REsIBLE for the FAILURE that will happen in the future.												
    //========================================================					
    REG(0x002A, 0x157A);																												
    REG(0x0F12, 0x0001);																												
    REG(0x002A, 0x1578);																												
    REG(0x0F12, 0x0001);																												
    REG(0x002A, 0x1576);																												
    REG(0x0F12, 0x0020);																												
    REG(0x002A, 0x1574);																												
    REG(0x0F12, 0x0006);																												
    REG(0x002A, 0x156E);																												
    REG(0x0F12, 0x0001); // slope calibration tolerance in units of 1/256 			
    REG(0x002A, 0x1568);																												
    REG(0x0F12, 0x00FC);	
    
    //ADC control																																							
    REG(0x002A, 0x155A);																												
    REG(0x0F12, 0x01CC); //ADC sAT of 450mV for 10bit default in EVT1 					
    REG(0x002A, 0x157E);																												
    REG(0x0F12, 0x0C80); // 3200 Max. Reset ramp DCLK counts (default 2048 0x8
    REG(0x0F12, 0x0578); // 1400 Max. Reset ramp DCLK counts for x3.5 					
    REG(0x002A, 0x157C);																												
    REG(0x0F12, 0x0190); // 400 Reset ramp for x1 in DCLK counts								
    REG(0x002A, 0x1570);																												
    REG(0x0F12, 0x00A0); // 160 LsB																						
    REG(0x0F12, 0x0010); // reset threshold																		
    REG(0x002A, 0x12C4);																												
    REG(0x0F12, 0x006A); // 106 additional timing columns.											
    REG(0x002A, 0x12C8);																												
    REG(0x0F12, 0x08AC); // 2220 ADC columns in normal mode including Hold & L
    REG(0x0F12, 0x0050); // 80 addition of ADC columns in Y-ave mode (default 
    REG(0x002A, 0x1696); // based on APs guidelines														
    REG(0x0F12, 0x0000); // based on APs guidelines														
    REG(0x0F12, 0x0000); // default. 1492 used for ADC dark characteristics		
    REG(0x0F12, 0x00C6); // default. 1492 used for ADC dark characteristics		
    REG(0x0F12, 0x00C6);	

    REG(0x002A, 0x12B8); //RED SUN
    // S5K5CAGA_write_cmos_sensor(0x0F12, 0x1000);
    REG(0x0F12, 0x1600);

    REG(0x002A, 0x1690); // when set double sampling is activated - requires d  
    REG(0x0F12, 0x0001);																												
    REG(0x002A, 0x12B0); // comp and pixel bias control 0xF40E - default for E
    REG(0x0F12, 0x0055); // comp and pixel bias control 0xF40E for binning mod
    REG(0x0F12, 0x005A);																												
    REG(0x002A, 0x337A); // [7] - is used for rest-only mode (EVT0 value is 0x
    REG(0x0F12, 0x0006);																												
    REG(0x0F12, 0x0068);																												
    REG(0x002A, 0x169E);																												
    REG(0x0F12, 0x0007);																												
    REG(0x002A, 0x0BF6);																												
    REG(0x0F12, 0x0000);																												
    REG(0x002A, 0x327C);																												
    REG(0x0F12, 0x1000);																												
    REG(0x0F12, 0x6998);																												
    REG(0x0F12, 0x0078);																												
    REG(0x0F12, 0x04FE);																												
    REG(0x0F12, 0x8800);			

    // IO Driving current condig.
    REG(0x002A, 0x3274);		
    /*	0x70003274
	cregs_d0_d4_cd10	R/W [9:8]	d0_4_con_cd10 ? 
								00 ? 2mA
								01 ? 4mA
								10 ? 6mA
								11 ? 8mA
							[7:6]	d0_3_con_cd10 ?
							[5:4]	d0_2_con_cd10 ?
							[3:2]	d0_1_con_cd10 ?
							[1:0]	d0_0_con_cd10 ?
	*/
    REG(0x0F12, 0x0155); //set IO driving current 2mA for Gs500	
    /*	0x70003276
	cregs_d5_d9_cd10	R/W [9:8]	d0_9_con_cd10 ? 
								00 ? 2mA
								01 ? 4mA
								10 ? 6mA
								11 ? 8mA
							[7:6]	d0_8_con_cd10 ?
							[5:4]	d0_7_con_cd10 ?
							[3:2]	d0_6_con_cd10 ?
							[1:0]	d0_5_con_cd10 ?
	*/
    REG(0x0F12, 0x0155); //set IO driving current 		
    /*	0x70003278	 */
    REG(0x0F12, 0x1555); //set IO driving current 		
    /*	0x7000327A
	cregs_clks_output_cd10	R/W [11:10] SDA_cd10 - Sda pad cd1/cd0 control { Sda_cd1, Sda_cd0}.
								[9:8]	SCL_cd10 - Scl pad cd1/cd0 control { Scl_cd1, Scl_cd0}.
								[7:6]	Pclk_cd10 ? PCLK pad cd1/cd0 control { Pclk _cd1, Pclk _cd0}.
								[5:4]	reserved
								[3:2]	Vsync_cd10 ? Sdat pad cd1/cd0 control { Sdat _cd1, Sdat _cd0}.
								[1:0]	Hsync_cd10 ? Hsync pad cd1/cd0 control { Hsync _cd1, Hsync _cd0}.
	*/
    REG(0x0F12, 0x0555); //set IO driving current 	
    
    REG(0x0028, 0x7000);																												
    REG(0x002A, 0x0572);																												
    REG(0x0F12, 0x0007); //#skl_usConfigStbySettings // Enable T&P code after 		   
    																																													
    REG(0x0028, 0x7000);																												
    REG(0x002A, 0x12D2);																												
    REG(0x0F12, 0x0003); //senHal_pContSenModesRegsArray[0][0]2 700012D2				
    REG(0x0F12, 0x0003); //senHal_pContSenModesRegsArray[0][1]2 700012D4				
    REG(0x0F12, 0x0003); //senHal_pContSenModesRegsArray[0][2]2 700012D6				
    REG(0x0F12, 0x0003); //senHal_pContSenModesRegsArray[0][3]2 700012D8				
    REG(0x0F12, 0x0884); //senHal_pContSenModesRegsArray[1][0]2 700012DA				
    REG(0x0F12, 0x08CF); //senHal_pContSenModesRegsArray[1][1]2 700012DC				
    REG(0x0F12, 0x0500); //senHal_pContSenModesRegsArray[1][2]2 700012DE				
    REG(0x0F12, 0x054B); //senHal_pContSenModesRegsArray[1][3]2 700012E0				
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[2][0]2 700012E2				
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[2][1]2 700012E4				
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[2][2]2 700012E6				
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[2][3]2 700012E8				
    REG(0x0F12, 0x0885); //senHal_pContSenModesRegsArray[3][0]2 700012EA				
    REG(0x0F12, 0x0467); //senHal_pContSenModesRegsArray[3][1]2 700012EC				
    REG(0x0F12, 0x0501); //senHal_pContSenModesRegsArray[3][2]2 700012EE				
    REG(0x0F12, 0x02A5); //senHal_pContSenModesRegsArray[3][3]2 700012F0				
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[4][0]2 700012F2				
    REG(0x0F12, 0x046A); //senHal_pContSenModesRegsArray[4][1]2 700012F4				
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[4][2]2 700012F6				
    REG(0x0F12, 0x02A8); //senHal_pContSenModesRegsArray[4][3]2 700012F8				
    REG(0x0F12, 0x0885); //senHal_pContSenModesRegsArray[5][0]2 700012FA				
    REG(0x0F12, 0x08D0); //senHal_pContSenModesRegsArray[5][1]2 700012FC				
    REG(0x0F12, 0x0501); //senHal_pContSenModesRegsArray[5][2]2 700012FE				
    REG(0x0F12, 0x054C); //senHal_pContSenModesRegsArray[5][3]2 70001300				
    REG(0x0F12, 0x0006); //senHal_pContSenModesRegsArray[6][0]2 70001302				
    REG(0x0F12, 0x0020); //senHal_pContSenModesRegsArray[6][1]2 70001304				
    REG(0x0F12, 0x0006); //senHal_pContSenModesRegsArray[6][2]2 70001306				
    REG(0x0F12, 0x0020); //senHal_pContSenModesRegsArray[6][3]2 70001308				
    REG(0x0F12, 0x0881); //senHal_pContSenModesRegsArray[7][0]2 7000130A				
    REG(0x0F12, 0x0463); //senHal_pContSenModesRegsArray[7][1]2 7000130C				
    REG(0x0F12, 0x04FD); //senHal_pContSenModesRegsArray[7][2]2 7000130E				
    REG(0x0F12, 0x02A1); //senHal_pContSenModesRegsArray[7][3]2 70001310				
    REG(0x0F12, 0x0006); //senHal_pContSenModesRegsArray[8][0]2 70001312				
    REG(0x0F12, 0x0489); //senHal_pContSenModesRegsArray[8][1]2 70001314				
    REG(0x0F12, 0x0006); //senHal_pContSenModesRegsArray[8][2]2 70001316				
    REG(0x0F12, 0x02C7); //senHal_pContSenModesRegsArray[8][3]2 70001318				
    REG(0x0F12, 0x0881); //senHal_pContSenModesRegsArray[9][0]2 7000131A				
    REG(0x0F12, 0x08CC); //senHal_pContSenModesRegsArray[9][1]2 7000131C				
    REG(0x0F12, 0x04FD); //senHal_pContSenModesRegsArray[9][2]2 7000131E				
    REG(0x0F12, 0x0548); //senHal_pContSenModesRegsArray[9][3]2 70001320				
    REG(0x0F12, 0x03A2); //senHal_pContSenModesRegsArray[10][0] 2 70001322			
    REG(0x0F12, 0x01D3); //senHal_pContSenModesRegsArray[10][1] 2 70001324			
    REG(0x0F12, 0x01E0); //senHal_pContSenModesRegsArray[10][2] 2 70001326			
    REG(0x0F12, 0x00F2); //senHal_pContSenModesRegsArray[10][3] 2 70001328			
    REG(0x0F12, 0x03F2); //senHal_pContSenModesRegsArray[11][0] 2 7000132A			
    REG(0x0F12, 0x0223); //senHal_pContSenModesRegsArray[11][1] 2 7000132C			
    REG(0x0F12, 0x0230); //senHal_pContSenModesRegsArray[11][2] 2 7000132E			
    REG(0x0F12, 0x0142); //senHal_pContSenModesRegsArray[11][3] 2 70001330			
    REG(0x0F12, 0x03A2); //senHal_pContSenModesRegsArray[12][0] 2 70001332			
    REG(0x0F12, 0x063C); //senHal_pContSenModesRegsArray[12][1] 2 70001334			
    REG(0x0F12, 0x01E0); //senHal_pContSenModesRegsArray[12][2] 2 70001336			
    REG(0x0F12, 0x0399); //senHal_pContSenModesRegsArray[12][3] 2 70001338			
    REG(0x0F12, 0x03F2); //senHal_pContSenModesRegsArray[13][0] 2 7000133A			
    REG(0x0F12, 0x068C); //senHal_pContSenModesRegsArray[13][1] 2 7000133C			
    REG(0x0F12, 0x0230); //senHal_pContSenModesRegsArray[13][2] 2 7000133E			
    REG(0x0F12, 0x03E9); //senHal_pContSenModesRegsArray[13][3] 2 70001340			
    REG(0x0F12, 0x0002); //senHal_pContSenModesRegsArray[14][0] 2 70001342			
    REG(0x0F12, 0x0002); //senHal_pContSenModesRegsArray[14][1] 2 70001344			
    REG(0x0F12, 0x0002); //senHal_pContSenModesRegsArray[14][2] 2 70001346			
    REG(0x0F12, 0x0002); //senHal_pContSenModesRegsArray[14][3] 2 70001348			
    REG(0x0F12, 0x003C); //senHal_pContSenModesRegsArray[15][0] 2 7000134A			
    REG(0x0F12, 0x003C); //senHal_pContSenModesRegsArray[15][1] 2 7000134C			
    REG(0x0F12, 0x003C); //senHal_pContSenModesRegsArray[15][2] 2 7000134E			
    REG(0x0F12, 0x003C); //senHal_pContSenModesRegsArray[15][3] 2 70001350			
    REG(0x0F12, 0x01D3); //senHal_pContSenModesRegsArray[16][0] 2 70001352			
    REG(0x0F12, 0x01D3); //senHal_pContSenModesRegsArray[16][1] 2 70001354			
    REG(0x0F12, 0x00F2); //senHal_pContSenModesRegsArray[16][2] 2 70001356			
    REG(0x0F12, 0x00F2); //senHal_pContSenModesRegsArray[16][3] 2 70001358			
    REG(0x0F12, 0x020B); //senHal_pContSenModesRegsArray[17][0] 2 7000135A			
    REG(0x0F12, 0x024A); //senHal_pContSenModesRegsArray[17][1] 2 7000135C			
    REG(0x0F12, 0x012A); //senHal_pContSenModesRegsArray[17][2] 2 7000135E			
    REG(0x0F12, 0x0169); //senHal_pContSenModesRegsArray[17][3] 2 70001360			
    REG(0x0F12, 0x0002); //senHal_pContSenModesRegsArray[18][0] 2 70001362			
    REG(0x0F12, 0x046B); //senHal_pContSenModesRegsArray[18][1] 2 70001364			
    REG(0x0F12, 0x0002); //senHal_pContSenModesRegsArray[18][2] 2 70001366			
    REG(0x0F12, 0x02A9); //senHal_pContSenModesRegsArray[18][3] 2 70001368			
    REG(0x0F12, 0x0419); //senHal_pContSenModesRegsArray[19][0] 2 7000136A			
    REG(0x0F12, 0x04A5); //senHal_pContSenModesRegsArray[19][1] 2 7000136C			
    REG(0x0F12, 0x0257); //senHal_pContSenModesRegsArray[19][2] 2 7000136E			
    REG(0x0F12, 0x02E3); //senHal_pContSenModesRegsArray[19][3] 2 70001370			
    REG(0x0F12, 0x0630); //senHal_pContSenModesRegsArray[20][0] 2 70001372			
    REG(0x0F12, 0x063C); //senHal_pContSenModesRegsArray[20][1] 2 70001374			
    REG(0x0F12, 0x038D); //senHal_pContSenModesRegsArray[20][2] 2 70001376			
    REG(0x0F12, 0x0399); //senHal_pContSenModesRegsArray[20][3] 2 70001378			
    REG(0x0F12, 0x0668); //senHal_pContSenModesRegsArray[21][0] 2 7000137A			
    REG(0x0F12, 0x06B3); //senHal_pContSenModesRegsArray[21][1] 2 7000137C			
    REG(0x0F12, 0x03C5); //senHal_pContSenModesRegsArray[21][2] 2 7000137E			
    REG(0x0F12, 0x0410); //senHal_pContSenModesRegsArray[21][3] 2 70001380			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[22][0] 2 70001382			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[22][1] 2 70001384			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[22][2] 2 70001386			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[22][3] 2 70001388			
    REG(0x0F12, 0x03A2); //senHal_pContSenModesRegsArray[23][0] 2 7000138A			
    REG(0x0F12, 0x01D3); //senHal_pContSenModesRegsArray[23][1] 2 7000138C			
    REG(0x0F12, 0x01E0); //senHal_pContSenModesRegsArray[23][2] 2 7000138E			
    REG(0x0F12, 0x00F2); //senHal_pContSenModesRegsArray[23][3] 2 70001390			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[24][0] 2 70001392			
    REG(0x0F12, 0x0461); //senHal_pContSenModesRegsArray[24][1] 2 70001394			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[24][2] 2 70001396			
    REG(0x0F12, 0x029F); //senHal_pContSenModesRegsArray[24][3] 2 70001398			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[25][0] 2 7000139A			
    REG(0x0F12, 0x063C); //senHal_pContSenModesRegsArray[25][1] 2 7000139C			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[25][2] 2 7000139E			
    REG(0x0F12, 0x0399); //senHal_pContSenModesRegsArray[25][3] 2 700013A0			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[26][0] 2 700013A2			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[26][1] 2 700013A4			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[26][2] 2 700013A6			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[26][3] 2 700013A8			
    REG(0x0F12, 0x01D0); //senHal_pContSenModesRegsArray[27][0] 2 700013AA			
    REG(0x0F12, 0x01D0); //senHal_pContSenModesRegsArray[27][1] 2 700013AC			
    REG(0x0F12, 0x00EF); //senHal_pContSenModesRegsArray[27][2] 2 700013AE			
    REG(0x0F12, 0x00EF); //senHal_pContSenModesRegsArray[27][3] 2 700013B0			
    REG(0x0F12, 0x020C); //senHal_pContSenModesRegsArray[28][0] 2 700013B2			
    REG(0x0F12, 0x024B); //senHal_pContSenModesRegsArray[28][1] 2 700013B4			
    REG(0x0F12, 0x012B); //senHal_pContSenModesRegsArray[28][2] 2 700013B6			
    REG(0x0F12, 0x016A); //senHal_pContSenModesRegsArray[28][3] 2 700013B8			
    REG(0x0F12, 0x039F); //senHal_pContSenModesRegsArray[29][0] 2 700013BA			
    REG(0x0F12, 0x045E); //senHal_pContSenModesRegsArray[29][1] 2 700013BC			
    REG(0x0F12, 0x01DD); //senHal_pContSenModesRegsArray[29][2] 2 700013BE			
    REG(0x0F12, 0x029C); //senHal_pContSenModesRegsArray[29][3] 2 700013C0			
    REG(0x0F12, 0x041A); //senHal_pContSenModesRegsArray[30][0] 2 700013C2			
    REG(0x0F12, 0x04A6); //senHal_pContSenModesRegsArray[30][1] 2 700013C4			
    REG(0x0F12, 0x0258); //senHal_pContSenModesRegsArray[30][2] 2 700013C6			
    REG(0x0F12, 0x02E4); //senHal_pContSenModesRegsArray[30][3] 2 700013C8			
    REG(0x0F12, 0x062D); //senHal_pContSenModesRegsArray[31][0] 2 700013CA			
    REG(0x0F12, 0x0639); //senHal_pContSenModesRegsArray[31][1] 2 700013CC			
    REG(0x0F12, 0x038A); //senHal_pContSenModesRegsArray[31][2] 2 700013CE			
    REG(0x0F12, 0x0396); //senHal_pContSenModesRegsArray[31][3] 2 700013D0			
    REG(0x0F12, 0x0669); //senHal_pContSenModesRegsArray[32][0] 2 700013D2			
    REG(0x0F12, 0x06B4); //senHal_pContSenModesRegsArray[32][1] 2 700013D4			
    REG(0x0F12, 0x03C6); //senHal_pContSenModesRegsArray[32][2] 2 700013D6			
    REG(0x0F12, 0x0411); //senHal_pContSenModesRegsArray[32][3] 2 700013D8			
    REG(0x0F12, 0x087C); //senHal_pContSenModesRegsArray[33][0] 2 700013DA			
    REG(0x0F12, 0x08C7); //senHal_pContSenModesRegsArray[33][1] 2 700013DC			
    REG(0x0F12, 0x04F8); //senHal_pContSenModesRegsArray[33][2] 2 700013DE			
    REG(0x0F12, 0x0543); //senHal_pContSenModesRegsArray[33][3] 2 700013E0			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[34][0] 2 700013E2			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[34][1] 2 700013E4			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[34][2] 2 700013E6			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[34][3] 2 700013E8			
    REG(0x0F12, 0x01D0); //senHal_pContSenModesRegsArray[35][0] 2 700013EA			
    REG(0x0F12, 0x01D0); //senHal_pContSenModesRegsArray[35][1] 2 700013EC			
    REG(0x0F12, 0x00EF); //senHal_pContSenModesRegsArray[35][2] 2 700013EE			
    REG(0x0F12, 0x00EF); //senHal_pContSenModesRegsArray[35][3] 2 700013F0			
    REG(0x0F12, 0x020F); //senHal_pContSenModesRegsArray[36][0] 2 700013F2			
    REG(0x0F12, 0x024E); //senHal_pContSenModesRegsArray[36][1] 2 700013F4			
    REG(0x0F12, 0x012E); //senHal_pContSenModesRegsArray[36][2] 2 700013F6			
    REG(0x0F12, 0x016D); //senHal_pContSenModesRegsArray[36][3] 2 700013F8			
    REG(0x0F12, 0x039F); //senHal_pContSenModesRegsArray[37][0] 2 700013FA			
    REG(0x0F12, 0x045E); //senHal_pContSenModesRegsArray[37][1] 2 700013FC			
    REG(0x0F12, 0x01DD); //senHal_pContSenModesRegsArray[37][2] 2 700013FE			
    REG(0x0F12, 0x029C); //senHal_pContSenModesRegsArray[37][3] 2 70001400			
    REG(0x0F12, 0x041D); //senHal_pContSenModesRegsArray[38][0] 2 70001402			
    REG(0x0F12, 0x04A9); //senHal_pContSenModesRegsArray[38][1] 2 70001404			
    REG(0x0F12, 0x025B); //senHal_pContSenModesRegsArray[38][2] 2 70001406			
    REG(0x0F12, 0x02E7); //senHal_pContSenModesRegsArray[38][3] 2 70001408			
    REG(0x0F12, 0x062D); //senHal_pContSenModesRegsArray[39][0] 2 7000140A			
    REG(0x0F12, 0x0639); //senHal_pContSenModesRegsArray[39][1] 2 7000140C			
    REG(0x0F12, 0x038A); //senHal_pContSenModesRegsArray[39][2] 2 7000140E			
    REG(0x0F12, 0x0396); //senHal_pContSenModesRegsArray[39][3] 2 70001410			
    REG(0x0F12, 0x066C); //senHal_pContSenModesRegsArray[40][0] 2 70001412			
    REG(0x0F12, 0x06B7); //senHal_pContSenModesRegsArray[40][1] 2 70001414			
    REG(0x0F12, 0x03C9); //senHal_pContSenModesRegsArray[40][2] 2 70001416			
    REG(0x0F12, 0x0414); //senHal_pContSenModesRegsArray[40][3] 2 70001418			
    REG(0x0F12, 0x087C); //senHal_pContSenModesRegsArray[41][0] 2 7000141A			
    REG(0x0F12, 0x08C7); //senHal_pContSenModesRegsArray[41][1] 2 7000141C			
    REG(0x0F12, 0x04F8); //senHal_pContSenModesRegsArray[41][2] 2 7000141E			
    REG(0x0F12, 0x0543); //senHal_pContSenModesRegsArray[41][3] 2 70001420			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[42][0] 2 70001422			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[42][1] 2 70001424			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[42][2] 2 70001426			
    REG(0x0F12, 0x0040); //senHal_pContSenModesRegsArray[42][3] 2 70001428			
    REG(0x0F12, 0x01D0); //senHal_pContSenModesRegsArray[43][0] 2 7000142A			
    REG(0x0F12, 0x01D0); //senHal_pContSenModesRegsArray[43][1] 2 7000142C			
    REG(0x0F12, 0x00EF); //senHal_pContSenModesRegsArray[43][2] 2 7000142E			
    REG(0x0F12, 0x00EF); //senHal_pContSenModesRegsArray[43][3] 2 70001430			
    REG(0x0F12, 0x020F); //senHal_pContSenModesRegsArray[44][0] 2 70001432			
    REG(0x0F12, 0x024E); //senHal_pContSenModesRegsArray[44][1] 2 70001434			
    REG(0x0F12, 0x012E); //senHal_pContSenModesRegsArray[44][2] 2 70001436			
    REG(0x0F12, 0x016D); //senHal_pContSenModesRegsArray[44][3] 2 70001438			
    REG(0x0F12, 0x039F); //senHal_pContSenModesRegsArray[45][0] 2 7000143A			
    REG(0x0F12, 0x045E); //senHal_pContSenModesRegsArray[45][1] 2 7000143C			
    REG(0x0F12, 0x01DD); //senHal_pContSenModesRegsArray[45][2] 2 7000143E			
    REG(0x0F12, 0x029C); //senHal_pContSenModesRegsArray[45][3] 2 70001440			
    REG(0x0F12, 0x041D); //senHal_pContSenModesRegsArray[46][0] 2 70001442			
    REG(0x0F12, 0x04A9); //senHal_pContSenModesRegsArray[46][1] 2 70001444			
    REG(0x0F12, 0x025B); //senHal_pContSenModesRegsArray[46][2] 2 70001446			
    REG(0x0F12, 0x02E7); //senHal_pContSenModesRegsArray[46][3] 2 70001448			
    REG(0x0F12, 0x062D); //senHal_pContSenModesRegsArray[47][0] 2 7000144A			
    REG(0x0F12, 0x0639); //senHal_pContSenModesRegsArray[47][1] 2 7000144C			
    REG(0x0F12, 0x038A); //senHal_pContSenModesRegsArray[47][2] 2 7000144E			
    REG(0x0F12, 0x0396); //senHal_pContSenModesRegsArray[47][3] 2 70001450			
    REG(0x0F12, 0x066C); //senHal_pContSenModesRegsArray[48][0] 2 70001452			
    REG(0x0F12, 0x06B7); //senHal_pContSenModesRegsArray[48][1] 2 70001454			
    REG(0x0F12, 0x03C9); //senHal_pContSenModesRegsArray[48][2] 2 70001456			
    REG(0x0F12, 0x0414); //senHal_pContSenModesRegsArray[48][3] 2 70001458			
    REG(0x0F12, 0x087C); //senHal_pContSenModesRegsArray[49][0] 2 7000145A			
    REG(0x0F12, 0x08C7); //senHal_pContSenModesRegsArray[49][1] 2 7000145C			
    REG(0x0F12, 0x04F8); //senHal_pContSenModesRegsArray[49][2] 2 7000145E			
    REG(0x0F12, 0x0543); //senHal_pContSenModesRegsArray[49][3] 2 70001460			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[50][0] 2 70001462			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[50][1] 2 70001464			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[50][2] 2 70001466			
    REG(0x0F12, 0x003D); //senHal_pContSenModesRegsArray[50][3] 2 70001468			
    REG(0x0F12, 0x01D2); //senHal_pContSenModesRegsArray[51][0] 2 7000146A			
    REG(0x0F12, 0x01D2); //senHal_pContSenModesRegsArray[51][1] 2 7000146C			
    REG(0x0F12, 0x00F1); //senHal_pContSenModesRegsArray[51][2] 2 7000146E			
    REG(0x0F12, 0x00F1); //senHal_pContSenModesRegsArray[51][3] 2 70001470			
    REG(0x0F12, 0x020C); //senHal_pContSenModesRegsArray[52][0] 2 70001472			
    REG(0x0F12, 0x024B); //senHal_pContSenModesRegsArray[52][1] 2 70001474			
    REG(0x0F12, 0x012B); //senHal_pContSenModesRegsArray[52][2] 2 70001476			
    REG(0x0F12, 0x016A); //senHal_pContSenModesRegsArray[52][3] 2 70001478			
    REG(0x0F12, 0x03A1); //senHal_pContSenModesRegsArray[53][0] 2 7000147A			
    REG(0x0F12, 0x0460); //senHal_pContSenModesRegsArray[53][1] 2 7000147C			
    REG(0x0F12, 0x01DF); //senHal_pContSenModesRegsArray[53][2] 2 7000147E			
    REG(0x0F12, 0x029E); //senHal_pContSenModesRegsArray[53][3] 2 70001480			
    REG(0x0F12, 0x041A); //senHal_pContSenModesRegsArray[54][0] 2 70001482			
    REG(0x0F12, 0x04A6); //senHal_pContSenModesRegsArray[54][1] 2 70001484			
    REG(0x0F12, 0x0258); //senHal_pContSenModesRegsArray[54][2] 2 70001486			
    REG(0x0F12, 0x02E4); //senHal_pContSenModesRegsArray[54][3] 2 70001488			
    REG(0x0F12, 0x062F); //senHal_pContSenModesRegsArray[55][0] 2 7000148A			
    REG(0x0F12, 0x063B); //senHal_pContSenModesRegsArray[55][1] 2 7000148C			
    REG(0x0F12, 0x038C); //senHal_pContSenModesRegsArray[55][2] 2 7000148E			
    REG(0x0F12, 0x0398); //senHal_pContSenModesRegsArray[55][3] 2 70001490			
    REG(0x0F12, 0x0669); //senHal_pContSenModesRegsArray[56][0] 2 70001492			
    REG(0x0F12, 0x06B4); //senHal_pContSenModesRegsArray[56][1] 2 70001494			
    REG(0x0F12, 0x03C6); //senHal_pContSenModesRegsArray[56][2] 2 70001496			
    REG(0x0F12, 0x0411); //senHal_pContSenModesRegsArray[56][3] 2 70001498			
    REG(0x0F12, 0x087E); //senHal_pContSenModesRegsArray[57][0] 2 7000149A			
    REG(0x0F12, 0x08C9); //senHal_pContSenModesRegsArray[57][1] 2 7000149C			
    REG(0x0F12, 0x04FA); //senHal_pContSenModesRegsArray[57][2] 2 7000149E			
    REG(0x0F12, 0x0545); //senHal_pContSenModesRegsArray[57][3] 2 700014A0			
    REG(0x0F12, 0x03A2); //senHal_pContSenModesRegsArray[58][0] 2 700014A2			
    REG(0x0F12, 0x01D3); //senHal_pContSenModesRegsArray[58][1] 2 700014A4			
    REG(0x0F12, 0x01E0); //senHal_pContSenModesRegsArray[58][2] 2 700014A6			
    REG(0x0F12, 0x00F2); //senHal_pContSenModesRegsArray[58][3] 2 700014A8			
    REG(0x0F12, 0x03AF); //senHal_pContSenModesRegsArray[59][0] 2 700014AA			
    REG(0x0F12, 0x01E0); //senHal_pContSenModesRegsArray[59][1] 2 700014AC			
    REG(0x0F12, 0x01ED); //senHal_pContSenModesRegsArray[59][2] 2 700014AE			
    REG(0x0F12, 0x00FF); //senHal_pContSenModesRegsArray[59][3] 2 700014B0			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[60][0] 2 700014B2			
    REG(0x0F12, 0x0461); //senHal_pContSenModesRegsArray[60][1] 2 700014B4			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[60][2] 2 700014B6			
    REG(0x0F12, 0x029F); //senHal_pContSenModesRegsArray[60][3] 2 700014B8			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[61][0] 2 700014BA			
    REG(0x0F12, 0x046E); //senHal_pContSenModesRegsArray[61][1] 2 700014BC			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[61][2] 2 700014BE			
    REG(0x0F12, 0x02AC); //senHal_pContSenModesRegsArray[61][3] 2 700014C0			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[62][0] 2 700014C2			
    REG(0x0F12, 0x063C); //senHal_pContSenModesRegsArray[62][1] 2 700014C4			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[62][2] 2 700014C6			
    REG(0x0F12, 0x0399); //senHal_pContSenModesRegsArray[62][3] 2 700014C8			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[63][0] 2 700014CA			
    REG(0x0F12, 0x0649); //senHal_pContSenModesRegsArray[63][1] 2 700014CC			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[63][2] 2 700014CE			
    REG(0x0F12, 0x03A6); //senHal_pContSenModesRegsArray[63][3] 2 700014D0			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[64][0] 2 700014D2			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[64][1] 2 700014D4			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[64][2] 2 700014D6			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[64][3] 2 700014D8			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[65][0] 2 700014DA			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[65][1] 2 700014DC			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[65][2] 2 700014DE			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[65][3] 2 700014E0			
    REG(0x0F12, 0x03AA); //senHal_pContSenModesRegsArray[66][0] 2 700014E2			
    REG(0x0F12, 0x01DB); //senHal_pContSenModesRegsArray[66][1] 2 700014E4			
    REG(0x0F12, 0x01E8); //senHal_pContSenModesRegsArray[66][2] 2 700014E6			
    REG(0x0F12, 0x00FA); //senHal_pContSenModesRegsArray[66][3] 2 700014E8			
    REG(0x0F12, 0x03B7); //senHal_pContSenModesRegsArray[67][0] 2 700014EA			
    REG(0x0F12, 0x01E8); //senHal_pContSenModesRegsArray[67][1] 2 700014EC			
    REG(0x0F12, 0x01F5); //senHal_pContSenModesRegsArray[67][2] 2 700014EE			
    REG(0x0F12, 0x0107); //senHal_pContSenModesRegsArray[67][3] 2 700014F0			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[68][0] 2 700014F2			
    REG(0x0F12, 0x0469); //senHal_pContSenModesRegsArray[68][1] 2 700014F4			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[68][2] 2 700014F6			
    REG(0x0F12, 0x02A7); //senHal_pContSenModesRegsArray[68][3] 2 700014F8			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[69][0] 2 700014FA			
    REG(0x0F12, 0x0476); //senHal_pContSenModesRegsArray[69][1] 2 700014FC			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[69][2] 2 700014FE			
    REG(0x0F12, 0x02B4); //senHal_pContSenModesRegsArray[69][3] 2 70001500			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[70][0] 2 70001502			
    REG(0x0F12, 0x0644); //senHal_pContSenModesRegsArray[70][1] 2 70001504			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[70][2] 2 70001506			
    REG(0x0F12, 0x03A1); //senHal_pContSenModesRegsArray[70][3] 2 70001508			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[71][0] 2 7000150A			
    REG(0x0F12, 0x0651); //senHal_pContSenModesRegsArray[71][1] 2 7000150C			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[71][2] 2 7000150E			
    REG(0x0F12, 0x03AE); //senHal_pContSenModesRegsArray[71][3] 2 70001510			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[72][0] 2 70001512			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[72][1] 2 70001514			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[72][2] 2 70001516			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[72][3] 2 70001518			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[73][0] 2 7000151A			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[73][1] 2 7000151C			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[73][2] 2 7000151E			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[73][3] 2 70001520			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[74][0] 2 70001522			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[74][1] 2 70001524			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[74][2] 2 70001526			
    REG(0x0F12, 0x0001); //senHal_pContSenModesRegsArray[74][3] 2 70001528			
    REG(0x0F12, 0x000F); //senHal_pContSenModesRegsArray[75][0] 2 7000152A			
    REG(0x0F12, 0x000F); //senHal_pContSenModesRegsArray[75][1] 2 7000152C			
    REG(0x0F12, 0x000F); //senHal_pContSenModesRegsArray[75][2] 2 7000152E			
    REG(0x0F12, 0x000F); //senHal_pContSenModesRegsArray[75][3] 2 70001530			
    REG(0x0F12, 0x05AD); //senHal_pContSenModesRegsArray[76][0] 2 70001532			
    REG(0x0F12, 0x03DE); //senHal_pContSenModesRegsArray[76][1] 2 70001534			
    REG(0x0F12, 0x030A); //senHal_pContSenModesRegsArray[76][2] 2 70001536			
    REG(0x0F12, 0x021C); //senHal_pContSenModesRegsArray[76][3] 2 70001538			
    REG(0x0F12, 0x062F); //senHal_pContSenModesRegsArray[77][0] 2 7000153A			
    REG(0x0F12, 0x0460); //senHal_pContSenModesRegsArray[77][1] 2 7000153C			
    REG(0x0F12, 0x038C); //senHal_pContSenModesRegsArray[77][2] 2 7000153E			
    REG(0x0F12, 0x029E); //senHal_pContSenModesRegsArray[77][3] 2 70001540			
    REG(0x0F12, 0x07FC); //senHal_pContSenModesRegsArray[78][0] 2 70001542			
    REG(0x0F12, 0x0847); //senHal_pContSenModesRegsArray[78][1] 2 70001544			
    REG(0x0F12, 0x0478); //senHal_pContSenModesRegsArray[78][2] 2 70001546			
    REG(0x0F12, 0x04C3); //senHal_pContSenModesRegsArray[78][3] 2 70001548			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[79][0] 2 7000154A			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[79][1] 2 7000154C			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[79][2] 2 7000154E			
    REG(0x0F12, 0x0000); //senHal_pContSenModesRegsArray[79][3] 2 70001550			
    																																													
    																																													
    //=======================================================================================
    //=======================================================================================
    //#Analog Setting END																																			
    //=======================================================================================
    REG(0x002A, 0x01D4);																												
    REG(0x0F12, 0x0000); //#REG_TC_IPRM_AuxGpios : 0 - no Flash																   
    REG(0x002A, 0x01DE);																												
    REG(0x0F12, 0x0003); //#REG_TC_IPRM_CM_Init_AfModeType : 3 - AFD_VCM_I2C													   
    REG(0x0F12, 0x0000); //#REG_TC_IPRM_CM_Init_PwmConfig1 : 0 - no PWM														   
    REG(0x002A, 0x01E4);																												
    REG(0x0F12, 0x0000); //#REG_TC_IPRM_CM_Init_GpioConfig1 : 0 - no GPIO 													   
    REG(0x002A, 0x01E8);																												
    REG(0x0F12, 0x200C); //#REG_TC_IPRM_CM_Init_Mi2cBits : MSCL - GPIO1 MSDA - GPIO2 Device ID (0C)
    REG(0x0F12, 0x0190); //#REG_TC_IPRM_CM_Init_Mi2cRateKhz : MI2C Speed - 400KHz
    ////============================== ==============================											   
    //// AF Parameter setting																								
    ////============================================================ 											   
    //// AF Window Settings																									
    REG(0x002A, 0x025A);																			
    REG(0x0F12, 0x0100); //#REG_TC_AF_FstWinStartX										   
    REG(0x0F12, 0x00E3); //#REG_TC_AF_FstWinStartY										   
    REG(0x0F12, 0x0200); //#REG_TC_AF_FstWinSizeX 										   
    REG(0x0F12, 0x0238); //#REG_TC_AF_FstWinSizeY 										   
    REG(0x0F12, 0x018C); //#REG_TC_AF_ScndWinStartX										   
    REG(0x0F12, 0x0166); //#REG_TC_AF_ScndWinStartY										   
    REG(0x0F12, 0x00E6); //#REG_TC_AF_ScndWinSizeX										   
    REG(0x0F12, 0x0132); //#REG_TC_AF_ScndWinSizeY										   
    REG(0x0F12, 0x0001); //#REG_TC_AF_WinSizesUpdated 									   
    //// AF Setot Settings																									
    REG(0x002A, 0x0586);																			
    REG(0x0F12, 0x00FF); //#skl_af_StatOvlpExpFactor										   
    //// AF Scene Settings																									
    REG(0x002A, 0x115E);																			
    REG(0x0F12, 0x0003); //#af_scene_usSaturatedScene 									   
    //// AF Fine Search Settings 																						
    REG(0x002A, 0x10D4);																			
    REG(0x0F12, 0x1000); //#FineSearch Disable //#af_search_usSingleAfFlags
    REG(0x002A, 0x10DE);																
    REG(0x0F12, 0x0004); //#af_search_usFinePeakCount 						   
    REG(0x002A, 0x106C);																
    REG(0x0F12, 0x0202); //#af_pos_usFineStepNumSize							   
    //// AF Peak Threshold Setting																		  
    REG(0x002A, 0x10CA); //#af_search_usPeakThr								   
    REG(0x0F12, 0x00C0);																
    //// AF Default Position 																					
    REG(0x002A, 0x1060);																
    REG(0x0F12, 0x0000);//#af_pos_usHomePos									   
    REG(0x0F12, 0x783C);//#af_pos_usLowConfPos								   
    //// AF LowConfThr Setting																				
    REG(0x002A, 0x10F4); //#LowEdgeBoth GRAD									   
    REG(0x0F12, 0x0280);																
    REG(0x002A, 0x1100); //#LowLight HPF										   
    REG(0x0F12, 0x03A0);																
    REG(0x0F12, 0x0320);																
    REG(0x002A, 0x1134);																
    REG(0x0F12, 0x0030); //#af_stat_usMinStatVal								   
    //// AF low Br Th																									
    REG(0x002A, 0x1154);//#normBrThr											   
    REG(0x0F12, 0x0060);																
    //// AF Ploicy																										
    REG(0x002A, 0x10E2);																
    REG(0x0F12, 0x0000); //#af_search_usCapturePolicy: Focus_Priority, 0002 : Shutter_Priority_Fixed, 0001 : Shutter_Priority_Last_BFP 0000: Shutter_Priority_Current
    REG(0x002A, 0x1072);																							
    REG(0x0F12, 0x003C); //#af_pos_usCaptureFixedPos//#0x0008 				
    //// AF Lens Position Table Settings 																						
    REG(0x002A, 0x1074);																							
    REG(0x0F12, 0x0010); //#af_pos_usTableLastInd//#16 Steps 091222	   
    REG(0x0F12, 0x003C); //#af_pos_usTable_0_//#af_pos_usTable				
    REG(0x0F12, 0x003F); //#af_pos_usTable_1_ 					
    REG(0x0F12, 0x0042); //#af_pos_usTable_2_ 					
    REG(0x0F12, 0x0045); //#af_pos_usTable_3_ 					
    REG(0x0F12, 0x0048); //#af_pos_usTable_4_ 					
    REG(0x0F12, 0x004B); //#af_pos_usTable_5_ 					
    REG(0x0F12, 0x004E); //#af_pos_usTable_6_ 					
    REG(0x0F12, 0x0051); //#af_pos_usTable_7_ 					
    REG(0x0F12, 0x0054); //#af_pos_usTable_8_ 					
    REG(0x0F12, 0x0057); //#af_pos_usTable_9_ 					
    REG(0x0F12, 0x005A); //#af_pos_usTable_10_					
    REG(0x0F12, 0x005E); //#af_pos_usTable_11_					
    REG(0x0F12, 0x0061); //#af_pos_usTable_12_					
    REG(0x0F12, 0x0064); //#af_pos_usTable_13_					
    REG(0x0F12, 0x0068); //#af_pos_usTable_14_					
    REG(0x0F12, 0x006C); //#af_pos_usTable_15_					
    REG(0x0F12, 0x0078); //#af_pos_usTable_16_					
    REG(0x002A, 0x0252);																
    REG(0x0F12, 0x0003); //#init												
    //============================================================				   
    // ISP-FE Setting																									
    //============================================================				   
    REG(0x002A, 0x158A);																
    REG(0x0F12, 0xEAF0);																
    REG(0x002A, 0x15C6);																
    REG(0x0F12, 0x0020);																
    REG(0x0F12, 0x0060);																
    REG(0x002A, 0x15BC);																
    REG(0x0F12, 0x0200); // added by Shy. 							
    //Analog Offset for MSM																						
    REG(0x002A, 0x1608);																
    REG(0x0F12, 0x0100); // #gisp_msm_sAnalogOffset[0]   
    REG(0x0F12, 0x0100); // #gisp_msm_sAnalogOffset[1]   
    REG(0x0F12, 0x0100); // #gisp_msm_sAnalogOffset[2]   
    REG(0x0F12, 0x0100); // #gisp_msm_sAnalogOffset[3]   
    //=================================================================================================															   
    //#ISP-FE Setting END																																								
    //=================================================================================================															   
    //=================================================================================================															   
    //#Frame rate setting																																								
    //=================================================================================================															   
    //#How to set																																												
    //#1. Exposure value 																																								
    //#dec2hex((1 / (frame rate you want(ms))) * 100d * 4d)																											   
    //#2. Analog Digital gain																																						
    //#dec2hex((Analog gain you want) * 256d) 																											   
    //=================================================================================================															   
    //Set preview exposure time																																					
    REG(0x002A, 0x0530);																																	
    REG(0x0F12, 0x1A0A); //#lt_uMaxExp1 60ms																									   
    REG(0x002A, 0x0534);																																	
    REG(0x0F12, 0x6590); //#lt_uMaxExp2 65ms																									   
    REG(0x002A, 0x167C);																																	
    REG(0x0F12, 0x8CA0); //#evt1_lt_uMaxExp3 90ms 																							   
    REG(0x002A, 0x1680);																																	
    REG(0x0F12, 0x3880); //0xABE0); //#evt1_lt_uMaxExp4 110ms   																   
    REG(0x0F12, 0x0001);	//SANDY oppo dengnanwei noight mode 	  20110927																   
    																																																		
    // Set capture exposure time 																																				
    REG(0x002A, 0x0538);																																	
    REG(0x0F12, 0x1A0A); //#lt_uCapMaxExp1 60ms																								   
    REG(0x002A, 0x053C);																																	
    REG(0x0F12, 0x6590); //#lt_uCapMaxExp2 65ms																								   
    REG(0x002A, 0x1684);																																	
    REG(0x0F12, 0x8CA0); //#evt1_lt_uCapMaxExp3 90ms																							   
    REG(0x002A, 0x1688);																																	
    REG(0x0F12, 0x3880); //0xABE0); //#evt1_lt_uCapMaxExp4 110ms	    																	   
    REG(0x0F12, 0x0001); //SANDY oppo dengnanwei	noight mode   20110927																	   
    																																																		
    //Set gain																																													
    REG(0x002A, 0x0540);																																	
    REG(0x0F12, 0x01B3); //#lt_uMaxAnGain1																									   
    REG(0x0F12, 0x01D0); //#lt_uMaxAnGain2																									   
    REG(0x002A, 0x168C);																																	
    REG(0x0F12, 0x02D0); //#evt1_lt_uMaxAnGain3																								   
    REG(0x0F12, 0x0800); //#evt1_lt_uMaxAnGain4																								   
    REG(0x002A, 0x0544);																																	
    REG(0x0F12, 0x0100); //#lt_uMaxDigGain																									   
    REG(0x0F12, 0x8000); //0x0800); //#lt_uMaxTotGain    TotGain  																   
    REG(0x002A, 0x1694);																																	
    REG(0x0F12, 0x0001);																																	
    REG(0x002A, 0x021A);																																	
    REG(0x0F12, 0x0000);	//MBR off// 																										   
    																																																		
    																																																		
    //================================================================================================																   
    // SET AE																																														
    //================================================================================================																   
    // AE target 																																												
    																																																		
    REG(0x002A, 0x0F70);																																	
    REG(0x0F12, 0x0042);	////002C //#TVAR_ae_BrAve 091222																					   
    //AE variation																																											
    REG(0x002A, 0x051A);																																	
    REG(0x0F12, 0x0111); //lt_uLimitHigh																										   
    REG(0x0F12, 0x00F0); //lt_uLimitLow																										   
    // AE mode																																													
    REG(0x002A, 0x0F76);																																	
    REG(0x0F12, 0x000F); //Disable illumination & contrast   // #ae_StatMode																	   
    // AE weight 																																												
    REG(0x002A, 0x0F7E);																																	
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_0_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_1_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_2_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_3_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_4_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_5_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_6_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_7_																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_8_																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_9_																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_10																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_11																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_12																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_13																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_14																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_15																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_16																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_17																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_18																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_19																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_20																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_21																								   
    REG(0x0F12, 0x0303); // #ae_WeightTbl_16_22																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_23																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_24																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_25																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_26																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_27																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_28																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_29																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_30																								   
    REG(0x0F12, 0x0101); // #ae_WeightTbl_16_31																								   
    																																																		
    //================================================================================================																   
    // SET FLICKER																																											
    //================================================================================================																   
    REG(0x002A, 0x0C18);																																	
    REG(0x0F12, 0x0000); // 0001: 60Hz start auto / 0000: 50Hz start auto 																	   
    REG(0x002A, 0x04D2);																																	
    REG(0x0F12, 0x067F);																																	
    																																																		
    //================================================================================================																   
    // SET GAS																																													
    //================================================================================================																   
    // GAS alpha 																																												
    // R,0xGr,0xGb,0xB per light source																																	  
    																																																		
    REG(0x002A, 0x06CE);																																	
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[0] // Horizon																					   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[1] 																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[2] 																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[3] 																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[4] // IncandA																					   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[4] // IncandA																					   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[5] 																							   
    REG(0x0F12, 0x00C0); // #TVAR_ash_GASAlpha[6] 																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[8] // WW																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[9] 																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[10]																							   
    REG(0x0F12, 0x00E0); // #TVAR_ash_GASAlpha[11]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[12]// CWF																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[13]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[14]																							   
    REG(0x0F12, 0x00E0); // #TVAR_ash_GASAlpha[15]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[16]// D50																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[17]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[18]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[19]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[20]// D65																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[21]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[22]																							   
    REG(0x0F12, 0x00E0); // #TVAR_ash_GASAlpha[23]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[24]// D75																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[25]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[26]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASAlpha[27]																							   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASOutdoorAlpha[0] // Outdoor																			   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASOutdoorAlpha[1]																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASOutdoorAlpha[2]																						   
    REG(0x0F12, 0x0100); // #TVAR_ash_GASOutdoorAlpha[3]																						   
    // GAS beta																																													
    REG(0x0F12, 0x0000); // #ash_GASBeta[0]// Horizon 																						   
    REG(0x0F12, 0x0000); // #ash_GASBeta[1]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[2]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[3]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[4]// IncandA 																						   
    REG(0x0F12, 0x0000); // #ash_GASBeta[5]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[6]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[7]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[8]// WW																								   
    REG(0x0F12, 0x0000); // #ash_GASBeta[9]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[10]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[11]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[12] // CWF																							   
    REG(0x0F12, 0x0000); // #ash_GASBeta[13]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[14]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[15]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[16] // D50																							   
    REG(0x0F12, 0x0000); // #ash_GASBeta[17]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[18]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[19]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[20] // D65																							   
    REG(0x0F12, 0x0000); // #ash_GASBeta[21]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[22]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[23]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[24] // D75																							   
    REG(0x0F12, 0x0000); // #ash_GASBeta[25]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[26]																									   
    REG(0x0F12, 0x0000); // #ash_GASBeta[27]																									   
    REG(0x0F12, 0x0000); // #ash_GASOutdoorBeta[0] // Outdoor 																				   
    REG(0x0F12, 0x0000); // #ash_GASOutdoorBeta[1]																							   
    REG(0x0F12, 0x0000); // #ash_GASOutdoorBeta[2]																							   
    REG(0x0F12, 0x0000); // #ash_GASOutdoorBeta[3]																							   
    REG(0x002A, 0x06B4);																																	
    REG(0x0F12, 0x0000); // #wbt_bUseOutdoorASH ON:1 OFF:0																					   
    // Parabloic function																																								
    REG(0x002A, 0x075A);																																	
    REG(0x0F12, 0x0000); // #ash_bParabolicEstimation 																						   
    REG(0x0F12, 0x0400); // #ash_uParabolicCenterX																							   
    REG(0x0F12, 0x0300); // #ash_uParabolicCenterY																							   
    REG(0x0F12, 0x0010); // #ash_uParabolicScalingA																							   
    REG(0x0F12, 0x0011); // #ash_uParabolicScalingB																							   
    //ash_CGrasAlphas																																										
    REG(0x002A, 0x06C6);																																	
    REG(0x0F12, 0x0100);	//ash_CGrasAlphas[0]																								   
    REG(0x0F12, 0x0100);	//ash_CGrasAlphas[1]																								   
    REG(0x0F12, 0x0100);	//ash_CGrasAlphas[2]																								   
    REG(0x0F12, 0x0100);	//ash_CGrasAlphas[3]																								   
    REG(0x002A, 0x0E3C);																																	
    REG(0x0F12, 0x00C0); //#awbb_Alpha_Comp_Mode																								   
    REG(0x002A, 0x074E);																																	
    REG(0x0F12, 0x0000); //#ash_bLumaMode //use Beta : 0001 not use Beta : 0000																   
    // GAS LUT start address // 7000_347C																																  
    REG(0x002A, 0x0754);																																	
    REG(0x0F12, 0x347C);																																	
    REG(0x0F12, 0x7000);																																	
    // GAS LUT																																													
    REG(0x002A, 0x347C);																																	
    REG(0x0F12, 0x01A7); // #TVAR_ash_pGAS[0] 																								   
    REG(0x0F12, 0x016B); // #TVAR_ash_pGAS[1] 																								   
    REG(0x0F12, 0x0138); // #TVAR_ash_pGAS[2] 																								   
    REG(0x0F12, 0x010E); // #TVAR_ash_pGAS[3] 																								   
    REG(0x0F12, 0x00EB); // #TVAR_ash_pGAS[4] 																								   
    REG(0x0F12, 0x00D4); // #TVAR_ash_pGAS[5] 																								   
    REG(0x0F12, 0x00C6); // #TVAR_ash_pGAS[6] 																								   
    REG(0x0F12, 0x00CD); // #TVAR_ash_pGAS[7] 																								   
    REG(0x0F12, 0x00E2); // #TVAR_ash_pGAS[8] 																								   
    REG(0x0F12, 0x0107); // #TVAR_ash_pGAS[9] 																								   
    REG(0x0F12, 0x0136); // #TVAR_ash_pGAS[10]																								   
    REG(0x0F12, 0x0173); // #TVAR_ash_pGAS[11]																								   
    REG(0x0F12, 0x01A7); // #TVAR_ash_pGAS[12]																								   
    REG(0x0F12, 0x0180); // #TVAR_ash_pGAS[13]																								   
    REG(0x0F12, 0x013D); // #TVAR_ash_pGAS[14]																								   
    REG(0x0F12, 0x00FF); // #TVAR_ash_pGAS[15]																								   
    REG(0x0F12, 0x00CC); // #TVAR_ash_pGAS[16]																								   
    REG(0x0F12, 0x00A5); // #TVAR_ash_pGAS[17]																								   
    REG(0x0F12, 0x008D); // #TVAR_ash_pGAS[18]																								   
    REG(0x0F12, 0x0084); // #TVAR_ash_pGAS[19]																								   
    REG(0x0F12, 0x008C); // #TVAR_ash_pGAS[20]																								   
    REG(0x0F12, 0x00A4); // #TVAR_ash_pGAS[21]																								   
    REG(0x0F12, 0x00CC); // #TVAR_ash_pGAS[22]																								   
    REG(0x0F12, 0x0100); // #TVAR_ash_pGAS[23]																								   
    REG(0x0F12, 0x0145); // #TVAR_ash_pGAS[24]																								   
    REG(0x0F12, 0x0189); // #TVAR_ash_pGAS[25]																								   
    REG(0x0F12, 0x014F); // #TVAR_ash_pGAS[26]																								   
    REG(0x0F12, 0x010F); // #TVAR_ash_pGAS[27]																								   
    REG(0x0F12, 0x00C9); // #TVAR_ash_pGAS[28]																								   
    REG(0x0F12, 0x0094); // #TVAR_ash_pGAS[29]																								   
    REG(0x0F12, 0x0069); // #TVAR_ash_pGAS[30]																								   
    REG(0x0F12, 0x004F); // #TVAR_ash_pGAS[31]																								   
    REG(0x0F12, 0x0043); // #TVAR_ash_pGAS[32]																								   
    REG(0x0F12, 0x004B); // #TVAR_ash_pGAS[33]																								   
    REG(0x0F12, 0x0067); // #TVAR_ash_pGAS[34]																								   
    REG(0x0F12, 0x0092); // #TVAR_ash_pGAS[35]																								   
    REG(0x0F12, 0x00D0); // #TVAR_ash_pGAS[36]																								   
    REG(0x0F12, 0x011D); // #TVAR_ash_pGAS[37]																								   
    REG(0x0F12, 0x015F); // #TVAR_ash_pGAS[38]																								   
    REG(0x0F12, 0x012F); // #TVAR_ash_pGAS[39]																								   
    REG(0x0F12, 0x00EE); // #TVAR_ash_pGAS[40]																								   
    REG(0x0F12, 0x00A5); // #TVAR_ash_pGAS[41]																								   
    REG(0x0F12, 0x006A); // #TVAR_ash_pGAS[42]																								   
    REG(0x0F12, 0x003C); // #TVAR_ash_pGAS[43]																								   
    REG(0x0F12, 0x0024); // #TVAR_ash_pGAS[44]																								   
    REG(0x0F12, 0x001B); // #TVAR_ash_pGAS[45]																								   
    REG(0x0F12, 0x0024); // #TVAR_ash_pGAS[46]																								   
    REG(0x0F12, 0x003F); // #TVAR_ash_pGAS[47]																								   
    REG(0x0F12, 0x006F); // #TVAR_ash_pGAS[48]																								   
    REG(0x0F12, 0x00AE); // #TVAR_ash_pGAS[49]																								   
    REG(0x0F12, 0x00FF); // #TVAR_ash_pGAS[50]																								   
    REG(0x0F12, 0x014A); // #TVAR_ash_pGAS[51]																								   
    REG(0x0F12, 0x011D); // #TVAR_ash_pGAS[52]																								   
    REG(0x0F12, 0x00D4); // #TVAR_ash_pGAS[53]																								   
    REG(0x0F12, 0x008A); // #TVAR_ash_pGAS[54]																								   
    REG(0x0F12, 0x0050); // #TVAR_ash_pGAS[55]																								   
    REG(0x0F12, 0x0023); // #TVAR_ash_pGAS[56]																								   
    REG(0x0F12, 0x000B); // #TVAR_ash_pGAS[57]																								   
    REG(0x0F12, 0x0005); // #TVAR_ash_pGAS[58]																								   
    REG(0x0F12, 0x000F); // #TVAR_ash_pGAS[59]																								   
    REG(0x0F12, 0x0029); // #TVAR_ash_pGAS[60]																								   
    REG(0x0F12, 0x005A); // #TVAR_ash_pGAS[61]																								   
    REG(0x0F12, 0x009B); // #TVAR_ash_pGAS[62]																								   
    REG(0x0F12, 0x00EE); // #TVAR_ash_pGAS[63]																								   
    REG(0x0F12, 0x0139); // #TVAR_ash_pGAS[64]																								   
    REG(0x0F12, 0x0118); // #TVAR_ash_pGAS[65]																								   
    REG(0x0F12, 0x00D0); // #TVAR_ash_pGAS[66]																								   
    REG(0x0F12, 0x0082); // #TVAR_ash_pGAS[67]																								   
    REG(0x0F12, 0x0046); // #TVAR_ash_pGAS[68]																								   
    REG(0x0F12, 0x001C); // #TVAR_ash_pGAS[69]																								   
    REG(0x0F12, 0x0007); // #TVAR_ash_pGAS[70]																								   
    REG(0x0F12, 0x0000); // #TVAR_ash_pGAS[71]																								   
    REG(0x0F12, 0x0009); // #TVAR_ash_pGAS[72]																								   
    REG(0x0F12, 0x0026); // #TVAR_ash_pGAS[73]																								   
    REG(0x0F12, 0x0056); // #TVAR_ash_pGAS[74]																								   
    REG(0x0F12, 0x009A); // #TVAR_ash_pGAS[75]																								   
    REG(0x0F12, 0x00EF); // #TVAR_ash_pGAS[76]																								   
    REG(0x0F12, 0x013F); // #TVAR_ash_pGAS[77]																								   
    REG(0x0F12, 0x0118); // #TVAR_ash_pGAS[78]																								   
    REG(0x0F12, 0x00D8); // #TVAR_ash_pGAS[79]																								   
    REG(0x0F12, 0x008B); // #TVAR_ash_pGAS[80]																								   
    REG(0x0F12, 0x0053); // #TVAR_ash_pGAS[81]																								   
    REG(0x0F12, 0x0029); // #TVAR_ash_pGAS[82]																								   
    REG(0x0F12, 0x0012); // #TVAR_ash_pGAS[83]																								   
    REG(0x0F12, 0x000B); // #TVAR_ash_pGAS[84]																								   
    REG(0x0F12, 0x0016); // #TVAR_ash_pGAS[85]																								   
    REG(0x0F12, 0x0032); // #TVAR_ash_pGAS[86]																								   
    REG(0x0F12, 0x0065); // #TVAR_ash_pGAS[87]																								   
    REG(0x0F12, 0x00AA); // #TVAR_ash_pGAS[88]																								   
    REG(0x0F12, 0x00FD); // #TVAR_ash_pGAS[89]																								   
    REG(0x0F12, 0x014A); // #TVAR_ash_pGAS[90]																								   
    REG(0x0F12, 0x0133); // #TVAR_ash_pGAS[91]																								   
    REG(0x0F12, 0x00F0); // #TVAR_ash_pGAS[92]																								   
    REG(0x0F12, 0x00A8); // #TVAR_ash_pGAS[93]																								   
    REG(0x0F12, 0x006B); // #TVAR_ash_pGAS[94]																								   
    REG(0x0F12, 0x0045); // #TVAR_ash_pGAS[95]																								   
    REG(0x0F12, 0x002D); // #TVAR_ash_pGAS[96]																								   
    REG(0x0F12, 0x0027); // #TVAR_ash_pGAS[97]																								   
    REG(0x0F12, 0x0032); // #TVAR_ash_pGAS[98]																								   
    REG(0x0F12, 0x0051); // #TVAR_ash_pGAS[99]																								   
    REG(0x0F12, 0x0084); // #TVAR_ash_pGAS[100]																								   
    REG(0x0F12, 0x00CA); // #TVAR_ash_pGAS[101]																								   
    REG(0x0F12, 0x011D); // #TVAR_ash_pGAS[102]																								   
    REG(0x0F12, 0x0168); // #TVAR_ash_pGAS[103]																								   
    REG(0x0F12, 0x0155); // #TVAR_ash_pGAS[104]																								   
    REG(0x0F12, 0x0119); // #TVAR_ash_pGAS[105]																								   
    REG(0x0F12, 0x00CE); // #TVAR_ash_pGAS[106]																								   
    REG(0x0F12, 0x0098); // #TVAR_ash_pGAS[107]																								   
    REG(0x0F12, 0x0072); // #TVAR_ash_pGAS[108]																								   
    REG(0x0F12, 0x005B); // #TVAR_ash_pGAS[109]																								   
    REG(0x0F12, 0x0053); // #TVAR_ash_pGAS[110]																								   
    REG(0x0F12, 0x005F); // #TVAR_ash_pGAS[111]																								   
    REG(0x0F12, 0x0082); // #TVAR_ash_pGAS[112]																								   
    REG(0x0F12, 0x00B5); // #TVAR_ash_pGAS[113]																								   
    REG(0x0F12, 0x00F8); // #TVAR_ash_pGAS[114]																								   
    REG(0x0F12, 0x0146); // #TVAR_ash_pGAS[115]																								   
    REG(0x0F12, 0x018F); // #TVAR_ash_pGAS[116]																								   
    REG(0x0F12, 0x0187); // #TVAR_ash_pGAS[117]																								   
    REG(0x0F12, 0x0144); // #TVAR_ash_pGAS[118]																								   
    REG(0x0F12, 0x0104); // #TVAR_ash_pGAS[119]																								   
    REG(0x0F12, 0x00D3); // #TVAR_ash_pGAS[120]																								   
    REG(0x0F12, 0x00B0); // #TVAR_ash_pGAS[121]																								   
    REG(0x0F12, 0x009D); // #TVAR_ash_pGAS[122]																								   
    REG(0x0F12, 0x0095); // #TVAR_ash_pGAS[123]																								   
    REG(0x0F12, 0x00A2); // #TVAR_ash_pGAS[124]																								   
    REG(0x0F12, 0x00C3); // #TVAR_ash_pGAS[125]																								   
    REG(0x0F12, 0x00F3); // #TVAR_ash_pGAS[126]																								   
    REG(0x0F12, 0x012F); // #TVAR_ash_pGAS[127]																								   
    REG(0x0F12, 0x0179); // #TVAR_ash_pGAS[128]																								   
    REG(0x0F12, 0x01BB); // #TVAR_ash_pGAS[129]																								   
    REG(0x0F12, 0x01AF); // #TVAR_ash_pGAS[130]																								   
    REG(0x0F12, 0x017B); // #TVAR_ash_pGAS[131]																								   
    REG(0x0F12, 0x013F); // #TVAR_ash_pGAS[132]																								   
    REG(0x0F12, 0x0116); // #TVAR_ash_pGAS[133]																								   
    REG(0x0F12, 0x00F6); // #TVAR_ash_pGAS[134]																								   
    REG(0x0F12, 0x00E4); // #TVAR_ash_pGAS[135]																								   
    REG(0x0F12, 0x00DF); // #TVAR_ash_pGAS[136]																								   
    REG(0x0F12, 0x00EB); // #TVAR_ash_pGAS[137]																								   
    REG(0x0F12, 0x010B); // #TVAR_ash_pGAS[138]																								   
    REG(0x0F12, 0x0134); // #TVAR_ash_pGAS[139]																								   
    REG(0x0F12, 0x016C); // #TVAR_ash_pGAS[140]																								   
    REG(0x0F12, 0x01B2); // #TVAR_ash_pGAS[141]																								   
    REG(0x0F12, 0x01EB); // #TVAR_ash_pGAS[142]																								   
    REG(0x0F12, 0x017A); // #TVAR_ash_pGAS[143]																								   
    REG(0x0F12, 0x013A); // #TVAR_ash_pGAS[144]																								   
    REG(0x0F12, 0x0107); // #TVAR_ash_pGAS[145]																								   
    REG(0x0F12, 0x00E2); // #TVAR_ash_pGAS[146]																								   
    REG(0x0F12, 0x00C0); // #TVAR_ash_pGAS[147]																								   
    REG(0x0F12, 0x00A8); // #TVAR_ash_pGAS[148]																								   
    REG(0x0F12, 0x009C); // #TVAR_ash_pGAS[149]																								   
    REG(0x0F12, 0x00A2); // #TVAR_ash_pGAS[150]																								   
    REG(0x0F12, 0x00B4); // #TVAR_ash_pGAS[151]																								   
    REG(0x0F12, 0x00D5); // #TVAR_ash_pGAS[152]																								   
    REG(0x0F12, 0x00FA); // #TVAR_ash_pGAS[153]																								   
    REG(0x0F12, 0x0131); // #TVAR_ash_pGAS[154]																								   
    REG(0x0F12, 0x0162); // #TVAR_ash_pGAS[155]																								   
    REG(0x0F12, 0x015A); // #TVAR_ash_pGAS[156]																								   
    REG(0x0F12, 0x0113); // #TVAR_ash_pGAS[157]																								   
    REG(0x0F12, 0x00DA); // #TVAR_ash_pGAS[158]																								   
    REG(0x0F12, 0x00AE); // #TVAR_ash_pGAS[159]																								   
    REG(0x0F12, 0x0089); // #TVAR_ash_pGAS[160]																								   
    REG(0x0F12, 0x006E); // #TVAR_ash_pGAS[161]																								   
    REG(0x0F12, 0x0065); // #TVAR_ash_pGAS[162]																								   
    REG(0x0F12, 0x006C); // #TVAR_ash_pGAS[163]																								   
    REG(0x0F12, 0x0081); // #TVAR_ash_pGAS[164]																								   
    REG(0x0F12, 0x00A2); // #TVAR_ash_pGAS[165]																								   
    REG(0x0F12, 0x00CD); // #TVAR_ash_pGAS[166]																								   
    REG(0x0F12, 0x0108); // #TVAR_ash_pGAS[167]																								   
    REG(0x0F12, 0x014C); // #TVAR_ash_pGAS[168]																								   
    REG(0x0F12, 0x0131); // #TVAR_ash_pGAS[169]																								   
    REG(0x0F12, 0x00EF); // #TVAR_ash_pGAS[170]																								   
    REG(0x0F12, 0x00B1); // #TVAR_ash_pGAS[171]																								   
    REG(0x0F12, 0x0080); // #TVAR_ash_pGAS[172]																								   
    REG(0x0F12, 0x0058); // #TVAR_ash_pGAS[173]																								   
    REG(0x0F12, 0x003F); // #TVAR_ash_pGAS[174]																								   
    REG(0x0F12, 0x0034); // #TVAR_ash_pGAS[175]																								   
    REG(0x0F12, 0x003B); // #TVAR_ash_pGAS[176]																								   
    REG(0x0F12, 0x0052); // #TVAR_ash_pGAS[177]																								   
    REG(0x0F12, 0x0078); // #TVAR_ash_pGAS[178]																								   
    REG(0x0F12, 0x00AB); // #TVAR_ash_pGAS[179]																								   
    REG(0x0F12, 0x00EB); // #TVAR_ash_pGAS[180]																								   
    REG(0x0F12, 0x012A); // #TVAR_ash_pGAS[181]																								   
    REG(0x0F12, 0x0115); // #TVAR_ash_pGAS[182]																								   
    REG(0x0F12, 0x00D3); // #TVAR_ash_pGAS[183]																								   
    REG(0x0F12, 0x0094); // #TVAR_ash_pGAS[184]																								   
    REG(0x0F12, 0x005F); // #TVAR_ash_pGAS[185]																								   
    REG(0x0F12, 0x0035); // #TVAR_ash_pGAS[186]																								   
    REG(0x0F12, 0x001D); // #TVAR_ash_pGAS[187]																								   
    REG(0x0F12, 0x0014); // #TVAR_ash_pGAS[188]																								   
    REG(0x0F12, 0x001C); // #TVAR_ash_pGAS[189]																								   
    REG(0x0F12, 0x0033); // #TVAR_ash_pGAS[190]																								   
    REG(0x0F12, 0x005D); // #TVAR_ash_pGAS[191]																								   
    REG(0x0F12, 0x0093); // #TVAR_ash_pGAS[192]																								   
    REG(0x0F12, 0x00D5); // #TVAR_ash_pGAS[193]																								   
    REG(0x0F12, 0x011C); // #TVAR_ash_pGAS[194]																								   
    REG(0x0F12, 0x0105); // #TVAR_ash_pGAS[195]																								   
    REG(0x0F12, 0x00BB); // #TVAR_ash_pGAS[196]																								   
    REG(0x0F12, 0x007C); // #TVAR_ash_pGAS[197]																								   
    REG(0x0F12, 0x004A); // #TVAR_ash_pGAS[198]																								   
    REG(0x0F12, 0x001F); // #TVAR_ash_pGAS[199]																								   
    REG(0x0F12, 0x0008); // #TVAR_ash_pGAS[200]																								   
    REG(0x0F12, 0x0003); // #TVAR_ash_pGAS[201]																								   
    REG(0x0F12, 0x000B); // #TVAR_ash_pGAS[202]																								   
    REG(0x0F12, 0x0025); // #TVAR_ash_pGAS[203]																								   
    REG(0x0F12, 0x004E); // #TVAR_ash_pGAS[204]																								   
    REG(0x0F12, 0x0084); // #TVAR_ash_pGAS[205]																								   
    REG(0x0F12, 0x00C9); // #TVAR_ash_pGAS[206]																								   
    REG(0x0F12, 0x0110); // #TVAR_ash_pGAS[207]																								   
    REG(0x0F12, 0x00FD); // #TVAR_ash_pGAS[208]																								   
    REG(0x0F12, 0x00B6); // #TVAR_ash_pGAS[209]																								   
    REG(0x0F12, 0x0075); // #TVAR_ash_pGAS[210]																								   
    REG(0x0F12, 0x0041); // #TVAR_ash_pGAS[211]																								   
    REG(0x0F12, 0x001A); // #TVAR_ash_pGAS[212]																								   
    REG(0x0F12, 0x0005); // #TVAR_ash_pGAS[213]																								   
    REG(0x0F12, 0x0000); // #TVAR_ash_pGAS[214]																								   
    REG(0x0F12, 0x0008); // #TVAR_ash_pGAS[215]																								   
    REG(0x0F12, 0x0023); // #TVAR_ash_pGAS[216]																								   
    REG(0x0F12, 0x004C); // #TVAR_ash_pGAS[217]																								   
    REG(0x0F12, 0x0086); // #TVAR_ash_pGAS[218]																								   
    REG(0x0F12, 0x00CC); // #TVAR_ash_pGAS[219]																								   
    REG(0x0F12, 0x0117); // #TVAR_ash_pGAS[220]																								   
    REG(0x0F12, 0x00FA); // #TVAR_ash_pGAS[221]																								   
    REG(0x0F12, 0x00B8); // #TVAR_ash_pGAS[222]																								   
    REG(0x0F12, 0x007A); // #TVAR_ash_pGAS[223]																								   
    REG(0x0F12, 0x0048); // #TVAR_ash_pGAS[224]																								   
    REG(0x0F12, 0x0024); // #TVAR_ash_pGAS[225]																								   
    REG(0x0F12, 0x000F); // #TVAR_ash_pGAS[226]																								   
    REG(0x0F12, 0x0009); // #TVAR_ash_pGAS[227]																								   
    REG(0x0F12, 0x0013); // #TVAR_ash_pGAS[228]																								   
    REG(0x0F12, 0x002F); // #TVAR_ash_pGAS[229]																								   
    REG(0x0F12, 0x005A); // #TVAR_ash_pGAS[230]																								   
    REG(0x0F12, 0x0092); // #TVAR_ash_pGAS[231]																								   
    REG(0x0F12, 0x00D7); // #TVAR_ash_pGAS[232]																								   
    REG(0x0F12, 0x011F); // #TVAR_ash_pGAS[233]																								   
    REG(0x0F12, 0x010B); // #TVAR_ash_pGAS[234]																								   
    REG(0x0F12, 0x00CB); // #TVAR_ash_pGAS[235]																								   
    REG(0x0F12, 0x008F); // #TVAR_ash_pGAS[236]																								   
    REG(0x0F12, 0x005D); // #TVAR_ash_pGAS[237]																								   
    REG(0x0F12, 0x003B); // #TVAR_ash_pGAS[238]																								   
    REG(0x0F12, 0x0027); // #TVAR_ash_pGAS[239]																								   
    REG(0x0F12, 0x0021); // #TVAR_ash_pGAS[240]																								   
    REG(0x0F12, 0x002C); // #TVAR_ash_pGAS[241]																								   
    REG(0x0F12, 0x0048); // #TVAR_ash_pGAS[242]																								   
    REG(0x0F12, 0x0074); // #TVAR_ash_pGAS[243]																								   
    REG(0x0F12, 0x00AE); // #TVAR_ash_pGAS[244]																								   
    REG(0x0F12, 0x00F2); // #TVAR_ash_pGAS[245]																								   
    REG(0x0F12, 0x0137); // #TVAR_ash_pGAS[246]																								   
    REG(0x0F12, 0x012B); // #TVAR_ash_pGAS[247]																								   
    REG(0x0F12, 0x00EB); // #TVAR_ash_pGAS[248]																								   
    REG(0x0F12, 0x00AF); // #TVAR_ash_pGAS[249]																								   
    REG(0x0F12, 0x0081); // #TVAR_ash_pGAS[250]																								   
    REG(0x0F12, 0x0061); // #TVAR_ash_pGAS[251]																								   
    REG(0x0F12, 0x004D); // #TVAR_ash_pGAS[252]																								   
    REG(0x0F12, 0x0047); // #TVAR_ash_pGAS[253]																								   
    REG(0x0F12, 0x0053); // #TVAR_ash_pGAS[254]																								   
    REG(0x0F12, 0x0072); // #TVAR_ash_pGAS[255]																								   
    REG(0x0F12, 0x009B); // #TVAR_ash_pGAS[256]																								   
    REG(0x0F12, 0x00D4); // #TVAR_ash_pGAS[257]																								   
    REG(0x0F12, 0x0113); // #TVAR_ash_pGAS[258]																								   
    REG(0x0F12, 0x0157); // #TVAR_ash_pGAS[259]																								   
    REG(0x0F12, 0x0153); // #TVAR_ash_pGAS[260]																								   
    REG(0x0F12, 0x010E); // #TVAR_ash_pGAS[261]																								   
    REG(0x0F12, 0x00DA); // #TVAR_ash_pGAS[262]																								   
    REG(0x0F12, 0x00AD); // #TVAR_ash_pGAS[263]																								   
    REG(0x0F12, 0x0091); // #TVAR_ash_pGAS[264]																								   
    REG(0x0F12, 0x0082); // #TVAR_ash_pGAS[265]																								   
    REG(0x0F12, 0x007B); // #TVAR_ash_pGAS[266]																								   
    REG(0x0F12, 0x008A); // #TVAR_ash_pGAS[267]																								   
    REG(0x0F12, 0x00A6); // #TVAR_ash_pGAS[268]																								   
    REG(0x0F12, 0x00CD); // #TVAR_ash_pGAS[269]																								   
    REG(0x0F12, 0x0100); // #TVAR_ash_pGAS[270]																								   
    REG(0x0F12, 0x013D); // #TVAR_ash_pGAS[271]																								   
    REG(0x0F12, 0x0183); // #TVAR_ash_pGAS[272]																								   
    REG(0x0F12, 0x0175); // #TVAR_ash_pGAS[273]																								   
    REG(0x0F12, 0x013D); // #TVAR_ash_pGAS[274]																								   
    REG(0x0F12, 0x0107); // #TVAR_ash_pGAS[275]																								   
    REG(0x0F12, 0x00E5); // #TVAR_ash_pGAS[276]																								   
    REG(0x0F12, 0x00CC); // #TVAR_ash_pGAS[277]																								   
    REG(0x0F12, 0x00BA); // #TVAR_ash_pGAS[278]																								   
    REG(0x0F12, 0x00B9); // #TVAR_ash_pGAS[279]																								   
    REG(0x0F12, 0x00C5); // #TVAR_ash_pGAS[280]																								   
    REG(0x0F12, 0x00E4); // #TVAR_ash_pGAS[281]																								   
    REG(0x0F12, 0x0108); // #TVAR_ash_pGAS[282]																								   
    REG(0x0F12, 0x0138); // #TVAR_ash_pGAS[283]																								   
    REG(0x0F12, 0x0175); // #TVAR_ash_pGAS[284]																								   
    REG(0x0F12, 0x01AC); // #TVAR_ash_pGAS[285]																								   
    REG(0x0F12, 0x015E); // #TVAR_ash_pGAS[286]																								   
    REG(0x0F12, 0x0123); // #TVAR_ash_pGAS[287]																								   
    REG(0x0F12, 0x00F0); // #TVAR_ash_pGAS[288]																								   
    REG(0x0F12, 0x00D0); // #TVAR_ash_pGAS[289]																								   
    REG(0x0F12, 0x00B4); // #TVAR_ash_pGAS[290]																								   
    REG(0x0F12, 0x00A3); // #TVAR_ash_pGAS[291]																								   
    REG(0x0F12, 0x009F); // #TVAR_ash_pGAS[292]																								   
    REG(0x0F12, 0x00A9); // #TVAR_ash_pGAS[293]																								   
    REG(0x0F12, 0x00C1); // #TVAR_ash_pGAS[294]																								   
    REG(0x0F12, 0x00E5); // #TVAR_ash_pGAS[295]																								   
    REG(0x0F12, 0x010D); // #TVAR_ash_pGAS[296]																								   
    REG(0x0F12, 0x0147); // #TVAR_ash_pGAS[297]																								   
    REG(0x0F12, 0x017A); // #TVAR_ash_pGAS[298]																								   
    REG(0x0F12, 0x0140); // #TVAR_ash_pGAS[299]																								   
    REG(0x0F12, 0x00FD); // #TVAR_ash_pGAS[300]																								   
    REG(0x0F12, 0x00C8); // #TVAR_ash_pGAS[301]																								   
    REG(0x0F12, 0x009D); // #TVAR_ash_pGAS[302]																								   
    REG(0x0F12, 0x007F); // #TVAR_ash_pGAS[303]																								   
    REG(0x0F12, 0x006A); // #TVAR_ash_pGAS[304]																								   
    REG(0x0F12, 0x0066); // #TVAR_ash_pGAS[305]																								   
    REG(0x0F12, 0x0073); // #TVAR_ash_pGAS[306]																								   
    REG(0x0F12, 0x008C); // #TVAR_ash_pGAS[307]																								   
    REG(0x0F12, 0x00B1); // #TVAR_ash_pGAS[308]																								   
    REG(0x0F12, 0x00DF); // #TVAR_ash_pGAS[309]																								   
    REG(0x0F12, 0x011C); // #TVAR_ash_pGAS[310]																								   
    REG(0x0F12, 0x0163); // #TVAR_ash_pGAS[311]																								   
    REG(0x0F12, 0x011B); // #TVAR_ash_pGAS[312]																								   
    REG(0x0F12, 0x00DB); // #TVAR_ash_pGAS[313]																								   
    REG(0x0F12, 0x00A0); // #TVAR_ash_pGAS[314]																								   
    REG(0x0F12, 0x0074); // #TVAR_ash_pGAS[315]																								   
    REG(0x0F12, 0x0051); // #TVAR_ash_pGAS[316]																								   
    REG(0x0F12, 0x003C); // #TVAR_ash_pGAS[317]																								   
    REG(0x0F12, 0x0035); // #TVAR_ash_pGAS[318]																								   
    REG(0x0F12, 0x003F); // #TVAR_ash_pGAS[319]																								   
    REG(0x0F12, 0x005A); // #TVAR_ash_pGAS[320]																								   
    REG(0x0F12, 0x0082); // #TVAR_ash_pGAS[321]																								   
    REG(0x0F12, 0x00B8); // #TVAR_ash_pGAS[322]																								   
    REG(0x0F12, 0x00F9); // #TVAR_ash_pGAS[323]																								   
    REG(0x0F12, 0x0139); // #TVAR_ash_pGAS[324]																								   
    REG(0x0F12, 0x0101); // #TVAR_ash_pGAS[325]																								   
    REG(0x0F12, 0x00C2); // #TVAR_ash_pGAS[326]																								   
    REG(0x0F12, 0x0087); // #TVAR_ash_pGAS[327]																								   
    REG(0x0F12, 0x0056); // #TVAR_ash_pGAS[328]																								   
    REG(0x0F12, 0x002F); // #TVAR_ash_pGAS[329]																								   
    REG(0x0F12, 0x001B); // #TVAR_ash_pGAS[330]																								   
    REG(0x0F12, 0x0015); // #TVAR_ash_pGAS[331]																								   
    REG(0x0F12, 0x001E); // #TVAR_ash_pGAS[332]																								   
    REG(0x0F12, 0x0039); // #TVAR_ash_pGAS[333]																								   
    REG(0x0F12, 0x0064); // #TVAR_ash_pGAS[334]																								   
    REG(0x0F12, 0x009A); // #TVAR_ash_pGAS[335]																								   
    REG(0x0F12, 0x00DD); // #TVAR_ash_pGAS[336]																								   
    REG(0x0F12, 0x0124); // #TVAR_ash_pGAS[337]																								   
    REG(0x0F12, 0x00F5); // #TVAR_ash_pGAS[338]																								   
    REG(0x0F12, 0x00B0); // #TVAR_ash_pGAS[339]																								   
    REG(0x0F12, 0x0074); // #TVAR_ash_pGAS[340]																								   
    REG(0x0F12, 0x0044); // #TVAR_ash_pGAS[341]																								   
    REG(0x0F12, 0x001D); // #TVAR_ash_pGAS[342]																								   
    REG(0x0F12, 0x0008); // #TVAR_ash_pGAS[343]																								   
    REG(0x0F12, 0x0003); // #TVAR_ash_pGAS[344]																								   
    REG(0x0F12, 0x000D); // #TVAR_ash_pGAS[345]																								   
    REG(0x0F12, 0x0028); // #TVAR_ash_pGAS[346]																								   
    REG(0x0F12, 0x0051); // #TVAR_ash_pGAS[347]																								   
    REG(0x0F12, 0x0087); // #TVAR_ash_pGAS[348]																								   
    REG(0x0F12, 0x00CB); // #TVAR_ash_pGAS[349]																								   
    REG(0x0F12, 0x0112); // #TVAR_ash_pGAS[350]																								   
    REG(0x0F12, 0x00F4); // #TVAR_ash_pGAS[351]																								   
    REG(0x0F12, 0x00AF); // #TVAR_ash_pGAS[352]																								   
    REG(0x0F12, 0x0072); // #TVAR_ash_pGAS[353]																								   
    REG(0x0F12, 0x0040); // #TVAR_ash_pGAS[354]																								   
    REG(0x0F12, 0x001A); // #TVAR_ash_pGAS[355]																								   
    REG(0x0F12, 0x0006); // #TVAR_ash_pGAS[356]																								   
    REG(0x0F12, 0x0000); // #TVAR_ash_pGAS[357]																								   
    REG(0x0F12, 0x0009); // #TVAR_ash_pGAS[358]																								   
    REG(0x0F12, 0x0023); // #TVAR_ash_pGAS[359]																								   
    REG(0x0F12, 0x004C); // #TVAR_ash_pGAS[360]																								   
    REG(0x0F12, 0x0085); // #TVAR_ash_pGAS[361]																								   
    REG(0x0F12, 0x00C6); // #TVAR_ash_pGAS[362]																								   
    REG(0x0F12, 0x0110); // #TVAR_ash_pGAS[363]																								   
    REG(0x0F12, 0x00F5); // #TVAR_ash_pGAS[364]																								   
    REG(0x0F12, 0x00B8); // #TVAR_ash_pGAS[365]																								   
    REG(0x0F12, 0x007C); // #TVAR_ash_pGAS[366]																								   
    REG(0x0F12, 0x004C); // #TVAR_ash_pGAS[367]																								   
    REG(0x0F12, 0x0027); // #TVAR_ash_pGAS[368]																								   
    REG(0x0F12, 0x0011); // #TVAR_ash_pGAS[369]																								   
    REG(0x0F12, 0x000A); // #TVAR_ash_pGAS[370]																								   
    REG(0x0F12, 0x0013); // #TVAR_ash_pGAS[371]																								   
    REG(0x0F12, 0x002C); // #TVAR_ash_pGAS[372]																								   
    REG(0x0F12, 0x0055); // #TVAR_ash_pGAS[373]																								   
    REG(0x0F12, 0x008A); // #TVAR_ash_pGAS[374]																								   
    REG(0x0F12, 0x00CD); // #TVAR_ash_pGAS[375]																								   
    REG(0x0F12, 0x0110); // #TVAR_ash_pGAS[376]																								   
    REG(0x0F12, 0x010D); // #TVAR_ash_pGAS[377]																								   
    REG(0x0F12, 0x00D1); // #TVAR_ash_pGAS[378]																								   
    REG(0x0F12, 0x0096); // #TVAR_ash_pGAS[379]																								   
    REG(0x0F12, 0x0064); // #TVAR_ash_pGAS[380]																								   
    REG(0x0F12, 0x0041); // #TVAR_ash_pGAS[381]																								   
    REG(0x0F12, 0x002B); // #TVAR_ash_pGAS[382]																								   
    REG(0x0F12, 0x0022); // #TVAR_ash_pGAS[383]																								   
    REG(0x0F12, 0x002A); // #TVAR_ash_pGAS[384]																								   
    REG(0x0F12, 0x0043); // #TVAR_ash_pGAS[385]																								   
    REG(0x0F12, 0x006C); // #TVAR_ash_pGAS[386]																								   
    REG(0x0F12, 0x00A0); // #TVAR_ash_pGAS[387]																								   
    REG(0x0F12, 0x00DF); // #TVAR_ash_pGAS[388]																								   
    REG(0x0F12, 0x0122); // #TVAR_ash_pGAS[389]																								   
    REG(0x0F12, 0x012E); // #TVAR_ash_pGAS[390]																								   
    REG(0x0F12, 0x00F3); // #TVAR_ash_pGAS[391]																								   
    REG(0x0F12, 0x00B7); // #TVAR_ash_pGAS[392]																								   
    REG(0x0F12, 0x008B); // #TVAR_ash_pGAS[393]																								   
    REG(0x0F12, 0x006C); // #TVAR_ash_pGAS[394]																								   
    REG(0x0F12, 0x0052); // #TVAR_ash_pGAS[395]																								   
    REG(0x0F12, 0x004A); // #TVAR_ash_pGAS[396]																								   
    REG(0x0F12, 0x0051); // #TVAR_ash_pGAS[397]																								   
    REG(0x0F12, 0x006C); // #TVAR_ash_pGAS[398]																								   
    REG(0x0F12, 0x0090); // #TVAR_ash_pGAS[399]																								   
    REG(0x0F12, 0x00C1); // #TVAR_ash_pGAS[400]																								   
    REG(0x0F12, 0x00FF); // #TVAR_ash_pGAS[401]																								   
    REG(0x0F12, 0x013F); // #TVAR_ash_pGAS[402]																								   
    REG(0x0F12, 0x0162); // #TVAR_ash_pGAS[403]																								   
    REG(0x0F12, 0x011C); // #TVAR_ash_pGAS[404]																								   
    REG(0x0F12, 0x00E8); // #TVAR_ash_pGAS[405]																								   
    REG(0x0F12, 0x00BD); // #TVAR_ash_pGAS[406]																								   
    REG(0x0F12, 0x009F); // #TVAR_ash_pGAS[407]																								   
    REG(0x0F12, 0x008B); // #TVAR_ash_pGAS[408]																								   
    REG(0x0F12, 0x0080); // #TVAR_ash_pGAS[409]																								   
    REG(0x0F12, 0x0088); // #TVAR_ash_pGAS[410]																								   
    REG(0x0F12, 0x009F); // #TVAR_ash_pGAS[411]																								   
    REG(0x0F12, 0x00C0); // #TVAR_ash_pGAS[412]																								   
    REG(0x0F12, 0x00ED); // #TVAR_ash_pGAS[413]																								   
    REG(0x0F12, 0x0124); // #TVAR_ash_pGAS[414]																								   
    REG(0x0F12, 0x0169); // #TVAR_ash_pGAS[415]																								   
    REG(0x0F12, 0x018D); // #TVAR_ash_pGAS[416]																								   
    REG(0x0F12, 0x0151); // #TVAR_ash_pGAS[417]																								   
    REG(0x0F12, 0x011D); // #TVAR_ash_pGAS[418]																								   
    REG(0x0F12, 0x00FD); // #TVAR_ash_pGAS[419]																								   
    REG(0x0F12, 0x00E0); // #TVAR_ash_pGAS[420]																								   
    REG(0x0F12, 0x00C8); // #TVAR_ash_pGAS[421]																								   
    REG(0x0F12, 0x00C1); // #TVAR_ash_pGAS[422]																								   
    REG(0x0F12, 0x00C6); // #TVAR_ash_pGAS[423]																								   
    REG(0x0F12, 0x00DC); // #TVAR_ash_pGAS[424]																								   
    REG(0x0F12, 0x00F9); // #TVAR_ash_pGAS[425]																								   
    REG(0x0F12, 0x0122); // #TVAR_ash_pGAS[426]																								   
    REG(0x0F12, 0x015B); // #TVAR_ash_pGAS[427]																								   
    REG(0x0F12, 0x0194); // #TVAR_ash_pGAS[428]																								   
    REG(0x0F12, 0x012D); // #TVAR_ash_pGAS[429]																								   
    REG(0x0F12, 0x00F9); // #TVAR_ash_pGAS[430]																								   
    REG(0x0F12, 0x00D1); // #TVAR_ash_pGAS[431]																								   
    REG(0x0F12, 0x00B4); // #TVAR_ash_pGAS[432]																								   
    REG(0x0F12, 0x009A); // #TVAR_ash_pGAS[433]																								   
    REG(0x0F12, 0x008E); // #TVAR_ash_pGAS[434]																								   
    REG(0x0F12, 0x0089); // #TVAR_ash_pGAS[435]																								   
    REG(0x0F12, 0x0094); // #TVAR_ash_pGAS[436]																								   
    REG(0x0F12, 0x00A8); // #TVAR_ash_pGAS[437]																								   
    REG(0x0F12, 0x00CB); // #TVAR_ash_pGAS[438]																								   
    REG(0x0F12, 0x00EF); // #TVAR_ash_pGAS[439]																								   
    REG(0x0F12, 0x011D); // #TVAR_ash_pGAS[440]																								   
    REG(0x0F12, 0x0145); // #TVAR_ash_pGAS[441]																								   
    REG(0x0F12, 0x0114); // #TVAR_ash_pGAS[442]																								   
    REG(0x0F12, 0x00DA); // #TVAR_ash_pGAS[443]																								   
    REG(0x0F12, 0x00AA); // #TVAR_ash_pGAS[444]																								   
    REG(0x0F12, 0x0087); // #TVAR_ash_pGAS[445]																								   
    REG(0x0F12, 0x006C); // #TVAR_ash_pGAS[446]																								   
    REG(0x0F12, 0x005D); // #TVAR_ash_pGAS[447]																								   
    REG(0x0F12, 0x005A); // #TVAR_ash_pGAS[448]																								   
    REG(0x0F12, 0x0064); // #TVAR_ash_pGAS[449]																								   
    REG(0x0F12, 0x007B); // #TVAR_ash_pGAS[450]																								   
    REG(0x0F12, 0x009B); // #TVAR_ash_pGAS[451]																								   
    REG(0x0F12, 0x00C3); // #TVAR_ash_pGAS[452]																								   
    REG(0x0F12, 0x00FD); // #TVAR_ash_pGAS[453]																								   
    REG(0x0F12, 0x0135); // #TVAR_ash_pGAS[454]																								   
    REG(0x0F12, 0x00F3); // #TVAR_ash_pGAS[455]																								   
    REG(0x0F12, 0x00BB); // #TVAR_ash_pGAS[456]																								   
    REG(0x0F12, 0x0087); // #TVAR_ash_pGAS[457]																								   
    REG(0x0F12, 0x0061); // #TVAR_ash_pGAS[458]																								   
    REG(0x0F12, 0x0045); // #TVAR_ash_pGAS[459]																								   
    REG(0x0F12, 0x0035); // #TVAR_ash_pGAS[460]																								   
    REG(0x0F12, 0x002E); // #TVAR_ash_pGAS[461]																								   
    REG(0x0F12, 0x0037); // #TVAR_ash_pGAS[462]																								   
    REG(0x0F12, 0x004E); // #TVAR_ash_pGAS[463]																								   
    REG(0x0F12, 0x0070); // #TVAR_ash_pGAS[464]																								   
    REG(0x0F12, 0x00A0); // #TVAR_ash_pGAS[465]																								   
    REG(0x0F12, 0x00DB); // #TVAR_ash_pGAS[466]																								   
    REG(0x0F12, 0x010F); // #TVAR_ash_pGAS[467]																								   
    REG(0x0F12, 0x00D7); // #TVAR_ash_pGAS[468]																								   
    REG(0x0F12, 0x00A5); // #TVAR_ash_pGAS[469]																								   
    REG(0x0F12, 0x006D); // #TVAR_ash_pGAS[470]																								   
    REG(0x0F12, 0x0045); // #TVAR_ash_pGAS[471]																								   
    REG(0x0F12, 0x0024); // #TVAR_ash_pGAS[472]																								   
    REG(0x0F12, 0x0017); // #TVAR_ash_pGAS[473]																								   
    REG(0x0F12, 0x0012); // #TVAR_ash_pGAS[474]																								   
    REG(0x0F12, 0x001A); // #TVAR_ash_pGAS[475]																								   
    REG(0x0F12, 0x0030); // #TVAR_ash_pGAS[476]																								   
    REG(0x0F12, 0x0054); // #TVAR_ash_pGAS[477]																								   
    REG(0x0F12, 0x0084); // #TVAR_ash_pGAS[478]																								   
    REG(0x0F12, 0x00C0); // #TVAR_ash_pGAS[479]																								   
    REG(0x0F12, 0x00FB); // #TVAR_ash_pGAS[480]																								   
    REG(0x0F12, 0x00CB); // #TVAR_ash_pGAS[481]																								   
    REG(0x0F12, 0x0091); // #TVAR_ash_pGAS[482]																								   
    REG(0x0F12, 0x005B); // #TVAR_ash_pGAS[483]																								   
    REG(0x0F12, 0x0033); // #TVAR_ash_pGAS[484]																								   
    REG(0x0F12, 0x0013); // #TVAR_ash_pGAS[485]																								   
    REG(0x0F12, 0x0004); // #TVAR_ash_pGAS[486]																								   
    REG(0x0F12, 0x0003); // #TVAR_ash_pGAS[487]																								   
    REG(0x0F12, 0x000A); // #TVAR_ash_pGAS[488]																								   
    REG(0x0F12, 0x001F); // #TVAR_ash_pGAS[489]																								   
    REG(0x0F12, 0x0043); // #TVAR_ash_pGAS[490]																								   
    REG(0x0F12, 0x0070); // #TVAR_ash_pGAS[491]																								   
    REG(0x0F12, 0x00AC); // #TVAR_ash_pGAS[492]																								   
    REG(0x0F12, 0x00E6); // #TVAR_ash_pGAS[493]																								   
    REG(0x0F12, 0x00C7); // #TVAR_ash_pGAS[494]																								   
    REG(0x0F12, 0x008D); // #TVAR_ash_pGAS[495]																								   
    REG(0x0F12, 0x0057); // #TVAR_ash_pGAS[496]																								   
    REG(0x0F12, 0x002E); // #TVAR_ash_pGAS[497]																								   
    REG(0x0F12, 0x0010); // #TVAR_ash_pGAS[498]																								   
    REG(0x0F12, 0x0003); // #TVAR_ash_pGAS[499]																								   
    REG(0x0F12, 0x0000); // #TVAR_ash_pGAS[500]																								   
    REG(0x0F12, 0x0006); // #TVAR_ash_pGAS[501]																								   
    REG(0x0F12, 0x001A); // #TVAR_ash_pGAS[502]																								   
    REG(0x0F12, 0x003C); // #TVAR_ash_pGAS[503]																								   
    REG(0x0F12, 0x006B); // #TVAR_ash_pGAS[504]																								   
    REG(0x0F12, 0x00A7); // #TVAR_ash_pGAS[505]																								   
    REG(0x0F12, 0x00E4); // #TVAR_ash_pGAS[506]																								   
    REG(0x0F12, 0x00C5); // #TVAR_ash_pGAS[507]																								   
    REG(0x0F12, 0x0094); // #TVAR_ash_pGAS[508]																								   
    REG(0x0F12, 0x0060); // #TVAR_ash_pGAS[509]																								   
    REG(0x0F12, 0x0038); // #TVAR_ash_pGAS[510]																								   
    REG(0x0F12, 0x001D); // #TVAR_ash_pGAS[511]																								   
    REG(0x0F12, 0x000D); // #TVAR_ash_pGAS[512]																								   
    REG(0x0F12, 0x000A); // #TVAR_ash_pGAS[513]																								   
    REG(0x0F12, 0x0010); // #TVAR_ash_pGAS[514]																								   
    REG(0x0F12, 0x0023); // #TVAR_ash_pGAS[515]																								   
    REG(0x0F12, 0x0044); // #TVAR_ash_pGAS[516]																								   
    REG(0x0F12, 0x0072); // #TVAR_ash_pGAS[517]																								   
    REG(0x0F12, 0x00AB); // #TVAR_ash_pGAS[518]																								   
    REG(0x0F12, 0x00E5); // #TVAR_ash_pGAS[519]																								   
    REG(0x0F12, 0x00DB); // #TVAR_ash_pGAS[520]																								   
    REG(0x0F12, 0x00AB); // #TVAR_ash_pGAS[521]																								   
    REG(0x0F12, 0x0077); // #TVAR_ash_pGAS[522]																								   
    REG(0x0F12, 0x004D); // #TVAR_ash_pGAS[523]																								   
    REG(0x0F12, 0x0034); // #TVAR_ash_pGAS[524]																								   
    REG(0x0F12, 0x0024); // #TVAR_ash_pGAS[525]																								   
    REG(0x0F12, 0x001F); // #TVAR_ash_pGAS[526]																								   
    REG(0x0F12, 0x0024); // #TVAR_ash_pGAS[527]																								   
    REG(0x0F12, 0x0038); // #TVAR_ash_pGAS[528]																								   
    REG(0x0F12, 0x005A); // #TVAR_ash_pGAS[529]																								   
    REG(0x0F12, 0x0084); // #TVAR_ash_pGAS[530]																								   
    REG(0x0F12, 0x00BB); // #TVAR_ash_pGAS[531]																								   
    REG(0x0F12, 0x00F4); // #TVAR_ash_pGAS[532]																								   
    REG(0x0F12, 0x00FC); // #TVAR_ash_pGAS[533]																								   
    REG(0x0F12, 0x00CC); // #TVAR_ash_pGAS[534]																								   
    REG(0x0F12, 0x0096); // #TVAR_ash_pGAS[535]																								   
    REG(0x0F12, 0x0072); // #TVAR_ash_pGAS[536]																								   
    REG(0x0F12, 0x0059); // #TVAR_ash_pGAS[537]																								   
    REG(0x0F12, 0x0047); // #TVAR_ash_pGAS[538]																								   
    REG(0x0F12, 0x0041); // #TVAR_ash_pGAS[539]																								   
    REG(0x0F12, 0x0046); // #TVAR_ash_pGAS[540]																								   
    REG(0x0F12, 0x005D); // #TVAR_ash_pGAS[541]																								   
    REG(0x0F12, 0x0079); // #TVAR_ash_pGAS[542]																								   
    REG(0x0F12, 0x00A4); // #TVAR_ash_pGAS[543]																								   
    REG(0x0F12, 0x00D8); // #TVAR_ash_pGAS[544]																								   
    REG(0x0F12, 0x010D); // #TVAR_ash_pGAS[545]																								   
    REG(0x0F12, 0x012B); // #TVAR_ash_pGAS[546]																								   
    REG(0x0F12, 0x00F3); // #TVAR_ash_pGAS[547]																								   
    REG(0x0F12, 0x00C7); // #TVAR_ash_pGAS[548]																								   
    REG(0x0F12, 0x00A2); // #TVAR_ash_pGAS[549]																								   
    REG(0x0F12, 0x008B); // #TVAR_ash_pGAS[550]																								   
    REG(0x0F12, 0x007E); // #TVAR_ash_pGAS[551]																								   
    REG(0x0F12, 0x0074); // #TVAR_ash_pGAS[552]																								   
    REG(0x0F12, 0x007A); // #TVAR_ash_pGAS[553]																								   
    REG(0x0F12, 0x008C); // #TVAR_ash_pGAS[554]																								   
    REG(0x0F12, 0x00A7); // #TVAR_ash_pGAS[555]																								   
    REG(0x0F12, 0x00CC); // #TVAR_ash_pGAS[556]																								   
    REG(0x0F12, 0x00FF); // #TVAR_ash_pGAS[557]																								   
    REG(0x0F12, 0x0132); // #TVAR_ash_pGAS[558]																								   
    REG(0x0F12, 0x014F); // #TVAR_ash_pGAS[559]																								   
    REG(0x0F12, 0x0122); // #TVAR_ash_pGAS[560]																								   
    REG(0x0F12, 0x00F2); // #TVAR_ash_pGAS[561]																								   
    REG(0x0F12, 0x00D9); // #TVAR_ash_pGAS[562]																								   
    REG(0x0F12, 0x00C2); // #TVAR_ash_pGAS[563]																								   
    REG(0x0F12, 0x00B3); // #TVAR_ash_pGAS[564]																								   
    REG(0x0F12, 0x00AB); // #TVAR_ash_pGAS[565]																								   
    REG(0x0F12, 0x00B0); // #TVAR_ash_pGAS[566]																								   
    REG(0x0F12, 0x00C0); // #TVAR_ash_pGAS[567]																								   
    REG(0x0F12, 0x00D8); // #TVAR_ash_pGAS[568]																								   
    REG(0x0F12, 0x00FA); // #TVAR_ash_pGAS[569]																								   
    REG(0x0F12, 0x012A); // #TVAR_ash_pGAS[570]																								   
    REG(0x0F12, 0x0152); // #TVAR_ash_pGAS[571]																								   
    //  param_end TVAR_ash_pGAS																																					
    REG(0x002A, 0x0D30);																																	
    REG(0x0F12, 0x02A7); //#awbb_GLocusR																										   
    REG(0x0F12, 0x0343); //#awbb_GLocusB																										   
    //  param_start TVAR_ash_AwbAshCord																																	  
    REG(0x002A, 0x06B8);																																	
    REG(0x0F12, 0x00E0); // #TVAR_ash_AwbAshCord_0_																							   
    REG(0x0F12, 0x010A); //010A // #TVAR_ash_AwbAshCord_1_																					   
    REG(0x0F12, 0x0120); //0120 // #TVAR_ash_AwbAshCord_2_																					   
    REG(0x0F12, 0x0142); //0142 // #TVAR_ash_AwbAshCord_3_																					   
    REG(0x0F12, 0x0160); // #TVAR_ash_AwbAshCord_4_																							   
    REG(0x0F12, 0x018A); // #TVAR_ash_AwbAshCord_5_																							   
    REG(0x0F12, 0x01A8); // #TVAR_ash_AwbAshCord_6_																							   
    																																																		
    //============================================================																									   
    //End GAS																																														
    																																																		
    																																																		
    																																																		
    //================================================================================================																   
    // SET CCM																																													
    //================================================================================================																   
    // CCM start address // 7000_33A4																																		
    																																																		
    REG(0x002A, 0x0698);																																	
    REG(0x0F12, 0x33A4);																																	
    REG(0x0F12, 0x7000);																																	
    // Horizon																																													
    REG(0x002A, 0x33A4);																																	
    REG(0x0F12, 0x01C3); //01CB //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFF58); //FF8E //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFFC3); //FFD2 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFF4E); //FF64 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x01A8); //01B2 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFF1E); //FF35 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFFCA); //FFDF //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFFD5); //FFE9 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x01E4); //01BD //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x010D); //011C //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x00DE); //011B //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFEB1); //FF43 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x019D); //019D //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFF4C); //FF4C //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x01CC); //01CC //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0xFF90); //FF33 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x01DC); //0173 //#TVAR_wbt_pBaseCcms 																						   
    REG(0x0F12, 0x0178); //#TVAR_wbt_pBaseCcms																								   
    // Inca																																															
    REG(0x0F12, 0x01C3); //0206 //01C8 //#TVAR_wbt_pBaseCcms[18]																				   
    REG(0x0F12, 0xFF58); //FF84 //FF7F //#TVAR_wbt_pBaseCcms[19]																				   
    REG(0x0F12, 0xFFC3); //FFC7 //FFE4 //#TVAR_wbt_pBaseCcms[20]																				   
    REG(0x0F12, 0xFF4E); //FF42 //FF64 //#TVAR_wbt_pBaseCcms[21]																				   
    REG(0x0F12, 0x01A8); //0319 //01B2 //#TVAR_wbt_pBaseCcms[22]																				   
    REG(0x0F12, 0xFF1E); //FEEE //FF35 //#TVAR_wbt_pBaseCcms[23]																				   
    REG(0x0F12, 0xFFCA); //001F //FFDF //#TVAR_wbt_pBaseCcms[24]																				   
    REG(0x0F12, 0xFFD5); //001E //FFE9 //#TVAR_wbt_pBaseCcms[25]																				   
    REG(0x0F12, 0x01E4); //0396 //01BD //#TVAR_wbt_pBaseCcms[26]																				   
    REG(0x0F12, 0x010D); //0184 //011C //#TVAR_wbt_pBaseCcms[27]																				   
    REG(0x0F12, 0x00DE); //018A //011B //#TVAR_wbt_pBaseCcms[28]																				   
    REG(0x0F12, 0xFEB1); //FDBA //FF43 //#TVAR_wbt_pBaseCcms[29]																				   
    REG(0x0F12, 0x019D); //0215 //019D //#TVAR_wbt_pBaseCcms[30]																				   
    REG(0x0F12, 0xFF4C); //FEC1 //FF4C //#TVAR_wbt_pBaseCcms[31]																				   
    REG(0x0F12, 0x01CC); //0356 //01CC //#TVAR_wbt_pBaseCcms[32]																				   
    REG(0x0F12, 0xFF90); //FF89 //FF33 //#TVAR_wbt_pBaseCcms[33]																				   
    REG(0x0F12, 0x01DC); //021A //0173 //#TVAR_wbt_pBaseCcms[34]																				   
    REG(0x0F12, 0x0178); //008E //012F //#TVAR_wbt_pBaseCcms[35]																				   
    // WW																																																
    REG(0x0F12, 0x01C3); //01C8 //#TVAR_wbt_pBaseCcms[36] 																					   
    REG(0x0F12, 0xFF58); //FF7F //#TVAR_wbt_pBaseCcms[37] 																					   
    REG(0x0F12, 0xFFC3); //FFE4 //#TVAR_wbt_pBaseCcms[38] 																					   
    REG(0x0F12, 0xFF4E); //FF64 //#TVAR_wbt_pBaseCcms[39] 																					   
    REG(0x0F12, 0x01A8); //01B2 //#TVAR_wbt_pBaseCcms[40] 																					   
    REG(0x0F12, 0xFF1E); //FF35 //#TVAR_wbt_pBaseCcms[41] 																					   
    REG(0x0F12, 0xFFB8); //FFDF //#TVAR_wbt_pBaseCcms[42] 																					   
    REG(0x0F12, 0xFFC3); //FFE9 //#TVAR_wbt_pBaseCcms[43] 																					   
    REG(0x0F12, 0x01D2); //01BD //#TVAR_wbt_pBaseCcms[44] 																					   
    REG(0x0F12, 0x0110); //011C //#TVAR_wbt_pBaseCcms[45] 																					   
    REG(0x0F12, 0x010F); //011B //#TVAR_wbt_pBaseCcms[46] 																					   
    REG(0x0F12, 0xFECD); //FF43 //#TVAR_wbt_pBaseCcms[47] 																					   
    REG(0x0F12, 0x019D); //019D //#TVAR_wbt_pBaseCcms[48] 																					   
    REG(0x0F12, 0xFF4C); //FF4C //#TVAR_wbt_pBaseCcms[49] 																					   
    REG(0x0F12, 0x01CC); //01CC //#TVAR_wbt_pBaseCcms[50] 																					   
    REG(0x0F12, 0xFF90); //FF33 //#TVAR_wbt_pBaseCcms[51] 																					   
    REG(0x0F12, 0x01DC); //0173 //#TVAR_wbt_pBaseCcms[52] 																					   
    REG(0x0F12, 0x0178); //012F //#TVAR_wbt_pBaseCcms[53] 																					   
    // CWF																																															
    REG(0x0F12, 0x01C3); //01C8 //#TVAR_wbt_pBaseCcms[54] 																					   
    REG(0x0F12, 0xFF58); //FF7F //#TVAR_wbt_pBaseCcms[55] 																					   
    REG(0x0F12, 0xFFC3); //FFE4 //#TVAR_wbt_pBaseCcms[56] 																					   
    REG(0x0F12, 0xFF4E); //FF64 //#TVAR_wbt_pBaseCcms[57] 																					   
    REG(0x0F12, 0x01A8); //01B2 //#TVAR_wbt_pBaseCcms[58] 																					   
    REG(0x0F12, 0xFF1E); //FF35 //#TVAR_wbt_pBaseCcms[59] 																					   
    REG(0x0F12, 0xFFB8); //FFDF //#TVAR_wbt_pBaseCcms[60] 																					   
    REG(0x0F12, 0xFFC3); //FFE9 //#TVAR_wbt_pBaseCcms[61] 																					   
    REG(0x0F12, 0x01D2); //01BD //#TVAR_wbt_pBaseCcms[62] 																					   
    REG(0x0F12, 0x0110); //011C //#TVAR_wbt_pBaseCcms[63] 																					   
    REG(0x0F12, 0x010F); //011B //#TVAR_wbt_pBaseCcms[64] 																					   
    REG(0x0F12, 0xFECD); //FF43 //#TVAR_wbt_pBaseCcms[65] 																					   
    REG(0x0F12, 0x019D); //019D //#TVAR_wbt_pBaseCcms[66] 																					   
    REG(0x0F12, 0xFF4C); //FF4C //#TVAR_wbt_pBaseCcms[67] 																					   
    REG(0x0F12, 0x01CC); //01CC //#TVAR_wbt_pBaseCcms[68] 																					   
    REG(0x0F12, 0xFF90); //FF33 //#TVAR_wbt_pBaseCcms[69] 																					   
    REG(0x0F12, 0x01DC); //0173 //#TVAR_wbt_pBaseCcms[70] 																					   
    REG(0x0F12, 0x0178); //012F //#TVAR_wbt_pBaseCcms[71] 																					   
    // D50																																															
    REG(0x0F12, 0x01C8); //#TVAR_wbt_pBaseCcms[72]																							   
    REG(0x0F12, 0xFF7F); //#TVAR_wbt_pBaseCcms[73]																							   
    REG(0x0F12, 0xFFE4); //#TVAR_wbt_pBaseCcms[74]																							   
    REG(0x0F12, 0xFEFE); //#TVAR_wbt_pBaseCcms[75]																							   
    REG(0x0F12, 0x0248); //#TVAR_wbt_pBaseCcms[76]																							   
    REG(0x0F12, 0xFEBA); //#TVAR_wbt_pBaseCcms[77]																							   
    REG(0x0F12, 0xFFC0); //#TVAR_wbt_pBaseCcms[78]																							   
    REG(0x0F12, 0xFFCC); //#TVAR_wbt_pBaseCcms[79]																							   
    REG(0x0F12, 0x01F9); //#TVAR_wbt_pBaseCcms[80]																							   
    REG(0x0F12, 0x0085);	///01B4//011C //#TVAR_wbt_pBaseCcms[81] 																			   
    REG(0x0F12, 0x00E9);	///0182//011B //#TVAR_wbt_pBaseCcms[82] 																			   
    REG(0x0F12, 0xFE9D);	///FF37//FF43 //#TVAR_wbt_pBaseCcms[83] 																			   
    REG(0x0F12, 0x019D); //#TVAR_wbt_pBaseCcms[84]																							   
    REG(0x0F12, 0xFF4C); //#TVAR_wbt_pBaseCcms[85]																							   
    REG(0x0F12, 0x01CC); //#TVAR_wbt_pBaseCcms[86]																							   
    REG(0x0F12, 0xFF33); //#TVAR_wbt_pBaseCcms[87]																							   
    REG(0x0F12, 0x0173); //#TVAR_wbt_pBaseCcms[88]																							   
    REG(0x0F12, 0x012F); //#TVAR_wbt_pBaseCcms[89]																							   
    // D65																																															
    REG(0x0F12, 0x01C8); //01C8 //#TVAR_wbt_pBaseCcms[90] 																					   
    REG(0x0F12, 0xFF7F); //FF7F //#TVAR_wbt_pBaseCcms[91] 																					   
    REG(0x0F12, 0xFFE4); //FFE4 //#TVAR_wbt_pBaseCcms[92] 																					   
    REG(0x0F12, 0xFEFE); //FF64 //#TVAR_wbt_pBaseCcms[93] 																					   
    REG(0x0F12, 0x0248); //01B2 //#TVAR_wbt_pBaseCcms[94] 																					   
    REG(0x0F12, 0xFEBA); //FF35 //#TVAR_wbt_pBaseCcms[95] 																					   
    REG(0x0F12, 0xFFC0); //FFDF //#TVAR_wbt_pBaseCcms[96] 																					   
    REG(0x0F12, 0xFFCC); //FFE9 //#TVAR_wbt_pBaseCcms[97] 																					   
    REG(0x0F12, 0x01F9); //01BD //#TVAR_wbt_pBaseCcms[98] 																					   
    REG(0x0F12, 0x0085);	///01B4//011C //#TVAR_wbt_pBaseCcms[99] 																			   
    REG(0x0F12, 0x00E9);	///0182//011B //#TVAR_wbt_pBaseCcms[100]																			   
    REG(0x0F12, 0xFE9D);	///FF37//FF43 //#TVAR_wbt_pBaseCcms[101]																			   
    REG(0x0F12, 0x019D); //019D //#TVAR_wbt_pBaseCcms[102]																					   
    REG(0x0F12, 0xFF4C); //FF4C //#TVAR_wbt_pBaseCcms[103]																					   
    REG(0x0F12, 0x01CC); //01CC //#TVAR_wbt_pBaseCcms[104]																					   
    REG(0x0F12, 0xFF33); //FF33 //#TVAR_wbt_pBaseCcms[105]																					   
    REG(0x0F12, 0x0173); //0173 //#TVAR_wbt_pBaseCcms[106]																					   
    REG(0x0F12, 0x012F); //012F //#TVAR_wbt_pBaseCcms[107]																					   
    // Outdoor CCM address // 7000_3380																																	  
    REG(0x002A, 0x06A0);																																	
    REG(0x0F12, 0x3380);																																	
    REG(0x0F12, 0x7000);																																	
    // Outdoor CCM																																											
    REG(0x002A, 0x3380);	//																															
    REG(0x0F12, 0x01E0);	///01DA//01EF//01EB//01DF//01D6//01E0 //#TVAR_wbt_pOutdoorCcm[0]	
    REG(0x0F12, 0xFF80);	///FF95//FF84//FF68//FF70//FF6D//FF80 //#TVAR_wbt_pOutdoorCcm[1]	
    REG(0x0F12, 0xFFD0);	///FFBA//FFB7//FFD7//FFDC//FF9D//FFD0 //#TVAR_wbt_pOutdoorCcm[2]	
    REG(0x0F12, 0xFF61);	///FEA1//FEDE//FEA2//FEFE//FF4C//FF61 //#TVAR_wbt_pOutdoorCcm[3]	
    REG(0x0F12, 0x01BD);	///02BE//0291//0319//0248//01A8//01BD //#TVAR_wbt_pOutdoorCcm[4]	
    REG(0x0F12, 0xFF34);	///FE4C//FE91//FE45//FEBA//FF1F//FF34 //#TVAR_wbt_pOutdoorCcm[5]	
    REG(0x0F12, 0xFFFE);	///FF7A//FF7A//FF7A//FF87//FF77//FFFE //#TVAR_wbt_pOutdoorCcm[6]	
    REG(0x0F12, 0xFFF6);	///FF9F//FF9F//FF9F//FFB7//FFA6//FFF6 //#TVAR_wbt_pOutdoorCcm[7]	
    REG(0x0F12, 0x019D);	///01DE//01DE//01DE//01E1//01C6//019D //#TVAR_wbt_pOutdoorCcm[8]	
    REG(0x0F12, 0x0107);	///00BE//0087//FFE2//01B4//013D//0107 //#TVAR_wbt_pOutdoorCcm[9]	
    REG(0x0F12, 0x010F);	///0122//00B5//00B1//0182//010E//010F //#TVAR_wbt_pOutdoorCcm[10]	
    REG(0x0F12, 0xFF67);	///FED2//FE6B//FDB1//FF37//FEE3//FF67 //#TVAR_wbt_pOutdoorCcm[11]	
    REG(0x0F12, 0x016C);	///019D//019D//019D//019D//0112//016C //#TVAR_wbt_pOutdoorCcm[12]	
    REG(0x0F12, 0xFF54);	///FF4C//FF4C//FF4C//FF4C//FEE8//FF54 //#TVAR_wbt_pOutdoorCcm[13]	
    REG(0x0F12, 0x01FC);	///01CC//01CC//01CC//01CC//013C//01FC //#TVAR_wbt_pOutdoorCcm[14]	
    REG(0x0F12, 0xFF82);	///FF18//FF32//FF33//FF0E//FEE2//FF82 //#TVAR_wbt_pOutdoorCcm[15]	
    REG(0x0F12, 0x015D);	///0178//0169//0173//017D//013E//015D //#TVAR_wbt_pOutdoorCcm[16]	
    REG(0x0F12, 0x00FD);	///0146//013B//012F//014A//010F//00FD //#TVAR_wbt_pOutdoorCcm[17]	
    REG(0x002A, 0x06A6);																			
    REG(0x0F12, 0x00D8); // #SARR_AwbCcmCord_0_											  
    REG(0x0F12, 0x00FC); // #SARR_AwbCcmCord_1_											  
    REG(0x0F12, 0x0120); // #SARR_AwbCcmCord_2_											  
    REG(0x0F12, 0x014C); // #SARR_AwbCcmCord_3_											  
    REG(0x0F12, 0x0164); // #SARR_AwbCcmCord_4_											  
    REG(0x0F12, 0x018A); // #SARR_AwbCcmCord_5_											  
    //EDISONCUT START																												
    //#Indoor boundary																											
    REG(0x002A, 0x0C48);																			
    REG(0x0F12, 0x0384); //awbb_IndoorGrZones_m_BGrid[0]									   
    REG(0x0F12, 0x03A4); //awbb_IndoorGrZones_m_BGrid[1]									   
    REG(0x0F12, 0x034C); //awbb_IndoorGrZones_m_BGrid[2]									   
    REG(0x0F12, 0x0388); //awbb_IndoorGrZones_m_BGrid[3]									   
    REG(0x0F12, 0x0314); //awbb_IndoorGrZones_m_BGrid[4]									   
    REG(0x0F12, 0x035E); //awbb_IndoorGrZones_m_BGrid[5]									   
    REG(0x0F12, 0x02DA); //awbb_IndoorGrZones_m_BGrid[6]									   
    REG(0x0F12, 0x0338); //awbb_IndoorGrZones_m_BGrid[7]									   
    REG(0x0F12, 0x029C); //awbb_IndoorGrZones_m_BGrid[8]									   
    REG(0x0F12, 0x0318); //awbb_IndoorGrZones_m_BGrid[9]									   
    REG(0x0F12, 0x027A); //awbb_IndoorGrZones_m_BGrid[10] 								   
    REG(0x0F12, 0x02F6); //awbb_IndoorGrZones_m_BGrid[11] 								   
    REG(0x0F12, 0x0260); //awbb_IndoorGrZones_m_BGrid[12] 								   
    REG(0x0F12, 0x02C8); //awbb_IndoorGrZones_m_BGrid[13] 								   
    REG(0x0F12, 0x0246); //awbb_IndoorGrZones_m_BGrid[14] 								   
    REG(0x0F12, 0x02AC); //awbb_IndoorGrZones_m_BGrid[15] 								   
    REG(0x0F12, 0x022E); //awbb_IndoorGrZones_m_BGrid[16] 								   
    REG(0x0F12, 0x029C); //awbb_IndoorGrZones_m_BGrid[17] 								   
    REG(0x0F12, 0x0216); //awbb_IndoorGrZones_m_BGrid[18] 								   
    REG(0x0F12, 0x0290); //awbb_IndoorGrZones_m_BGrid[19] 								   
    REG(0x0F12, 0x0200); //awbb_IndoorGrZones_m_BGrid[20] 								   
    REG(0x0F12, 0x0286); //awbb_IndoorGrZones_m_BGrid[21] 								   
    REG(0x0F12, 0x01E2); //awbb_IndoorGrZones_m_BGrid[22] 								   
    REG(0x0F12, 0x0272); //awbb_IndoorGrZones_m_BGrid[23] 								   
    REG(0x0F12, 0x01D8); //awbb_IndoorGrZones_m_BGrid[24] 								   
    REG(0x0F12, 0x025C); //awbb_IndoorGrZones_m_BGrid[25] 								   
    REG(0x0F12, 0x01D8); //awbb_IndoorGrZones_m_BGrid[26] 								   
    REG(0x0F12, 0x0248); //awbb_IndoorGrZones_m_BGrid[27] 								   
    REG(0x0F12, 0x01F2); //awbb_IndoorGrZones_m_BGrid[28] 								   
    REG(0x0F12, 0x0230); //awbb_IndoorGrZones_m_BGrid[29] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[30] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[31] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[32] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[33] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[34] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[35] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[36] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[37] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[38] 								   
    REG(0x0F12, 0x0000); //awbb_IndoorGrZones_m_BGrid[39] 								   
    //param_end awbb_IndoorGrZones_m_BGrid																		   
    REG(0x0F12, 0x0005); //awbb_IndoorGrZones_m_GridStep									   
    //REG(0x0F12, 0x0000);																		
    REG(0x002A, 0x0CA0);																			
    REG(0x0F12, 0x0126); //awbb_IndoorGrZones_m_Boffs 									   
    //REG(0x0F12, 0x0000);																		
    //  param_start awbb_OutdoorGrZones_m_BGrid																	   
    REG(0x002A, 0x0CA4);																			
    REG(0x0F12, 0x0272); //025C//025C//0272//0272//0294 //#awbb_OutdoorGrZones_m_BGrid[0] 							
    REG(0x0F12, 0x028A); //0292//0292//028A//028A//02AB //#awbb_OutdoorGrZones_m_BGrid[1] 							
    REG(0x0F12, 0x0246); //023E//023E//0246//0246//0269 //#awbb_OutdoorGrZones_m_BGrid[2] 							
    REG(0x0F12, 0x0282); //029C//029C//0293//0282//02A2 //#awbb_OutdoorGrZones_m_BGrid[3] 							
    REG(0x0F12, 0x0230); //0226//0226//021D//0230//0251 //#awbb_OutdoorGrZones_m_BGrid[4] 							
    REG(0x0F12, 0x0278); //028E//028E//0286//0278//0299 //#awbb_OutdoorGrZones_m_BGrid[5] 							
    REG(0x0F12, 0x0214); //0210//0210//0208//0214//0237 //#awbb_OutdoorGrZones_m_BGrid[6] 							
    REG(0x0F12, 0x0268); //0282//0282//0279//0268//028B //#awbb_OutdoorGrZones_m_BGrid[7] 							
    REG(0x0F12, 0x01F8); //01F2//01F2//01E9//01F8//0219 //#awbb_OutdoorGrZones_m_BGrid[8] 							
    REG(0x0F12, 0x025C); //0274//0274//026C//025C//027C //#awbb_OutdoorGrZones_m_BGrid[9] 							
    REG(0x0F12, 0x01EC); //01E2//01EA//01E1//01EC//020F //#awbb_OutdoorGrZones_m_BGrid[10]							
    REG(0x0F12, 0x0246); //025E//025E//0256//0246//0269 //#awbb_OutdoorGrZones_m_BGrid[11]							
    REG(0x0F12, 0x0206); //01D2//01E6//01DD//0206//0228 //#awbb_OutdoorGrZones_m_BGrid[12]							
    REG(0x0F12, 0x0228); //024A//024A//0241//0228//0248 //#awbb_OutdoorGrZones_m_BGrid[13]							
    REG(0x0F12, 0x0000); //01D6//01FE//01F5//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[14]							
    REG(0x0F12, 0x0000); //0238//0230//0228//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[15]							
    REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[16]							
    REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[17]							
    REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[18]							
    REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[19]							
    REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[20]							
    REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[21]							
    //  param_end 00000000awbb_OutdoorGrZones_m_BGrid																																	
    //REG(0x0F12, 00000x00000000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[22]			   
    //REG(0x0F12, 0x0000); //0000//0000//0000//0000//0000 //#awbb_OutdoorGrZones_m_BGrid[23]						  
    REG(0x0F12, 0x0005); //#awbb_OutdoorGrZones_m_GridStep											
    REG(0x002A, 0x0CDC);																												
    REG(0x0F12, 0x0206); //01F8 //0206 //0220 //#awbb_OutdoorGrZones_m_Boffs									   
    //#Outdoor detection zone																																	
    REG(0x002A, 0x0D88);																												
    REG(0x0F12, 0xFFB6); //#awbb_OutdoorDetectionZone_m_BGrid[0]_m_left										   
    REG(0x0F12, 0x00B6); //#awbb_OutdoorDetectionZone_m_BGrid[0]_m_right										   
    REG(0x0F12, 0xFF38); //#awbb_OutdoorDetectionZone_m_BGrid[1]_m_left										   
    REG(0x0F12, 0x0118); //#awbb_OutdoorDetectionZone_m_BGrid[1]_m_right										   
    REG(0x0F12, 0xFEF1); //#awbb_OutdoorDetectionZone_m_BGrid[2]_m_left										   
    REG(0x0F12, 0x015F); //#awbb_OutdoorDetectionZone_m_BGrid[2]_m_right										   
    REG(0x0F12, 0xFEC0); //#awbb_OutdoorDetectionZone_m_BGrid[3]_m_left										   
    REG(0x0F12, 0x0199); //#awbb_OutdoorDetectionZone_m_BGrid[3]_m_right										   
    REG(0x0F12, 0xFE91); //#awbb_OutdoorDetectionZone_m_BGrid[4]_m_left										   
    REG(0x0F12, 0x01CF); //#awbb_OutdoorDetectionZone_m_BGrid[4]_m_right										   
    REG(0x0F12, 0x1388); //#awbb_OutdoorDetectionZone_ZInfo_m_AbsGridStep 									   
    REG(0x0F12, 0x0000);																												
    REG(0x0F12, 0x0005); //#awbb_OutdoorDetectionZone_ZInfo_m_GridSz											   
    REG(0x0F12, 0x0000);																												
    REG(0x0F12, 0x1630); //1387 //#awbb_OutdoorDetectionZone_ZInfo_m_NBoffs									   
    REG(0x0F12, 0x0000);																												
    REG(0x0F12, 0x1631); //1388 //#awbb_OutdoorDetectionZone_ZInfo_m_MaxNB									   
    REG(0x0F12, 0x0000);																												
    //  param_start awbb_LowBrGrZones_m_BGrid																									
    REG(0x002A, 0x0CE0);																												
    REG(0x0F12, 0x036E); //awbb_LowBrGrZones_m_BGrid[0]														   
    REG(0x0F12, 0x03D0); //awbb_LowBrGrZones_m_BGrid[1]														   
    REG(0x0F12, 0x02E6); //awbb_LowBrGrZones_m_BGrid[2]														   
    REG(0x0F12, 0x03A8); //awbb_LowBrGrZones_m_BGrid[3]														   
    REG(0x0F12, 0x0274); //awbb_LowBrGrZones_m_BGrid[4]														   
    REG(0x0F12, 0x035A); //awbb_LowBrGrZones_m_BGrid[5]														   
    REG(0x0F12, 0x022E); //awbb_LowBrGrZones_m_BGrid[6]														   
    REG(0x0F12, 0x0316); //awbb_LowBrGrZones_m_BGrid[7]														   
    REG(0x0F12, 0x01FE); //awbb_LowBrGrZones_m_BGrid[8]														   
    REG(0x0F12, 0x02D4); //awbb_LowBrGrZones_m_BGrid[9]														   
    REG(0x0F12, 0x01D6); //awbb_LowBrGrZones_m_BGrid[10]														   
    REG(0x0F12, 0x02B0); //awbb_LowBrGrZones_m_BGrid[11]														   
    REG(0x0F12, 0x01BA); //awbb_LowBrGrZones_m_BGrid[12]														   
    REG(0x0F12, 0x0292); //awbb_LowBrGrZones_m_BGrid[13]														   
    REG(0x0F12, 0x01B4); //awbb_LowBrGrZones_m_BGrid[14]														   
    REG(0x0F12, 0x0268); //awbb_LowBrGrZones_m_BGrid[15]														   
    REG(0x0F12, 0x01D8); //awbb_LowBrGrZones_m_BGrid[16]														   
    REG(0x0F12, 0x0204); //awbb_LowBrGrZones_m_BGrid[17]														   
    REG(0x0F12, 0x0000); //awbb_LowBrGrZones_m_BGrid[18]														   
    REG(0x0F12, 0x0000); //awbb_LowBrGrZones_m_BGrid[19]														   
    REG(0x0F12, 0x0000); //awbb_LowBrGrZones_m_BGrid[20]														   
    REG(0x0F12, 0x0000); //awbb_LowBrGrZones_m_BGrid[21]														   
    REG(0x0F12, 0x0000); //awbb_LowBrGrZones_m_BGrid[22]														   
    REG(0x0F12, 0x0000); //awbb_LowBrGrZones_m_BGrid[23]														   
    //  param_end awbb_LowBrGrZones_m_BGrid																										
    REG(0x0F12, 0x0006); //awbb_LowBrGrZones_m_GridStep														   
    //REG(0x0F12, 0x0000);																											
    REG(0x002A, 0x0D18);																												
    REG(0x0F12, 0x0114); //awbb_LowBrGrZones_m_Boffs															   
    //REG(0x0F12, 0x0000);																											
    //AWB ETC																																									
    REG(0x002A, 0x0D1C);																												
    REG(0x0F12, 0x0342); //awbb_CrclLowT_R_c																		  
    //REG(0x0F12, 0x0000);																											
    REG(0x002A, 0x0D20);																												
    REG(0x0F12, 0x0162); //awbb_CrclLowT_B_c																		  
    //REG(0x0F12, 0x0000);																											
    REG(0x002A, 0x0D24);																												
    REG(0x0F12, 0x6184); //awbb_CrclLowT_Rad_c																	  
    //REG(0x0F12, 0x0000);																											
    REG(0x002A, 0x0D2C);																												
    REG(0x0F12, 0x0133); //awbb_IntcR 																					
    REG(0x0F12, 0x0117); //awbb_IntcB 																					
    REG(0x002A, 0x0D28);																												
    REG(0x0F12, 0x0269); //#awbb_OutdoorWP_r																		  
    REG(0x0F12, 0x0240); //#awbb_OutdoorWP_b																		  
    REG(0x002A, 0x0E4C);																												
    REG(0x0F12, 0x0000); //#awbboost_useBoosting4Outdoor														   
    REG(0x002A, 0x0D4C);																												
    REG(0x0F12, 0x0187); //#awbb_GamutWidthThr1																   
    REG(0x0F12, 0x00CF); //#awbb_GamutHeightThr1																   
    REG(0x0F12, 0x000D); //#awbb_GamutWidthThr2																   
    REG(0x0F12, 0x000A); //#awbb_GamutHeightThr2																   
    REG(0x002A, 0x0D5C);																												
    REG(0x0F12, 0x7FFF); //#awbb_LowTempRB																			
    REG(0x0F12, 0x0050); //#awbb_LowTemp_RBzone																   
    REG(0x002A, 0x0D46);																												
    REG(0x0F12, 0x0520); //#awbb_MvEq_RBthresh																	  
    REG(0x002A, 0x0D4A);																												
    REG(0x0F12, 0x000A); //#awbb_MovingScale10																	  
    REG(0x002A, 0x0E3E);																												
    REG(0x0F12, 0x0000); //#awbb_rpl_InvalidOutdoor off														   
    //Adding for improving the AWB blinking. 																									
    //#AWB initial point 																																			
    REG(0x002A, 0x0E44);																												
    REG(0x0F12, 0x05CC); //#define awbb_GainsInit_0_															   
    REG(0x0F12, 0x0400); //#define awbb_GainsInit_1_															   
    REG(0x0F12, 0x0655); //#define awbb_GainsInit_2_															   
    //#Set AWB global offset 																																	
    REG(0x002A, 0x0E36);																												
    REG(0x0F12, 0x0000); //#awbb_RGainOff 																			
    REG(0x0F12, 0x0000); //#awbb_BGainOff 																			
    REG(0x0F12, 0x0000); //#awbb_GGainOff 										//Grid Correction Settings - new
    //================================================================================================			
    //#SET GRID OFFSET																																											
    //================================================================================================			
    //Grid Correction																										   
    //  param_start awbb_GridCorr_R																							   
    REG(0x002A, 0x0DD4);																				   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[0] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[1] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[2] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[3] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[4] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[5] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[6] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[7] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[8] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[9] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[10]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[11]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[12]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[13]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[14]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[15]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[16]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_R[17]														   
    //  param_end awbb_GridCorr_R																							   
    //  param_start awbb_GridCorr_B																							   
    REG(0x002A, 0x0DF8);																				   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[0] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[1] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[2] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[3] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[4] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[5] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[6] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[7] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[8] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[9] 														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[10]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[11]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[12]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[13]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[14]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[15]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[16]														   
    REG(0x0F12, 0x0000); //awbb_GridCorr_B[17]														   
    //  param_end awbb_GridCorr_B																							   
    //  param_start awbb_GridConst_1 																						   
    REG(0x002A, 0x0E1C);																				   
    REG(0x0F12, 0x030A); //awbb_GridConst_1[0]														   
    REG(0x0F12, 0x0340); //awbb_GridConst_1[1]														   
    REG(0x0F12, 0x0374); //awbb_GridConst_1[2]														   
    //  param_end awbb_GridConst_1																							   
    //  param_start awbb_GridConst_2 																						   
    REG(0x002A, 0x0E22);																				   
    REG(0x0F12, 0x0DE7);	//awbb_GridConst_2[0]														   
    REG(0x0F12, 0x0E46);	//awbb_GridConst_2[1]														   
    REG(0x0F12, 0x0EA6);	//awbb_GridConst_2[2]														   
    REG(0x0F12, 0x0F0E);	//awbb_GridConst_2[3]														   
    REG(0x0F12, 0x0F6C);	//awbb_GridConst_2[4]														   
    REG(0x0F12, 0x0FD9);	//awbb_GridConst_2[5]														   
    //  param_end awbb_GridConst_2																							   
    REG(0x002A, 0x0E2E);																				   
    REG(0x0F12, 0x00B4);	//awbb_GridCoeff_R_1														   
    REG(0x0F12, 0x00B6);	//awbb_GridCoeff_B_1														   
    REG(0x0F12, 0x0049);	//awbb_GridCoeff_R_2														   
    REG(0x0F12, 0x00F5);	//awbb_GridCoeff_B_2														   
    REG(0x002A, 0x0E4A);																				   
    REG(0x0F12, 0x0002);																				   
    																															
    //================================ ================================================================											   
    // SET GAMMA 																																												
    //================================ ================================================================											   
    //Our //old //STW																																										
    //===============================================================================================											   
    																																																		
    REG(0x002A, 0x3288);																																	
    REG(0x0F12, 0x0000); //0000//0000 //#SARR_usDualGammaLutRGBIndoor_0__0_ 0x70003288									   
    REG(0x0F12, 0x0004); //0008//0004 //#SARR_usDualGammaLutRGBIndoor_0__1_ 0x7000328A									   
    REG(0x0F12, 0x000C); //0013//0010 //#SARR_usDualGammaLutRGBIndoor_0__2_ 0x7000328C									   
    REG(0x0F12, 0x0024); //002C//002A //#SARR_usDualGammaLutRGBIndoor_0__3_ 0x7000328E									   
    REG(0x0F12, 0x006E); ///0062//0062 //#SARR_usDualGammaLutRGBIndoor_0__4_ 0x70003290									   
    REG(0x0F12, 0x00D1); ///00CD//00D5 //#SARR_usDualGammaLutRGBIndoor_0__5_ 0x70003292									   
    REG(0x0F12, 0x0119); ///0129//0138 //#SARR_usDualGammaLutRGBIndoor_0__6_ 0x70003294									   
    REG(0x0F12, 0x0139); ///0151//0161 //#SARR_usDualGammaLutRGBIndoor_0__7_ 0x70003296									   
    REG(0x0F12, 0x0157); ///0174//0186 //#SARR_usDualGammaLutRGBIndoor_0__8_ 0x70003298									   
    REG(0x0F12, 0x018E); ///01AA//01BC //#SARR_usDualGammaLutRGBIndoor_0__9_ 0x7000329A									   
    REG(0x0F12, 0x01C3); ///01D7//01E8 //#SARR_usDualGammaLutRGBIndoor_0__10_ 0x7000329C									   
    REG(0x0F12, 0x01F3); ///01FE//020F //#SARR_usDualGammaLutRGBIndoor_0__11_ 0x7000329E									   
    REG(0x0F12, 0x021F); //0221//0232 //#SARR_usDualGammaLutRGBIndoor_0__12_ 0x700032A0									   
    REG(0x0F12, 0x0269); //025D//0273 //#SARR_usDualGammaLutRGBIndoor_0__13_ 0x700032A2									   
    REG(0x0F12, 0x02A6); //0291//02AF //#SARR_usDualGammaLutRGBIndoor_0__14_ 0x700032A4									   
    REG(0x0F12, 0x02FF); //02EB//0309 //#SARR_usDualGammaLutRGBIndoor_0__15_ 0x700032A6									   
    REG(0x0F12, 0x0351); //033A//0355 //#SARR_usDualGammaLutRGBIndoor_0__16_ 0x700032A8									   
    REG(0x0F12, 0x0395); //0380//0394 //#SARR_usDualGammaLutRGBIndoor_0__17_ 0x700032AA									   
    REG(0x0F12, 0x03CE); //03C2//03CE //#SARR_usDualGammaLutRGBIndoor_0__18_ 0x700032AC									   
    REG(0x0F12, 0x03FF); //03FF//03FF //#SARR_usDualGammaLutRGBIndoor_0__19_ 0x700032AE									   
    REG(0x0F12, 0x0000); //0000//0000 //#SARR_usDualGammaLutRGBIndoor_1__0_ 0x700032B0									   
    REG(0x0F12, 0x0004); //0008//0004 //#SARR_usDualGammaLutRGBIndoor_1__1_ 0x700032B2									   
    REG(0x0F12, 0x000C); //0013//0010 //#SARR_usDualGammaLutRGBIndoor_1__2_ 0x700032B4									   
    REG(0x0F12, 0x0024); //002C//002A //#SARR_usDualGammaLutRGBIndoor_1__3_ 0x700032B6									   
    REG(0x0F12, 0x006E); //#SARR_usDualGammaLutRGBOutdoor_0__4_ 0x70003308												   
    REG(0x0F12, 0x00D1); //#SARR_usDualGammaLutRGBOutdoor_0__5_ 0x7000330A												   
    REG(0x0F12, 0x0119); //#SARR_usDualGammaLutRGBOutdoor_0__6_ 0x7000330C												   
    REG(0x0F12, 0x0139); //#SARR_usDualGammaLutRGBOutdoor_0__7_ 0x7000330E												   
    REG(0x0F12, 0x0157); //#SARR_usDualGammaLutRGBOutdoor_0__8_ 0x70003310												   
    REG(0x0F12, 0x018E); //#SARR_usDualGammaLutRGBOutdoor_0__9_ 0x70003312												   
    REG(0x0F12, 0x01C3); //#SARR_usDualGammaLutRGBOutdoor_0__10_0x70003314												   
    REG(0x0F12, 0x01F3); //#SARR_usDualGammaLutRGBOutdoor_0__11_0x70003316												   
    REG(0x0F12, 0x021F); //0221//0232 //#SARR_usDualGammaLutRGBIndoor_1__12_ 0x700032C8									   
    REG(0x0F12, 0x0269); //025D//0273 //#SARR_usDualGammaLutRGBIndoor_1__13_ 0x700032CA									   
    REG(0x0F12, 0x02A6); //0291//02AF //#SARR_usDualGammaLutRGBIndoor_1__14_ 0x700032CC									   
    REG(0x0F12, 0x02FF); //02EB//0309 //#SARR_usDualGammaLutRGBIndoor_1__15_ 0x700032CE									   
    REG(0x0F12, 0x0351); //033A//0355 //#SARR_usDualGammaLutRGBIndoor_1__16_ 0x700032D0									   
    REG(0x0F12, 0x0395); //0380//0394 //#SARR_usDualGammaLutRGBIndoor_1__17_ 0x700032D2									   
    REG(0x0F12, 0x03CE); //03C2//03CE //#SARR_usDualGammaLutRGBIndoor_1__18_ 0x700032D4									   
    REG(0x0F12, 0x03FF); //03FF//03FF //#SARR_usDualGammaLutRGBIndoor_1__19_ 0x700032D6									   
    REG(0x0F12, 0x0000); //0000//0000 //#SARR_usDualGammaLutRGBIndoor_2__0_ 0x700032D8									   
    REG(0x0F12, 0x0004); //0008//0004 //#SARR_usDualGammaLutRGBIndoor_2__1_ 0x700032DA									   
    REG(0x0F12, 0x000C); //0013//0010 //#SARR_usDualGammaLutRGBIndoor_2__2_ 0x700032DC									   
    REG(0x0F12, 0x0024); //002C//002A //#SARR_usDualGammaLutRGBIndoor_2__3_ 0x700032DE									   
    REG(0x0F12, 0x006E); //#SARR_usDualGammaLutRGBOutdoor_1__4_ 0x70003330												   
    REG(0x0F12, 0x00D1); //#SARR_usDualGammaLutRGBOutdoor_1__5_ 0x70003332												   
    REG(0x0F12, 0x0119); //#SARR_usDualGammaLutRGBOutdoor_1__6_ 0x70003334												   
    REG(0x0F12, 0x0139); //#SARR_usDualGammaLutRGBOutdoor_1__7_ 0x70003336												   
    REG(0x0F12, 0x0157); //#SARR_usDualGammaLutRGBOutdoor_1__8_ 0x70003338												   
    REG(0x0F12, 0x018E); //#SARR_usDualGammaLutRGBOutdoor_1__9_ 0x7000333A												   
    REG(0x0F12, 0x01C3); //#SARR_usDualGammaLutRGBOutdoor_1__10_0x7000333C												   
    REG(0x0F12, 0x01F3); //#SARR_usDualGammaLutRGBOutdoor_1__11_0x7000333E												   
    REG(0x0F12, 0x021F); //0221//0232 //#SARR_usDualGammaLutRGBIndoor_2__12_ 0x700032F0									   
    REG(0x0F12, 0x0269); //025D//0273 //#SARR_usDualGammaLutRGBIndoor_2__13_ 0x700032F2									   
    REG(0x0F12, 0x02A6); //0291//02AF //#SARR_usDualGammaLutRGBIndoor_2__14_ 0x700032F4									   
    REG(0x0F12, 0x02FF); //02EB//0309 //#SARR_usDualGammaLutRGBIndoor_2__15_ 0x700032F6									   
    REG(0x0F12, 0x0351); //033A//0355 //#SARR_usDualGammaLutRGBIndoor_2__16_ 0x700032F8									   
    REG(0x0F12, 0x0395); //0380//0394 //#SARR_usDualGammaLutRGBIndoor_2__17_ 0x700032FA									   
    REG(0x0F12, 0x03CE); //03C2//03CE //#SARR_usDualGammaLutRGBIndoor_2__18_ 0x700032FC									   
    REG(0x0F12, 0x03FF); //03FF//03FF //#SARR_usDualGammaLutRGBIndoor_2__19_ 0x700032FE									   
    REG(0x0F12, 0x0000); //#SARR_usDualGammaLutRGBOutdoor_0__0_ 0x70003300												   
    REG(0x0F12, 0x0004); //#SARR_usDualGammaLutRGBOutdoor_0__1_ 0x70003302												   
    REG(0x0F12, 0x000C); //#SARR_usDualGammaLutRGBOutdoor_0__2_ 0x70003304												   
    REG(0x0F12, 0x0024); //#SARR_usDualGammaLutRGBOutdoor_0__3_ 0x70003306												   
    REG(0x0F12, 0x006E); //#SARR_usDualGammaLutRGBOutdoor_0__4_ 0x70003308												   
    REG(0x0F12, 0x00D1); //#SARR_usDualGammaLutRGBOutdoor_0__5_ 0x7000330A												   
    REG(0x0F12, 0x0119); //#SARR_usDualGammaLutRGBOutdoor_0__6_ 0x7000330C												   
    REG(0x0F12, 0x0139); //#SARR_usDualGammaLutRGBOutdoor_0__7_ 0x7000330E												   
    REG(0x0F12, 0x0157); //#SARR_usDualGammaLutRGBOutdoor_0__8_ 0x70003310												   
    REG(0x0F12, 0x018E); //#SARR_usDualGammaLutRGBOutdoor_0__9_ 0x70003312												   
    REG(0x0F12, 0x01C3); //#SARR_usDualGammaLutRGBOutdoor_0__10_0x70003314												   
    REG(0x0F12, 0x01F3); //#SARR_usDualGammaLutRGBOutdoor_0__11_0x70003316												   
    REG(0x0F12, 0x021F); //#SARR_usDualGammaLutRGBOutdoor_0__12_0x70003318												   
    REG(0x0F12, 0x0269); //#SARR_usDualGammaLutRGBOutdoor_0__13_0x7000331A												   
    REG(0x0F12, 0x02A6); //#SARR_usDualGammaLutRGBOutdoor_0__14_0x7000331C												   
    REG(0x0F12, 0x02FF); //#SARR_usDualGammaLutRGBOutdoor_0__15_0x7000331E												   
    REG(0x0F12, 0x0351); //#SARR_usDualGammaLutRGBOutdoor_0__16_0x70003320												   
    REG(0x0F12, 0x0395); //037C);//0380 //#SARR_usDualGammaLutRGBOutdoor_0__17_0x70003322								   
    REG(0x0F12, 0x03CE); //03AF);//03C2 //#SARR_usDualGammaLutRGBOutdoor_0__18_0x70003324								   
    REG(0x0F12, 0x03FF); //03E0);//03FF //#SARR_usDualGammaLutRGBOutdoor_0__19_0x70003326								   
    REG(0x0F12, 0x0000); //0000);//0000 //#SARR_usDualGammaLutRGBOutdoor_1__0_ 0x70003328								   
    REG(0x0F12, 0x0004); //#SARR_usDualGammaLutRGBOutdoor_1__1_ 0x7000332A												   
    REG(0x0F12, 0x000C); //#SARR_usDualGammaLutRGBOutdoor_1__2_ 0x7000332C												   
    REG(0x0F12, 0x0024); //#SARR_usDualGammaLutRGBOutdoor_1__3_ 0x7000332E												   
    REG(0x0F12, 0x006E); //#SARR_usDualGammaLutRGBOutdoor_1__4_ 0x70003330												   
    REG(0x0F12, 0x00D1); //#SARR_usDualGammaLutRGBOutdoor_1__5_ 0x70003332												   
    REG(0x0F12, 0x0119); //#SARR_usDualGammaLutRGBOutdoor_1__6_ 0x70003334												   
    REG(0x0F12, 0x0139); //#SARR_usDualGammaLutRGBOutdoor_1__7_ 0x70003336												   
    REG(0x0F12, 0x0157); //#SARR_usDualGammaLutRGBOutdoor_1__8_ 0x70003338												   
    REG(0x0F12, 0x018E); //#SARR_usDualGammaLutRGBOutdoor_1__9_ 0x7000333A												   
    REG(0x0F12, 0x01C3); //#SARR_usDualGammaLutRGBOutdoor_1__10_0x7000333C												   
    REG(0x0F12, 0x01F3); //#SARR_usDualGammaLutRGBOutdoor_1__11_0x7000333E												   
    REG(0x0F12, 0x021F); //#SARR_usDualGammaLutRGBOutdoor_1__12_0x70003340												   
    REG(0x0F12, 0x0269); //#SARR_usDualGammaLutRGBOutdoor_1__13_0x70003342												   
    REG(0x0F12, 0x02A6); //#SARR_usDualGammaLutRGBOutdoor_1__14_0x70003344												   
    REG(0x0F12, 0x02FF); //#SARR_usDualGammaLutRGBOutdoor_1__15_0x70003346												   
    REG(0x0F12, 0x0351); //#SARR_usDualGammaLutRGBOutdoor_1__16_0x70003348												   
    REG(0x0F12, 0x0395); //037C);//0380 //#SARR_usDualGammaLutRGBOutdoor_1__17_0x7000334A								   
    REG(0x0F12, 0x03CE); //03AF);//03C2 //#SARR_usDualGammaLutRGBOutdoor_1__18_0x7000334C								   
    REG(0x0F12, 0x03FF); //03E0);//03FF //#SARR_usDualGammaLutRGBOutdoor_1__19_0x7000334E								   
    REG(0x0F12, 0x0000); //0000 //#SARR_usDualGammaLutRGBOutdoor_2__0_ 0x70003350 										   
    REG(0x0F12, 0x0004); //#SARR_usDualGammaLutRGBOutdoor_2__1_ 0x70003352												   
    REG(0x0F12, 0x000C); //#SARR_usDualGammaLutRGBOutdoor_2__2_ 0x70003354												   
    REG(0x0F12, 0x0024); //#SARR_usDualGammaLutRGBOutdoor_2__3_ 0x70003356												   
    REG(0x0F12, 0x006E); //#SARR_usDualGammaLutRGBOutdoor_2__4_ 0x70003358												   
    REG(0x0F12, 0x00D1); //#SARR_usDualGammaLutRGBOutdoor_2__5_ 0x7000335A												   
    REG(0x0F12, 0x0119); //#SARR_usDualGammaLutRGBOutdoor_2__6_ 0x7000335C												   
    REG(0x0F12, 0x0139); //#SARR_usDualGammaLutRGBOutdoor_2__7_ 0x7000335E												   
    REG(0x0F12, 0x0157); //#SARR_usDualGammaLutRGBOutdoor_2__8_ 0x70003360												   
    REG(0x0F12, 0x018E); //#SARR_usDualGammaLutRGBOutdoor_2__9_ 0x70003362												   
    REG(0x0F12, 0x01C3); //#SARR_usDualGammaLutRGBOutdoor_2__10_0x70003364												   
    REG(0x0F12, 0x01F3); //#SARR_usDualGammaLutRGBOutdoor_2__11_0x70003366												   
    REG(0x0F12, 0x021F); //#SARR_usDualGammaLutRGBOutdoor_2__12_0x70003368												   
    REG(0x0F12, 0x0269); //#SARR_usDualGammaLutRGBOutdoor_2__13_0x7000336A												   
    REG(0x0F12, 0x02A6); //#SARR_usDualGammaLutRGBOutdoor_2__14_0x7000336C												   
    REG(0x0F12, 0x02FF); //#SARR_usDualGammaLutRGBOutdoor_2__15_0x7000336E												   
    REG(0x0F12, 0x0351); //#SARR_usDualGammaLutRGBOutdoor_2__16_0x70003370												   
    REG(0x0F12, 0x0395); //037C);//0380 //#SARR_usDualGammaLutRGBOutdoor_2__17_0x70003372								   
    REG(0x0F12, 0x03CE); //03AF);//03C2 //#SARR_usDualGammaLutRGBOutdoor_2__18_0x70003374								   
    REG(0x0F12, 0x03FF); //03E0);//03FF //#SARR_usDualGammaLutRGBOutdoor_2__19_0x70003376								   
    																																																		
    																																																		
    																																																		
    //================================ ================================================================											   
    // SET AFIT																																													
    //================================ ================================================================											   
    // Noise index																																											
    //===============================================================================================											   
    																																																		
    REG(0x002A, 0x0764);																																	
    REG(0x0F12, 0x0049); // #afit_uNoiseIndInDoor[0] // 64																   
    REG(0x0F12, 0x00A5); ////#afit_uNoiseIndInDoor[1] //#99																   
    REG(0x0F12, 0x016B); ////#afit_uNoiseIndInDoor[2] //#187																   
    REG(0x0F12, 0x0226); ////#afit_uNoiseIndInDoor[3] //#403->380 														   
    REG(0x0F12, 0x02EA); ////#afit_uNoiseIndInDoor[4] //#700																   
    // AFIT table start address // 700 _07C4 																														
    REG(0x002A, 0x0770);																																	
    REG(0x0F12, 0x07C4);																																	
    REG(0x0F12, 0x7000);																																	
    // AFIT table (Variables)																																						
    REG(0x002A, 0x07C4); //																															
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[0]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[1]															   
    REG(0x0F12, 0xFFA0); ///0003//000A//0005 //#TVAR_afit_pBaseVals[2]// lowlight noise									   
    REG(0x0F12, 0x0005); ///0000//0000//0000 //#TVAR_afit_pBaseVals[3]													   
    REG(0x0F12, 0xFFF6); ///0000//0000//0000 //#TVAR_afit_pBaseVals[4]													   
    REG(0x0F12, 0x00C4); ///001E//001E//00C4 //#TVAR_afit_pBaseVals[5]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[6]													   
    REG(0x0F12, 0x009C); ///009C//009C//009C //#TVAR_afit_pBaseVals[7]													   
    REG(0x0F12, 0x017C); ///017C//017C//017C //#TVAR_afit_pBaseVals[8]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[9]													   
    REG(0x0F12, 0x000C); ///000C//000C//000C //#TVAR_afit_pBaseVals[10]													   
    REG(0x0F12, 0x0010); ///0010//0010//0010 //#TVAR_afit_pBaseVals[11]													   
    REG(0x0F12, 0x012C); ///0104//0104//012C //#TVAR_afit_pBaseVals[12]													   
    REG(0x0F12, 0x03E8); ///03E8//03E8//03E8 //#TVAR_afit_pBaseVals[13]													   
    REG(0x0F12, 0x0046); ///0023//0023//0046 //#TVAR_afit_pBaseVals[14]													   
    REG(0x0F12, 0x005A); ///012C//012C//005A //#TVAR_afit_pBaseVals[15]													   
    REG(0x0F12, 0x0070); ///0070//0070//0070 //#TVAR_afit_pBaseVals[16]													   
    REG(0x0F12, 0x0019); ///0004//0004//0019 //#TVAR_afit_pBaseVals[17]													   
    REG(0x0F12, 0x0019); ///0004//0004//0019 //#TVAR_afit_pBaseVals[18]													   
    REG(0x0F12, 0x01AA); ///01AA//01AA//01AA //#TVAR_afit_pBaseVals[19]													   
    REG(0x0F12, 0x0064); ///0064//0064//0064 //#TVAR_afit_pBaseVals[20]													   
    REG(0x0F12, 0x0064); ///0064//0064//0064 //#TVAR_afit_pBaseVals[21]													   
    REG(0x0F12, 0x000A); ///000A//000A//000A //#TVAR_afit_pBaseVals[22]													   
    REG(0x0F12, 0x000A); ///000A//000A//000A //#TVAR_afit_pBaseVals[23]													   
    REG(0x0F12, 0x0032); ///002A//002A//0032 //#TVAR_afit_pBaseVals[24]													   
    REG(0x0F12, 0x0012); ///0024//0024//0012 //#TVAR_afit_pBaseVals[25]													   
    REG(0x0F12, 0x002A); //002A); // // #TVAR_afit_pBaseVals[26]															   
    REG(0x0F12, 0x0024); //0024); //// #TVAR_afit_pBaseVals[27]															   
    REG(0x0F12, 0x002A); //002A); // // #TVAR_afit_pBaseVals[28]															   
    REG(0x0F12, 0x0024); //0024); //// #TVAR_afit_pBaseVals[29]															   
    REG(0x0F12, 0x0A24); ///0A0F//0A0F//0A24 //#TVAR_afit_pBaseVals[30]													   
    REG(0x0F12, 0x1701); //1701); //// #TVAR_afit_pBaseVals[31]															   
    REG(0x0F12, 0x0229); //0229); //// #TVAR_afit_pBaseVals[32]															   
    REG(0x0F12, 0x1403); //// #TVAR_afit_pBaseVals[33]																		  
    REG(0x0F12, 0x0000); //// #TVAR_afit_pBaseVals[34]																		  
    REG(0x0F12, 0x0000); //// #TVAR_afit_pBaseVals[35]																		  
    REG(0x0F12, 0x0000); //// #TVAR_afit_pBaseVals[36]																		  
    REG(0x0F12, 0x00FF); //// #TVAR_afit_pBaseVals[37]																		  
    REG(0x0F12, 0x043B); ///053B//053B//043B //#TVAR_afit_pBaseVals[38]													   
    REG(0x0F12, 0x1414); ///0505//0505//1414 //#TVAR_afit_pBaseVals[39]													   
    REG(0x0F12, 0x0301); ///0301//0301//0301 //#TVAR_afit_pBaseVals[40]													   
    REG(0x0F12, 0xFF07); ///8007//8007//FF07 //#TVAR_afit_pBaseVals[41]													   
    REG(0x0F12, 0x051E); ///051E//051E//051E //#TVAR_afit_pBaseVals[42]													   
    REG(0x0F12, 0x0A1E); ///0A1E//0A1E//0A1E //#TVAR_afit_pBaseVals[43]													   
    REG(0x0F12, 0x0F0F); ///0F0F//0F0F//0F0F //#TVAR_afit_pBaseVals[44]													   
    REG(0x0F12, 0x0A05); ///0A05//0A05//0A05 //#TVAR_afit_pBaseVals[45]													   
    REG(0x0F12, 0x0A3C); ///2428//103C//0A3C //#TVAR_afit_pBaseVals[46]													   
    REG(0x0F12, 0x0A28); ///1E14//0A28//0A28 //#TVAR_afit_pBaseVals[47]													   
    REG(0x0F12, 0x0002); //0002//0002//0002 //#TVAR_afit_pBaseVals[48]													   
    REG(0x0F12, 0x00FF); //00FF//00FF//00FF //#TVAR_afit_pBaseVals[49]													   
    REG(0x0F12, 0x1102); //1002//1002//1102 //#TVAR_afit_pBaseVals[50]													   
    REG(0x0F12, 0x001B); //001B); //// #TVAR_afit_pBaseVals[51]															   
    REG(0x0F12, 0x0900); //0900); //// #TVAR_afit_pBaseVals[52]															   
    REG(0x0F12, 0x0600); //0600); //// #TVAR_afit_pBaseVals[53]															   
    REG(0x0F12, 0x0504); //0504); //// #TVAR_afit_pBaseVals[54]															   
    REG(0x0F12, 0x0305); //0305); //// #TVAR_afit_pBaseVals[55]															   
    REG(0x0F12, 0x3C03); ///5A03//5A03//3C03 //#TVAR_afit_pBaseVals[56]													   
    REG(0x0F12, 0x006E); ///006E//006E//006E //#TVAR_afit_pBaseVals[57]													   
    REG(0x0F12, 0x0178); ///0A78//0A78//0178 //#TVAR_afit_pBaseVals[58]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[59]													   
    REG(0x0F12, 0x1414); ///3232//3232//1414 //#TVAR_afit_pBaseVals[60]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[61]													   
    REG(0x0F12, 0x5002); ///5001//5001//5002 //#TVAR_afit_pBaseVals[62]													   
    REG(0x0F12, 0x7850); ///8C50//7850//7850 //#TVAR_afit_pBaseVals[63]													   
    REG(0x0F12, 0x2878); ///288C//2878//2878 //#TVAR_afit_pBaseVals[64]													   
    REG(0x0F12, 0x0A00); //0A00); //// #TVAR_afit_pBaseVals[65]															   
    REG(0x0F12, 0x1403); //1403); //// #TVAR_afit_pBaseVals[66]															   
    REG(0x0F12, 0x1E0C); ///1E07//1E07//1E0C //#TVAR_afit_pBaseVals[67]													   
    REG(0x0F12, 0x070A); ///070A//070A//070A //#TVAR_afit_pBaseVals[68]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[69]													   
    REG(0x0F12, 0x4104); ///3C04//5004//4104 //#TVAR_afit_pBaseVals[70]													   
    REG(0x0F12, 0x123C); ///0F2C//0F40//123C //#TVAR_afit_pBaseVals[71]													   
    REG(0x0F12, 0x4012); ///400F//400F//4012 //#TVAR_afit_pBaseVals[72]													   
    REG(0x0F12, 0x0204); ///0204//0204//0204 //#TVAR_afit_pBaseVals[73]													   
    REG(0x0F12, 0x1E03); ///3203//3203//1E03 //#TVAR_afit_pBaseVals[74]													   
    REG(0x0F12, 0x011E); ///0132//0132//011E //#TVAR_afit_pBaseVals[75]													   
    REG(0x0F12, 0x0201); //0201); //// #TVAR_afit_pBaseVals[76]															   
    REG(0x0F12, 0x5050); //5050); //// #TVAR_afit_pBaseVals[77]															   
    REG(0x0F12, 0x3C3C); //3C3C); //// #TVAR_afit_pBaseVals[78]															   
    REG(0x0F12, 0x0028); //0028); //// #TVAR_afit_pBaseVals[79]															   
    REG(0x0F12, 0x030A); //030A); //// #TVAR_afit_pBaseVals[80]															   
    REG(0x0F12, 0x0714); //0714); //// #TVAR_afit_pBaseVals[81]															   
    REG(0x0F12, 0x0A1E); //0A1E); //// #TVAR_afit_pBaseVals[82]															   
    REG(0x0F12, 0xFF07); //FF07); //// #TVAR_afit_pBaseVals[83]															   
    REG(0x0F12, 0x0432); //0432); //// #TVAR_afit_pBaseVals[84]															   
    REG(0x0F12, 0x4050); //4050); //// #TVAR_afit_pBaseVals[85]															   
    REG(0x0F12, 0x0F0F); //0F0F); //// #TVAR_afit_pBaseVals[86]															   
    REG(0x0F12, 0x0440); //0440); //// #TVAR_afit_pBaseVals[87]															   
    REG(0x0F12, 0x0302); //0302); //// #TVAR_afit_pBaseVals[88]															   
    REG(0x0F12, 0x1E1E); ///3232//3232//1E1E //#TVAR_afit_pBaseVals[89]													   
    REG(0x0F12, 0x0101); //0101); //// #TVAR_afit_pBaseVals[90]															   
    REG(0x0F12, 0x5002); //5002); //// #TVAR_afit_pBaseVals[91]															   
    REG(0x0F12, 0x3C50); //3C50); //// #TVAR_afit_pBaseVals[92]															   
    REG(0x0F12, 0x283C); //283C); //// #TVAR_afit_pBaseVals[93]															   
    REG(0x0F12, 0x0A00); //0A00); //// #TVAR_afit_pBaseVals[94]															   
    REG(0x0F12, 0x1403); //1403); //// #TVAR_afit_pBaseVals[95]															   
    REG(0x0F12, 0x1E07); //1E07); //// #TVAR_afit_pBaseVals[96]															   
    REG(0x0F12, 0x070A); //070A); //// #TVAR_afit_pBaseVals[97]															   
    REG(0x0F12, 0x32FF); //32FF); //// #TVAR_afit_pBaseVals[98]															   
    REG(0x0F12, 0x5004); //5004); //// #TVAR_afit_pBaseVals[99]															   
    REG(0x0F12, 0x0F40); //0F40); //// #TVAR_afit_pBaseVals[100]															   
    REG(0x0F12, 0x400F); //400F); //// #TVAR_afit_pBaseVals[101]															   
    REG(0x0F12, 0x0204); //0204); //// #TVAR_afit_pBaseVals[102]															   
    REG(0x0F12, 0x0003); //0003); //// #TVAR_afit_pBaseVals[103]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[104]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[105]															   
    REG(0x0F12, 0x0000); ///000A//0014//0014 //#TVAR_afit_pBaseVals[106]													   
    REG(0x0F12, 0x0005); ///0000//0000//0000 //#TVAR_afit_pBaseVals[107]													   
    REG(0x0F12, 0xFFF6); ///0000//0000//0000 //#TVAR_afit_pBaseVals[108]													   
    REG(0x0F12, 0x00C4); ///001E//001E//00C4 //#TVAR_afit_pBaseVals[109]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[110]													   
    REG(0x0F12, 0x009C); ///009C//009C//009C //#TVAR_afit_pBaseVals[111]													   
    REG(0x0F12, 0x017C); ///017C//017C//017C //#TVAR_afit_pBaseVals[112]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[113]													   
    REG(0x0F12, 0x000C); ///000C//000C//000C //#TVAR_afit_pBaseVals[114]													   
    REG(0x0F12, 0x0010); ///0010//0010//0010 //#TVAR_afit_pBaseVals[115]													   
    REG(0x0F12, 0x012C); ///0104//0104//012C //#TVAR_afit_pBaseVals[116]													   
    REG(0x0F12, 0x03E8); ///03E8//03E8//03E8 //#TVAR_afit_pBaseVals[117]													   
    REG(0x0F12, 0x0046); ///0023//0023//0046 //#TVAR_afit_pBaseVals[118]													   
    REG(0x0F12, 0x005A); ///012C//012C//005A //#TVAR_afit_pBaseVals[119]													   
    REG(0x0F12, 0x0070); ///0070//0070//0070 //#TVAR_afit_pBaseVals[120]													   
    REG(0x0F12, 0x000F); ///0004//0004//000F //#TVAR_afit_pBaseVals[121]													   
    REG(0x0F12, 0x000F); ///0004//0004//000F //#TVAR_afit_pBaseVals[122]													   
    REG(0x0F12, 0x01AA); ///01AA//01AA//01AA //#TVAR_afit_pBaseVals[123]													   
    REG(0x0F12, 0x003C); ///001E//001E//003C //#TVAR_afit_pBaseVals[124]													   
    REG(0x0F12, 0x003C); ///001E//001E//003C //#TVAR_afit_pBaseVals[125]													   
    REG(0x0F12, 0x0005); ///0005//0005//0005 //#TVAR_afit_pBaseVals[126]													   
    REG(0x0F12, 0x0005); ///0005//0005//0005 //#TVAR_afit_pBaseVals[127]													   
    REG(0x0F12, 0x0046); ///002A//002A//0046 //#TVAR_afit_pBaseVals[128]													   
    REG(0x0F12, 0x0019); ///0024//0024//0019 //#TVAR_afit_pBaseVals[129]													   
    REG(0x0F12, 0x002A); ///002A//002A//002A //#TVAR_afit_pBaseVals[130]													   
    REG(0x0F12, 0x0024); ///0024//0024//0024 //#TVAR_afit_pBaseVals[131]													   
    REG(0x0F12, 0x002A); ///002A//002A//002A //#TVAR_afit_pBaseVals[132]													   
    REG(0x0F12, 0x0024); ///0024//0024//0024 //#TVAR_afit_pBaseVals[133]													   
    REG(0x0F12, 0x0A24); ///0A0F//0A0F//0A24 //#TVAR_afit_pBaseVals[134]													   
    REG(0x0F12, 0x1701); ///1701//1701//1701 //#TVAR_afit_pBaseVals[135]													   
    REG(0x0F12, 0x0229); ///0229//0229//0229 //#TVAR_afit_pBaseVals[136]													   
    REG(0x0F12, 0x1403); ///1403//1403//1403 //#TVAR_afit_pBaseVals[137]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[138]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[139]													   
    REG(0x0F12, 0x0000); ///0101//0101//0000 //#TVAR_afit_pBaseVals[140]													   
    REG(0x0F12, 0x00FF); ///00FF//00FF//00FF //#TVAR_afit_pBaseVals[141]													   
    REG(0x0F12, 0x043B); ///053B//053B//043B //#TVAR_afit_pBaseVals[142]													   
    REG(0x0F12, 0x1414); ///0505//0505//1414 //#TVAR_afit_pBaseVals[143]													   
    REG(0x0F12, 0x0301); ///0301//0301//0301 //#TVAR_afit_pBaseVals[144]													   
    REG(0x0F12, 0xFF07); ///8007//8007//FF07 //#TVAR_afit_pBaseVals[145]													   
    REG(0x0F12, 0x051E); ///051E//051E//051E //#TVAR_afit_pBaseVals[146]													   
    REG(0x0F12, 0x0A1E); ///0A1E//0A1E//0A1E //#TVAR_afit_pBaseVals[147]													   
    REG(0x0F12, 0x0F0F); ///0F0F//0F0F//0F0F //#TVAR_afit_pBaseVals[148]													   
    REG(0x0F12, 0x0A03); ///0A04//0A04//0A03 //#TVAR_afit_pBaseVals[149]													   
    REG(0x0F12, 0x0A3C); ///2428//103C//0A3C //#TVAR_afit_pBaseVals[150]													   
    REG(0x0F12, 0x0A28); ///1E14//0A28//0A28 //#TVAR_afit_pBaseVals[151]													   
    REG(0x0F12, 0x0002); ///0002//0002//0002 //#TVAR_afit_pBaseVals[152]													   
    REG(0x0F12, 0x00FF); ///00FF//00FF//00FF //#TVAR_afit_pBaseVals[153]													   
    REG(0x0F12, 0x1102); ///1002//1002//1102 //#TVAR_afit_pBaseVals[154]													   
    REG(0x0F12, 0x001B); ///001D//001D//001B //#TVAR_afit_pBaseVals[155]													   
    REG(0x0F12, 0x0900); ///0900//0900//0900 //#TVAR_afit_pBaseVals[156]													   
    REG(0x0F12, 0x0600); ///0600//0600//0600 //#TVAR_afit_pBaseVals[157]													   
    REG(0x0F12, 0x0504); ///0504//0504//0504 //#TVAR_afit_pBaseVals[158]													   
    REG(0x0F12, 0x0305); ///0305//0305//0305 //#TVAR_afit_pBaseVals[159]													   
    REG(0x0F12, 0x4603); ///5F03//5F03//4603 //#TVAR_afit_pBaseVals[160]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[161]													   
    REG(0x0F12, 0x0180); ///0080//0080//0180 //#TVAR_afit_pBaseVals[162]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[163]													   
    REG(0x0F12, 0x1919); ///3232//3232//1919 //#TVAR_afit_pBaseVals[164]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[165]													   
    REG(0x0F12, 0x3C02); ///2A01//2A01//3C02 //#TVAR_afit_pBaseVals[166]													   
    REG(0x0F12, 0x643C); ///4632//3232//643C //#TVAR_afit_pBaseVals[167]													   
    REG(0x0F12, 0x2864); ///2844//2830//2864 //#TVAR_afit_pBaseVals[168]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[169]													   
    REG(0x0F12, 0x1403); ///1403//1403//1403 //#TVAR_afit_pBaseVals[170]													   
    REG(0x0F12, 0x1E0C); ///1E07//1E07//1E0C //#TVAR_afit_pBaseVals[171]													   
    REG(0x0F12, 0x070A); ///070A//070A//070A //#TVAR_afit_pBaseVals[172]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[173]													   
    REG(0x0F12, 0x4104); ///3C04//5004//4104 //#TVAR_afit_pBaseVals[174]													   
    REG(0x0F12, 0x123C); ///0F2C//0F40//123C //#TVAR_afit_pBaseVals[175]													   
    REG(0x0F12, 0x4012); ///400F//400F//4012 //#TVAR_afit_pBaseVals[176]													   
    REG(0x0F12, 0x0204); ///0204//0204//0204 //#TVAR_afit_pBaseVals[177]													   
    REG(0x0F12, 0x1E03); ///3203//3203//1E03 //#TVAR_afit_pBaseVals[178]													   
    REG(0x0F12, 0x011E); ///0132//0132//011E //#TVAR_afit_pBaseVals[179]													   
    REG(0x0F12, 0x0201); ///0101//0101//0201 //#TVAR_afit_pBaseVals[180]													   
    REG(0x0F12, 0x3232); ///262A//262A//3232 //#TVAR_afit_pBaseVals[181]													   
    REG(0x0F12, 0x3C3C); ///3032//3032//3C3C //#TVAR_afit_pBaseVals[182]													   
    REG(0x0F12, 0x0028); ///0028//0028//0028 //#TVAR_afit_pBaseVals[183]													   
    REG(0x0F12, 0x030A); ///030A//030A//030A //#TVAR_afit_pBaseVals[184]													   
    REG(0x0F12, 0x0714); ///0714//0714//0714 //#TVAR_afit_pBaseVals[185]													   
    REG(0x0F12, 0x0A1E); ///0A1E//0A1E//0A1E //#TVAR_afit_pBaseVals[186]													   
    REG(0x0F12, 0xFF07); ///FF07//FF07//FF07 //#TVAR_afit_pBaseVals[187]													   
    REG(0x0F12, 0x0432); ///0432//0432//0432 //#TVAR_afit_pBaseVals[188]													   
    REG(0x0F12, 0x4050); ///4050//4050//4050 //#TVAR_afit_pBaseVals[189]													   
    REG(0x0F12, 0x0F0F); ///0F0F//0F0F//0F0F //#TVAR_afit_pBaseVals[190]													   
    REG(0x0F12, 0x0440); ///0440//0440//0440 //#TVAR_afit_pBaseVals[191]													   
    REG(0x0F12, 0x0302); ///0302//0302//0302 //#TVAR_afit_pBaseVals[192]													   
    REG(0x0F12, 0x1E1E); ///3232//3232//1E1E //#TVAR_afit_pBaseVals[193]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[194]													   
    REG(0x0F12, 0x3202); ///2A01//2A01//3202 //#TVAR_afit_pBaseVals[195]													   
    REG(0x0F12, 0x3C32); ///3226//3226//3C32 //#TVAR_afit_pBaseVals[196]													   
    REG(0x0F12, 0x283C); ///2830//2830//283C //#TVAR_afit_pBaseVals[197]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[198]													   
    REG(0x0F12, 0x1403); ///1403//1403//1403 //#TVAR_afit_pBaseVals[199]													   
    REG(0x0F12, 0x1E07); ///1E07//1E07//1E07 //#TVAR_afit_pBaseVals[200]													   
    REG(0x0F12, 0x070A); ///070A//070A//070A //#TVAR_afit_pBaseVals[201]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[202]													   
    REG(0x0F12, 0x5004); ///5004//5004//5004 //#TVAR_afit_pBaseVals[203]													   
    REG(0x0F12, 0x0F40); ///0F40//0F40//0F40 //#TVAR_afit_pBaseVals[204]													   
    REG(0x0F12, 0x400F); ///400F//400F//400F //#TVAR_afit_pBaseVals[205]													   
    REG(0x0F12, 0x0204); ///0204//0204//0204 //#TVAR_afit_pBaseVals[206]													   
    REG(0x0F12, 0x0003); ///0003//0003//0003 //#TVAR_afit_pBaseVals[207]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[208]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[209]													   
    REG(0x0F12, 0x0000); ///0019//0019//0019 //#TVAR_afit_pBaseVals[210]													   
    REG(0x0F12, 0x0005); ///0000//0000//0000 //#TVAR_afit_pBaseVals[211]													   
    REG(0x0F12, 0xFFF6); ///0000//0000//0000 //#TVAR_afit_pBaseVals[212]													   
    REG(0x0F12, 0x00C4); ///001E//001E//00C4 //#TVAR_afit_pBaseVals[213]													   
    REG(0x0F12, 0x03FF); //03FF); //// #TVAR_afit_pBaseVals[214]															   
    REG(0x0F12, 0x009C); //009C); //// #TVAR_afit_pBaseVals[215]															   
    REG(0x0F12, 0x017C); //017C); //// #TVAR_afit_pBaseVals[216]															   
    REG(0x0F12, 0x03FF); //03FF); //// #TVAR_afit_pBaseVals[217]															   
    REG(0x0F12, 0x000C); //000C); //// #TVAR_afit_pBaseVals[218]															   
    REG(0x0F12, 0x0010); //0010); //// #TVAR_afit_pBaseVals[219]															   
    REG(0x0F12, 0x012C); //012C); //// #TVAR_afit_pBaseVals[220]															   
    REG(0x0F12, 0x03E8); //03E8); //// #TVAR_afit_pBaseVals[221]															   
    REG(0x0F12, 0x0046); //0046); //// #TVAR_afit_pBaseVals[222]															   
    REG(0x0F12, 0x0078); //0078); //// #TVAR_afit_pBaseVals[223]															   
    REG(0x0F12, 0x0070); //0070); //// #TVAR_afit_pBaseVals[224]															   
    REG(0x0F12, 0x0004); //0004); //// #TVAR_afit_pBaseVals[225]															   
    REG(0x0F12, 0x0004); //0004); //// #TVAR_afit_pBaseVals[226]															   
    REG(0x0F12, 0x01AA); //01AA); //// #TVAR_afit_pBaseVals[227]															   
    REG(0x0F12, 0x001E); //001E); //// #TVAR_afit_pBaseVals[228]															   
    REG(0x0F12, 0x001E); //001E); //// #TVAR_afit_pBaseVals[229]															   
    REG(0x0F12, 0x0005); //0005); //// #TVAR_afit_pBaseVals[126]															   
    REG(0x0F12, 0x0005); //0005); //// #TVAR_afit_pBaseVals[127]															   
    REG(0x0F12, 0x0064); ///0032//0032//0064 //#TVAR_afit_pBaseVals[232]													   
    REG(0x0F12, 0x001B); ///0028//0028//001B //#TVAR_afit_pBaseVals[233]													   
    REG(0x0F12, 0x002A); ///0032//0032//002A //#TVAR_afit_pBaseVals[234]													   
    REG(0x0F12, 0x0024); ///0028//0028//0024 //#TVAR_afit_pBaseVals[235]													   
    REG(0x0F12, 0x002A); ///0032//0032//002A //#TVAR_afit_pBaseVals[236]													   
    REG(0x0F12, 0x0024); ///0028//0028//0024 //#TVAR_afit_pBaseVals[237]													   
    REG(0x0F12, 0x0A24); ///0A0F//0A0F//0A24 //#TVAR_afit_pBaseVals[238]													   
    REG(0x0F12, 0x1701); //1701); //// #TVAR_afit_pBaseVals[135]															   
    REG(0x0F12, 0x0229); //0229); //// #TVAR_afit_pBaseVals[136]															   
    REG(0x0F12, 0x1403); //1403); //// #TVAR_afit_pBaseVals[137]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[138]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[139]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[140]															   
    REG(0x0F12, 0x00FF); //00FF); //// #TVAR_afit_pBaseVals[141]															   
    REG(0x0F12, 0x043B); ///043B//043B//043B //#TVAR_afit_pBaseVals[246]													   
    REG(0x0F12, 0x1414); ///0505//0505//1414 //#TVAR_afit_pBaseVals[247]													   
    REG(0x0F12, 0x0301); ///0301//0301//0301 //#TVAR_afit_pBaseVals[248]													   
    REG(0x0F12, 0xFF07); ///8007//8007//FF07 //#TVAR_afit_pBaseVals[249]													   
    REG(0x0F12, 0x051E); ///051E//051E//051E //#TVAR_afit_pBaseVals[250]													   
    REG(0x0F12, 0x0A1E); ///0A1E//0A1E//0A1E //#TVAR_afit_pBaseVals[251]													   
    REG(0x0F12, 0x0F0F); ///0F0F//0F0F//0F0F //#TVAR_afit_pBaseVals[252]													   
    REG(0x0F12, 0x0A03); ///0A03//0A03//0A03 //#TVAR_afit_pBaseVals[253]													   
    REG(0x0F12, 0x0A3C); ///0A46//0A3C//0A3C //#TVAR_afit_pBaseVals[254]													   
    REG(0x0F12, 0x0528); ///0532//0528//0528 //#TVAR_afit_pBaseVals[255]													   
    REG(0x0F12, 0x0002); ///0002//0002//0002 //#TVAR_afit_pBaseVals[256]													   
    REG(0x0F12, 0x00FF); //00FF//00FF//00FF //#TVAR_afit_pBaseVals[153]													   
    REG(0x0F12, 0x1102); //1002//1002//1102 //#TVAR_afit_pBaseVals[154]													   
    REG(0x0F12, 0x001B); //001B); //// #TVAR_afit_pBaseVals[155]															   
    REG(0x0F12, 0x0900); //0900); //// #TVAR_afit_pBaseVals[156]															   
    REG(0x0F12, 0x0600); //0600); //// #TVAR_afit_pBaseVals[157]															   
    REG(0x0F12, 0x0504); //0504); //// #TVAR_afit_pBaseVals[158]															   
    REG(0x0F12, 0x0305); //0305//0305//0305 //#TVAR_afit_pBaseVals[159]													   
    REG(0x0F12, 0x4603); ///6902//6902//4603 //#TVAR_afit_pBaseVals[264]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[265]													   
    REG(0x0F12, 0x0180); ///0080//0080//0180 //#TVAR_afit_pBaseVals[266]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[267]													   
    REG(0x0F12, 0x2323); ///2D2D//2D2D//2323 //#TVAR_afit_pBaseVals[268]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[269]													   
    REG(0x0F12, 0x2A02); ///2001//2001//2A02 //#TVAR_afit_pBaseVals[270]													   
    REG(0x0F12, 0x3C2A); ///1926//2026//3C2A //#TVAR_afit_pBaseVals[271]													   
    REG(0x0F12, 0x283C); ///2818//281E//283C //#TVAR_afit_pBaseVals[272]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[273]													   
    REG(0x0F12, 0x1403); ///0A03//0A03//1403 //#TVAR_afit_pBaseVals[274]													   
    REG(0x0F12, 0x1E0C); ///1E0A//1E0A//1E0C //#TVAR_afit_pBaseVals[275]													   
    REG(0x0F12, 0x070A); ///070A//070A//070A //#TVAR_afit_pBaseVals[276]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[277]													   
    REG(0x0F12, 0x4B04); ///5A04//5004//4B04 //#TVAR_afit_pBaseVals[278]													   
    REG(0x0F12, 0x0F40); ///0F4A//0F40//0F40 //#TVAR_afit_pBaseVals[279]													   
    REG(0x0F12, 0x400F); ///400F//400F//400F //#TVAR_afit_pBaseVals[280]													   
    REG(0x0F12, 0x0204); ///0204//0204//0204 //#TVAR_afit_pBaseVals[281]													   
    REG(0x0F12, 0x2303); ///3203//3203//2303 //#TVAR_afit_pBaseVals[282]													   
    REG(0x0F12, 0x0123); ///0132//0132//0123 //#TVAR_afit_pBaseVals[283]													   
    REG(0x0F12, 0x0201); ///0101//0101//0201 //#TVAR_afit_pBaseVals[284]													   
    REG(0x0F12, 0x262A); ///1C20//1C20//262A //#TVAR_afit_pBaseVals[285]													   
    REG(0x0F12, 0x2C2C); ///1C1E//1C1E//2C2C //#TVAR_afit_pBaseVals[286]													   
    REG(0x0F12, 0x0028); ///0028//0028//0028 //#TVAR_afit_pBaseVals[287]													   
    REG(0x0F12, 0x030A); //030A); //// #TVAR_afit_pBaseVals[184]															   
    REG(0x0F12, 0x0714); //0714); //// #TVAR_afit_pBaseVals[185]															   
    REG(0x0F12, 0x0A1E); //0A1E); //// #TVAR_afit_pBaseVals[186]															   
    REG(0x0F12, 0xFF07); //FF07); //// #TVAR_afit_pBaseVals[187]															   
    REG(0x0F12, 0x0432); //0432); //// #TVAR_afit_pBaseVals[188]															   
    REG(0x0F12, 0x4050); //4050); //// #TVAR_afit_pBaseVals[189]															   
    REG(0x0F12, 0x0F0F); //0F0F); //// #TVAR_afit_pBaseVals[190]															   
    REG(0x0F12, 0x0440); //0440); //// #TVAR_afit_pBaseVals[191]															   
    REG(0x0F12, 0x0302); //0302); //// #TVAR_afit_pBaseVals[192]															   
    REG(0x0F12, 0x2323); ///3232//3232//2323 //#TVAR_afit_pBaseVals[297]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[298]													   
    REG(0x0F12, 0x2A02); ///2001//2001//2A02 //#TVAR_afit_pBaseVals[299]													   
    REG(0x0F12, 0x2C26); ///1E1C//1E1C//2C26 //#TVAR_afit_pBaseVals[300]													   
    REG(0x0F12, 0x282C); ///281C//281C//282C //#TVAR_afit_pBaseVals[301]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[302]													   
    REG(0x0F12, 0x1403); //1403); //// #TVAR_afit_pBaseVals[199]															   
    REG(0x0F12, 0x1E07); //1E07); //// #TVAR_afit_pBaseVals[200]															   
    REG(0x0F12, 0x070A); //070A); //// #TVAR_afit_pBaseVals[201]															   
    REG(0x0F12, 0x32FF); //32FF); //// #TVAR_afit_pBaseVals[202]															   
    REG(0x0F12, 0x5004); //5004); //// #TVAR_afit_pBaseVals[203]															   
    REG(0x0F12, 0x0F40); //0F40); //// #TVAR_afit_pBaseVals[204]															   
    REG(0x0F12, 0x400F); //400F); //// #TVAR_afit_pBaseVals[205]															   
    REG(0x0F12, 0x0204); //0204); //// #TVAR_afit_pBaseVals[206]															   
    REG(0x0F12, 0x0003); //0003); //// #TVAR_afit_pBaseVals[207]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[208]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[209]															   
    REG(0x0F12, 0x0000); ///0019//0019//0019 //#TVAR_afit_pBaseVals[314]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[315]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[316]													   
    REG(0x0F12, 0x00C4); ///001E//001E//00C4 //#TVAR_afit_pBaseVals[317]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[318]													   
    REG(0x0F12, 0x009C); //009C); //// #TVAR_afit_pBaseVals[215]															   
    REG(0x0F12, 0x017C); //017C); //// #TVAR_afit_pBaseVals[216]															   
    REG(0x0F12, 0x03FF); //03FF); //// #TVAR_afit_pBaseVals[217]															   
    REG(0x0F12, 0x000C); //000C); //// #TVAR_afit_pBaseVals[218]															   
    REG(0x0F12, 0x0010); ///0010//0010//0010 //#TVAR_afit_pBaseVals[323]													   
    REG(0x0F12, 0x00C8); ///012C//012C//00C8 //#TVAR_afit_pBaseVals[324]													   
    REG(0x0F12, 0x0384); ///03E8//03E8//0384 //#TVAR_afit_pBaseVals[325]													   
    REG(0x0F12, 0x0046); ///0050//0050//0046 //#TVAR_afit_pBaseVals[326]													   
    REG(0x0F12, 0x0082); ///00C8//00C8//0082 //#TVAR_afit_pBaseVals[327]													   
    REG(0x0F12, 0x0070); ///0070//0070//0070 //#TVAR_afit_pBaseVals[328]													   
    REG(0x0F12, 0x0000); ///0004//0004//0000 //#TVAR_afit_pBaseVals[329]													   
    REG(0x0F12, 0x0000); ///0004//0004//0000 //#TVAR_afit_pBaseVals[330]													   
    REG(0x0F12, 0x01AA); ///01AA//01AA//01AA //#TVAR_afit_pBaseVals[331]													   
    REG(0x0F12, 0x001E); ///0014//0014//001E //#TVAR_afit_pBaseVals[332]													   
    REG(0x0F12, 0x001E); ///0014//0014//001E //#TVAR_afit_pBaseVals[333]													   
    REG(0x0F12, 0x000A); ///000A//000A//000A //#TVAR_afit_pBaseVals[334]													   
    REG(0x0F12, 0x000A); ///000A//000A//000A //#TVAR_afit_pBaseVals[335]													   
    REG(0x0F12, 0x010E); ///0032//0032//010E //#TVAR_afit_pBaseVals[336]													   
    REG(0x0F12, 0x0028); ///0023//0023//0028 //#TVAR_afit_pBaseVals[337]													   
    REG(0x0F12, 0x0032); ///0032//0032//0032 //#TVAR_afit_pBaseVals[338]													   
    REG(0x0F12, 0x0028); ///0028//0028//0028 //#TVAR_afit_pBaseVals[339]													   
    REG(0x0F12, 0x0032); ///0032//0032//0032 //#TVAR_afit_pBaseVals[340]													   
    REG(0x0F12, 0x0028); ///0028//0028//0028 //#TVAR_afit_pBaseVals[341]													   
    REG(0x0F12, 0x0A24); ///0A0F//0A0F//0A24 //#TVAR_afit_pBaseVals[342]													   
    REG(0x0F12, 0x1701); ///1701//1701//1701 //#TVAR_afit_pBaseVals[343]													   
    REG(0x0F12, 0x0229); //0229); //// #TVAR_afit_pBaseVals[240]															   
    REG(0x0F12, 0x1403); //1403); //// #TVAR_afit_pBaseVals[241]															   
    REG(0x0F12, 0x0000); //0000); //// #TVAR_afit_pBaseVals[242]															   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[347]													   
    REG(0x0F12, 0x0504); ///0404//0404//0504 //#TVAR_afit_pBaseVals[348]													   
    REG(0x0F12, 0x00FF); ///00FF//00FF//00FF //#TVAR_afit_pBaseVals[349]													   
    REG(0x0F12, 0x043B); ///033B//033B//043B //#TVAR_afit_pBaseVals[350]													   
    REG(0x0F12, 0x1414); ///0505//0505//1414 //#TVAR_afit_pBaseVals[351]													   
    REG(0x0F12, 0x0301); ///0301//0301//0301 //#TVAR_afit_pBaseVals[352]													   
    REG(0x0F12, 0xFF07); ///8007//8007//FF07 //#TVAR_afit_pBaseVals[353]													   
    REG(0x0F12, 0x051E); ///051E//051E//051E //#TVAR_afit_pBaseVals[354]													   
    REG(0x0F12, 0x0A1E); ///0A1E//0A1E//0A1E //#TVAR_afit_pBaseVals[355]													   
    REG(0x0F12, 0x0F0F); ///0F0F//0F0F//0F0F //#TVAR_afit_pBaseVals[356]													   
    REG(0x0F12, 0x0A00); ///0A03//0A03//0A00 //#TVAR_afit_pBaseVals[357]													   
    REG(0x0F12, 0x0A3C); ///0A46//0A3C//0A3C //#TVAR_afit_pBaseVals[358]													   
    REG(0x0F12, 0x0532); ///0532//0828//0532 //#TVAR_afit_pBaseVals[359]													   
    REG(0x0F12, 0x0002); ///0002//0002//0002 //#TVAR_afit_pBaseVals[360]													   
    REG(0x0F12, 0x00FF); ///00FF//00FF//00FF //#TVAR_afit_pBaseVals[361]													   
    REG(0x0F12, 0x1002); ///1002//1002//1002 //#TVAR_afit_pBaseVals[362]													   
    REG(0x0F12, 0x001E); ///001D//001D//001E //#TVAR_afit_pBaseVals[363]													   
    REG(0x0F12, 0x0900); ///0900//0900//0900 //#TVAR_afit_pBaseVals[364]													   
    REG(0x0F12, 0x0600); ///0600//0600//0600 //#TVAR_afit_pBaseVals[365]													   
    REG(0x0F12, 0x0504); ///0504//0504//0504 //#TVAR_afit_pBaseVals[366]													   
    REG(0x0F12, 0x0305); ///0305//0305//0305 //#TVAR_afit_pBaseVals[367]													   
    REG(0x0F12, 0x4602); ///6F02//6F02//4602 //#TVAR_afit_pBaseVals[368]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[369]													   
    REG(0x0F12, 0x0180); ///0080//0080//0180 //#TVAR_afit_pBaseVals[370]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[371]													   
    REG(0x0F12, 0x2328); ///323C//323C//2328 //#TVAR_afit_pBaseVals[372]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[373]													   
    REG(0x0F12, 0x2A02); ///1A01//1A01//2A02 //#TVAR_afit_pBaseVals[374]													   
    REG(0x0F12, 0x2228); ///141E//1A1E//2228 //#TVAR_afit_pBaseVals[375]													   
    REG(0x0F12, 0x2822); ///2812//2818//2822 //#TVAR_afit_pBaseVals[376]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[377]													   
    REG(0x0F12, 0x1903); ///1403//1403//1903 //#TVAR_afit_pBaseVals[378]													   
    REG(0x0F12, 0x1E0F); ///1905//1905//1E0F //#TVAR_afit_pBaseVals[379]													   
    REG(0x0F12, 0x070A); ///060E//060E//070A //#TVAR_afit_pBaseVals[380]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[381]													   
    REG(0x0F12, 0x9604); ///5A04//5004//9604 //#TVAR_afit_pBaseVals[382]													   
    REG(0x0F12, 0x0F42); ///144A//1440//0F42 //#TVAR_afit_pBaseVals[383]													   
    REG(0x0F12, 0x400F); ///4015//4015//400F //#TVAR_afit_pBaseVals[384]													   
    REG(0x0F12, 0x0504); ///0204//0204//0504 //#TVAR_afit_pBaseVals[385]													   
    REG(0x0F12, 0x2805); ///3C03//3C03//2805 //#TVAR_afit_pBaseVals[386]													   
    REG(0x0F12, 0x0123); ///013C//013C//0123 //#TVAR_afit_pBaseVals[387]													   
    REG(0x0F12, 0x0201); ///0101//0101//0201 //#TVAR_afit_pBaseVals[388]													   
    REG(0x0F12, 0x2024); ///141A//141A//2024 //#TVAR_afit_pBaseVals[389]													   
    REG(0x0F12, 0x1C1C); ///181A//181A//1C1C //#TVAR_afit_pBaseVals[390]													   
    REG(0x0F12, 0x0028); ///0028//0028//0028 //#TVAR_afit_pBaseVals[391]													   
    REG(0x0F12, 0x030A); ///030A//030A//030A //#TVAR_afit_pBaseVals[392]													   
    REG(0x0F12, 0x0A0A); ///0614//0614//0A0A //#TVAR_afit_pBaseVals[393]													   
    REG(0x0F12, 0x0A2D); ///0A19//0A19//0A2D //#TVAR_afit_pBaseVals[394]													   
    REG(0x0F12, 0xFF07); ///FF06//FF06//FF07 //#TVAR_afit_pBaseVals[395]													   
    REG(0x0F12, 0x0432); ///0432//0432//0432 //#TVAR_afit_pBaseVals[396]													   
    REG(0x0F12, 0x4050); ///4050//4050//4050 //#TVAR_afit_pBaseVals[397]													   
    REG(0x0F12, 0x0F0F); ///1514//1514//0F0F //#TVAR_afit_pBaseVals[398]													   
    REG(0x0F12, 0x0440); ///0440//0440//0440 //#TVAR_afit_pBaseVals[399]													   
    REG(0x0F12, 0x0302); ///0302//0302//0302 //#TVAR_afit_pBaseVals[400]													   
    REG(0x0F12, 0x2328); ///3C3C//3C3C//2328 //#TVAR_afit_pBaseVals[401]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[402]													   
    REG(0x0F12, 0x3C02); ///1A01//1A01//3C02 //#TVAR_afit_pBaseVals[403]													   
    REG(0x0F12, 0x1C3C); ///1A14//1A14//1C3C //#TVAR_afit_pBaseVals[404]													   
    REG(0x0F12, 0x281C); ///2818//2818//281C //#TVAR_afit_pBaseVals[405]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[406]													   
    REG(0x0F12, 0x0A03); ///1403//1403//0A03 //#TVAR_afit_pBaseVals[407]													   
    REG(0x0F12, 0x2D0A); ///1906//1906//2D0A //#TVAR_afit_pBaseVals[408]													   
    REG(0x0F12, 0x070A); ///060A//060A//070A //#TVAR_afit_pBaseVals[409]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[410]													   
    REG(0x0F12, 0x5004); ///5004//5004//5004 //#TVAR_afit_pBaseVals[411]													   
    REG(0x0F12, 0x0F40); ///1440//1440//0F40 //#TVAR_afit_pBaseVals[412]													   
    REG(0x0F12, 0x400F); ///4015//4015//400F //#TVAR_afit_pBaseVals[413]													   
    REG(0x0F12, 0x0204); ///0204//0204//0204 //#TVAR_afit_pBaseVals[414]													   
    REG(0x0F12, 0x0003); ///0003//0003//0003 //#TVAR_afit_pBaseVals[415]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[416]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[417]													   
    // REG(0x0F12, 0x0000); ///0019//0019//0019 //#TVAR_afit_pBaseVals[418]	   //yurong
    REG(0x0F12, 0x0005); ///0019//0019//0019 //#TVAR_afit_pBaseVals[418]		

    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[419]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[420]													   
    REG(0x0F12, 0x00C4); ///001E//001E//00C4 //#TVAR_afit_pBaseVals[421]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[422]													   
    REG(0x0F12, 0x009C); ///009C//009C//009C //#TVAR_afit_pBaseVals[423]													   
    REG(0x0F12, 0x017C); ///017C//017C//017C //#TVAR_afit_pBaseVals[424]													   
    REG(0x0F12, 0x03FF); ///03FF//03FF//03FF //#TVAR_afit_pBaseVals[425]													   
    REG(0x0F12, 0x000C); ///000C//000C//000C //#TVAR_afit_pBaseVals[426]													   
    REG(0x0F12, 0x0010); ///0010//0010//0010 //#TVAR_afit_pBaseVals[427]													   
    REG(0x0F12, 0x00C8); ///0000//0000//00C8 //#TVAR_afit_pBaseVals[428]													   
    REG(0x0F12, 0x0320); ///0000//0000//0320 //#TVAR_afit_pBaseVals[429]													   
    REG(0x0F12, 0x0046); ///0046//0046//0046 //#TVAR_afit_pBaseVals[430]													   
    REG(0x0F12, 0x015E); ///0050//0050//015E //#TVAR_afit_pBaseVals[431]													   
    REG(0x0F12, 0x0070); ///0070//0070//0070 //#TVAR_afit_pBaseVals[432]													   
    REG(0x0F12, 0x0000); ///0004//0004//0000 //#TVAR_afit_pBaseVals[433]													   
    REG(0x0F12, 0x0000); ///0004//0004//0000 //#TVAR_afit_pBaseVals[434]													   
    REG(0x0F12, 0x01AA); ///01AA//01AA//01AA //#TVAR_afit_pBaseVals[435]													   
    REG(0x0F12, 0x0014); ///0014//0014//0014 //#TVAR_afit_pBaseVals[436]													   
    REG(0x0F12, 0x0014); ///0014//0014//0014 //#TVAR_afit_pBaseVals[437]													   
    REG(0x0F12, 0x000A); ///000A//000A//000A //#TVAR_afit_pBaseVals[438]													   
    REG(0x0F12, 0x000A); ///000A//000A//000A //#TVAR_afit_pBaseVals[439]													   
    REG(0x0F12, 0x0140); ///002D//002D//0140 //#TVAR_afit_pBaseVals[440]													   
    REG(0x0F12, 0x003C); ///0019//0019//003C //#TVAR_afit_pBaseVals[441]													   
    REG(0x0F12, 0x0032); ///0023//0023//0032 //#TVAR_afit_pBaseVals[442]													   
    REG(0x0F12, 0x0023); ///0023//0023//0023 //#TVAR_afit_pBaseVals[443]													   
    REG(0x0F12, 0x0023); ///0023//0023//0023 //#TVAR_afit_pBaseVals[444]													   
    REG(0x0F12, 0x0032); ///0023//0023//0032 //#TVAR_afit_pBaseVals[445]													   
    REG(0x0F12, 0x0A24); ///0A0F//0A0F//0A24 //#TVAR_afit_pBaseVals[446]													   
    REG(0x0F12, 0x1701); ///1701//1701//1701 //#TVAR_afit_pBaseVals[447]													   
    REG(0x0F12, 0x0229); ///0229//0229//0229 //#TVAR_afit_pBaseVals[448]													   
    REG(0x0F12, 0x1403); ///1403//1403//1403 //#TVAR_afit_pBaseVals[449]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[450]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[451]													   
    REG(0x0F12, 0x0505); ///0606//0606//0505 //#TVAR_afit_pBaseVals[452]													   
    REG(0x0F12, 0x00FF); ///00FF//00FF//00FF //#TVAR_afit_pBaseVals[453]													   
    REG(0x0F12, 0x043B); ///033B//033B//043B //#TVAR_afit_pBaseVals[454]													   
    REG(0x0F12, 0x1414); ///0505//0505//1414 //#TVAR_afit_pBaseVals[455]													   
    REG(0x0F12, 0x0301); ///0301//0301//0301 //#TVAR_afit_pBaseVals[456]													   
    REG(0x0F12, 0xFF07); ///8007//8007//FF07 //#TVAR_afit_pBaseVals[457]													   
    REG(0x0F12, 0x051E); ///051E//051E//051E //#TVAR_afit_pBaseVals[458]													   
    REG(0x0F12, 0x0A1E); ///0A1E//0A1E//0A1E //#TVAR_afit_pBaseVals[459]													   
    REG(0x0F12, 0x0000); ///0000//0000//0000 //#TVAR_afit_pBaseVals[460]													   
    REG(0x0F12, 0x0A00); ///0A03//0A03//0A00 //#TVAR_afit_pBaseVals[461]													   
    REG(0x0F12, 0x143C); ///0A46//1E3C//143C //#TVAR_afit_pBaseVals[462]													   
    REG(0x0F12, 0x0532); ///0532//1028//0532 //#TVAR_afit_pBaseVals[463]													   
    REG(0x0F12, 0x0002); ///0002//0002//0002 //#TVAR_afit_pBaseVals[464]													   
    REG(0x0F12, 0x0096); ///00FF//00FF//0096 //#TVAR_afit_pBaseVals[465]													   
    REG(0x0F12, 0x1002); ///1002//1002//1002 //#TVAR_afit_pBaseVals[466]													   
    REG(0x0F12, 0x001E); ///001E//001E//001E //#TVAR_afit_pBaseVals[467]													   
    REG(0x0F12, 0x0900); ///0900//0900//0900 //#TVAR_afit_pBaseVals[468]													   
    REG(0x0F12, 0x0600); ///0600//0600//0600 //#TVAR_afit_pBaseVals[469]													   
    REG(0x0F12, 0x0504); ///0504//0504//0504 //#TVAR_afit_pBaseVals[470]													   
    REG(0x0F12, 0x0305); ///0305//0305//0305 //#TVAR_afit_pBaseVals[471]													   
    REG(0x0F12, 0x6402); ///8002//8002//6402 //#TVAR_afit_pBaseVals[472]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[473]													   
    REG(0x0F12, 0x0180); ///0080//0080//0180 //#TVAR_afit_pBaseVals[474]													   
    REG(0x0F12, 0x0080); ///0080//0080//0080 //#TVAR_afit_pBaseVals[475]													   
    REG(0x0F12, 0x5050); ///4646//4646//5050 //#TVAR_afit_pBaseVals[476]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[477]													   
    REG(0x0F12, 0x1C02); ///1801//1801//1C02 //#TVAR_afit_pBaseVals[478]													   
    REG(0x0F12, 0x191C); ///101C//141C//191C //#TVAR_afit_pBaseVals[479]													   
    REG(0x0F12, 0x2819); ///2810//2812//2819 //#TVAR_afit_pBaseVals[480]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[481]													   
    REG(0x0F12, 0x1E03); ///1003//1003//1E03 //#TVAR_afit_pBaseVals[482]													   
    REG(0x0F12, 0x1E0F); ///1405//1405//1E0F //#TVAR_afit_pBaseVals[483]													   
    REG(0x0F12, 0x0508); ///050C//050C//0508 //#TVAR_afit_pBaseVals[484]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[485]													   
    REG(0x0F12, 0xAA04); ///5C04//5204//AA04 //#TVAR_afit_pBaseVals[486]													   
    REG(0x0F12, 0x1452); ///144A//1440//1452 //#TVAR_afit_pBaseVals[487]													   
    REG(0x0F12, 0x4015); ///4015//4015//4015 //#TVAR_afit_pBaseVals[488]													   
    REG(0x0F12, 0x0604); ///0204//0204//0604 //#TVAR_afit_pBaseVals[489]													   
    REG(0x0F12, 0x5006); ///5003//5003//5006 //#TVAR_afit_pBaseVals[490]													   
    REG(0x0F12, 0x0150); ///0150//0150//0150 //#TVAR_afit_pBaseVals[491]													   
    REG(0x0F12, 0x0201); ///0101//0101//0201 //#TVAR_afit_pBaseVals[492]													   
    REG(0x0F12, 0x1E1E); ///1418//1418//1E1E //#TVAR_afit_pBaseVals[493]													   
    REG(0x0F12, 0x1212); ///1214//1214//1212 //#TVAR_afit_pBaseVals[494]													   
    REG(0x0F12, 0x0028); ///0028//0028//0028 //#TVAR_afit_pBaseVals[495]													   
    REG(0x0F12, 0x030A); ///030A//030A//030A //#TVAR_afit_pBaseVals[496]													   
    REG(0x0F12, 0x0A10); ///0A10//0A10//0A10 //#TVAR_afit_pBaseVals[497]													   
    REG(0x0F12, 0x0819); ///0819//0819//0819 //#TVAR_afit_pBaseVals[498]													   
    REG(0x0F12, 0xFF05); ///FF05//FF05//FF05 //#TVAR_afit_pBaseVals[499]													   
    REG(0x0F12, 0x0432); ///0432//0432//0432 //#TVAR_afit_pBaseVals[500]													   
    REG(0x0F12, 0x4052); ///4052//4052//4052 //#TVAR_afit_pBaseVals[501]													   
    REG(0x0F12, 0x1514); ///1514//1514//1514 //#TVAR_afit_pBaseVals[502]													   
    REG(0x0F12, 0x0440); ///0440//0440//0440 //#TVAR_afit_pBaseVals[503]													   
    REG(0x0F12, 0x0302); ///0302//0302//0302 //#TVAR_afit_pBaseVals[504]													   
    REG(0x0F12, 0x5050); ///5050//5050//5050 //#TVAR_afit_pBaseVals[505]													   
    REG(0x0F12, 0x0101); ///0101//0101//0101 //#TVAR_afit_pBaseVals[506]													   
    REG(0x0F12, 0x1E02); ///1801//1801//1E02 //#TVAR_afit_pBaseVals[507]													   
    REG(0x0F12, 0x121E); ///1414//1414//121E //#TVAR_afit_pBaseVals[508]													   
    REG(0x0F12, 0x2812); ///2812//2812//2812 //#TVAR_afit_pBaseVals[509]													   
    REG(0x0F12, 0x0A00); ///0A00//0A00//0A00 //#TVAR_afit_pBaseVals[510]													   
    REG(0x0F12, 0x1003); ///1003//1003//1003 //#TVAR_afit_pBaseVals[511]													   
    REG(0x0F12, 0x190A); ///190A//190A//190A //#TVAR_afit_pBaseVals[512]													   
    REG(0x0F12, 0x0508); ///0508//0508//0508 //#TVAR_afit_pBaseVals[513]													   
    REG(0x0F12, 0x32FF); ///32FF//32FF//32FF //#TVAR_afit_pBaseVals[514]													   
    REG(0x0F12, 0x5204); ///5204//5204//5204 //#TVAR_afit_pBaseVals[515]													   
    REG(0x0F12, 0x1440); ///1440//1440//1440 //#TVAR_afit_pBaseVals[516]													   
    REG(0x0F12, 0x4015); ///4015//4015//4015 //#TVAR_afit_pBaseVals[517]													   
    REG(0x0F12, 0x0204); ///0204//0204//0204 //#TVAR_afit_pBaseVals[518]													   
    REG(0x0F12, 0x0003); ///0003//0003//0003 //#TVAR_afit_pBaseVals[519]													   
    // AFIT table (Constants)	 ); //																																		
    REG(0x0F12, 0x7F7A); ////#afit_pConstBaseVals[0]																			  
    REG(0x0F12, 0x7FBD); ////#afit_pConstBaseVals[1]																			  
    REG(0x0F12, 0xBEFC); ////#afit_pConstBaseVals[2]																			  
    REG(0x0F12, 0xF7BC); ////#afit_pConstBaseVals[3]																			  
    REG(0x0F12, 0x7E06); ////#afit_pConstBaseVals[4]																			  
    REG(0x0F12, 0x0053); ////#afit_pConstBaseVals[5]																			  
    // Update Changed Registers //																																			
    REG(0x002A, 0x0664); //																															
    REG(0x0F12, 0x013E); ////seti_uContrastCenter 																				
    // Fill RAM with alternative op-codes																																
    // Update T&P tuning parameters																																			
    REG(0x002A, 0x04D6);																																	
    REG(0x0F12, 0x0001);																																	
    REG(0x0028, 0xD000);																																	
    REG(0x002A, 0x1102);																																	
    REG(0x0F12, 0x00C0);																																	
    REG(0x002A, 0x113C);																																	
    REG(0x0F12, 0x267C);																																	
    REG(0x0F12, 0x2680);																																	
    REG(0x002A, 0x1142);																																	
    REG(0x0F12, 0x00C0);																																	
    REG(0x002A, 0x117C);																																	
    REG(0x0F12, 0x2CE8);																																	
    REG(0x0F12, 0x2CEC);																																	
    REG(0x0028, 0x7000);																																	
    REG(0x002A, 0x2CE8);																																	
    REG(0x0F12, 0x0007);																																	
    REG(0x0F12, 0x00e2);																																	
    REG(0x0F12, 0x0005);																																	
    REG(0x0F12, 0x00e2);																																	
    REG(0x002A, 0x337A);																																	
    REG(0x0F12, 0x0006);																																	
    //================================ ================================================================											   
    //#SET PLL	 do not modify) 																										
    //================================ ================================================================											   
    //#How to set																																												
    //#1. MCLK																																													
    //hex(CLK you want) * 1000)																																					
    ////#2. System CLK																																									
    //hex((CLK you want) * 1000 / 4) 																																		
    ////#3. PCLK 																																												
    //hex((CLK you want) * 1000 / 4) 																																		
    //  Config the PLL																																									
    //																																																	
    // Input clock (24Mhz), [0x700001C C] 0x5DC0 --> 24000KHz																						  
    // System clock (40MHz),  [0x70000 1F6] 0x2710 * 4 --> 24000KHz																				   
    // Output clock (48MHz),  [0x70000 1F8 ~ 1FA] (0x2ED3 ~ 0x2EEC) * 4 --> 47948KHz ~ 48048KHz													   
    //================================================================																			   
    // Ex. 24Mhz master clock, S5K5CAGAGX_master_clk_freq == 240.																					   
    REG(0x002A, 0x01CC); // Set input CLK // 24MHz																				
    REG(0x0F12, 0x5DC0); // #REG_TC_IPRM_InClockLSBs // 24Mhz 																										   
    REG(0x0F12, 0x0000); // #REG_TC_IPRM_InClockMSBs																													   
    REG(0x002A, 0x01EE);																																										
    REG(0x0F12, 0x0003); //0x0001); //#REG_TC_IPRM_UseNPviClocks //#Number of PLL setting  clock															   
    REG(0x002A, 0x01F6); // Set system CLK																							
    																																																	
    /* Clock0, System clock 58MHz, PVI clock 48Mhz, (previewPreview) */ 																		   
    //  REG(0x0F12, 0x2710); // #REG_TC_IPRM_OpClk4KHz_0	1st 58MHz for 30fps preview 	
    REG(0x0F12, 0x36b0); 
    																																																	
    // Enlarge the pclk range for 26Mhz master clock input.																						
    REG(0x0F12, 0x2E63); //0x2EB0); // #REG_TC_IPRM_MinOutRate4KHz_0	PVI clock 48MHz 							   
    REG(0x0F12, 0x2F5D); //0x2EE0); // #REG_TC_IPRM_MaxOutRate4KHz_0												   
    																																																	
    /* Clock1, System clock 58MHz, PVI clock 40Mhz, (Capture, Backup) */ 																   
    REG(0x0F12, 0x2904); // #REG_TC_IPRM_OpClk4KHz_1	2nd 58MHz for 30fps preview 								   
    REG(0x0F12, 0x157C); // #REG_TC_IPRM_MinOutRate4KHz_1  PVI clock 40MHz										   
    REG(0x0F12, 0x157C); // #REG_TC_IPRM_MaxOutRate4KHz_1 															  
    																																																	
    /* Clock2, System clock 58MHz, PVI clock 36Mhz, (Capture, Default) */																   
    //REG(0x0F12, 0x36B0); // #REG_TC_IPRM_OpClk4KHz_2	3thd 58MHz for 30fps preview								   
    //REG(0x0F12, 0x3A98); //2EE0  // #REG_TC_IPRM_MinOutRate4KHz_0 												   
    //REG(0x0F12, 0x3A98); //2EE0  // #REG_TC_IPRM_MaxOutRate4KHz_0 												   
//#ifdef S5K5CAGA_YUV_CAP_PCLK_60Mhz_8fps
    REG(0x0F12, 0x36B0); // #REG_TC_IPRM_OpClk4KHz_2  3thd 58MHz for 30fps preview                                                                                                                                                                                                                                                                                                                                                                                                                                                          
    REG(0x0F12, 0x3A98); //2EE0  // #REG_TC_IPRM_MinOutRate4KHz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
    REG(0x0F12, 0x3A98); //2EE0  // #REG_TC_IPRM_MaxOutRate4KHz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//#elif  (defined(S5K5CAGA_YUV_CAP_PCLK_86Mhz_12fps))
//    REG(0x0F12, 0x38A4); // #REG_TC_IPRM_OpClk4KHz_2  3thd 58MHz for 30fps preview                                                                                                                                                                                                                                                                                                                                                                                                                                                          
//    REG(0x0F12, 0x53fc); //2EE0  // #REG_TC_IPRM_MinOutRate4KHz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x53fc); //2EE0  // #REG_TC_IPRM_MaxOutRate4KHz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//#elif  (defined(S5K5CAGA_YUV_CAP_PCLK_96Mhz_14fps))
//    REG(0x0F12, 0x3A98); // #REG_TC_IPRM_OpClk4KHz_2  3thd 58MHz for 30fps preview                                                                                                                                                                                                                                                                                                                                                                                                                                                          
//    REG(0x0F12, 0x6784); //2EE0  // #REG_TC_IPRM_MinOutRate4KHz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x6784); 
//#endif

    REG(0x002A, 0x0208);																																
    REG(0x0F12, 0x0001); // #REG_TC_IPRM_InitParamsUpdated															  
    																																																	
    //================================================================================================									   
    // SET PREVIEW CONFIGURATION_0																																		
    // # Foramt : YUV422 																																							
    // # Size: 800*600																																								
    // # FPS : 10~20fps for normal mode																																
    //================================================================================================									   
    REG(0x002A, 0x026C);																																
    //REG(0x0F12, 0x0320+10);  //0400 //#REG_0TC_PCFG_usWidth//1024 												   
    //REG(0x0F12, 0x0258+8);   //0300 //#REG_0TC_PCFG_usHeight //768	026E	
    REG(0x0F12, 0x0320);  //0400 //#REG_0TC_PCFG_usWidth//1024 												   
    REG(0x0F12, 0x0258);   //0300 //#REG_0TC_PCFG_usHeight //768	026E	

    REG(0x0F12, 0x0005);	//#REG_0TC_PCFG_Format		   0270 		
    REG(0x0F12, 0x2F5D);	//2EE0	//157C //3AA8 //#REG_0TC_PCFG_usMaxOut4KHzRate	0272							   
    REG(0x0F12, 0x2E63);	//2EE0	//157C //3A88 //#REG_0TC_PCFG_usMinOut4KHzRate	0274							   
    REG(0x0F12, 0x0100);	//#REG_0TC_PCFG_OutClkPerPix88	  0276													   
    REG(0x0F12, 0x0800);	//#REG_0TC_PCFG_uMaxBpp88		  027															
    REG(0x0F12, 0x0052);	//0052 //#REG_0TC_PCFG_PVIMask //s0050 = FALSE in MSM6290 : s0052 = TRUE in MSM6800 //reg 027A
    REG(0x0F12, 0x4000);	//#REG_0TC_PCFG_OIFMask 																						
    REG(0x0F12, 0x03C0);	//01E0 //#REG_0TC_PCFG_usJpegPacketSize 																   
    REG(0x0F12, 0x0320);	//0000 //#REG_0TC_PCFG_usJpegTotalPackets																   
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_uClockInd																						
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_usFrTimeType																				  
    REG(0x0F12, 0x0001); // #REG_0TC_PCFG_FrRateQualityType																	   
    REG(0x0F12, 0x03E8);	//03E8 //#REG_0TC_PCFG_usMaxFrTimeMsecMult10 //10fps													   
    REG(0x0F12, 0x014D);	//01C6 //#REG_0TC_PCFG_usMinFrTimeMsecMult10 //15fps													   
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_bSmearOutput																				  
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_sSaturation 																				  
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_sSharpBlur																					  
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_sColorTemp																					  
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_uDeviceGammaIndex																		   
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_uPrevMirror 																				  
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_uCaptureMirror																			   
    REG(0x0F12, 0x0000);	//#REG_0TC_PCFG_uRotation																						
    																																																				
    ////================================================================================================ 												   
    //// SET PREVIEW CONFIGURATION_1 																																				
    //// # Foramt : YUV422																																									
    //// # Size: 800*600 																																										
    //// # FPS : 5~20fps for night mode																																			
    ////================================================================================================ 												   
    REG(0x002A, 0x029C);																																			
    //REG(0x0F12, 0x0320+10);  //0400 //#REG_1TC_PCFG_usWidth//1024 																   
    //REG(0x0F12, 0x0258+8);   //0300 //#REG_1TC_PCFG_usHeight //768	026E														   

    REG(0x0F12, 0x0320);  //0400 //#REG_1TC_PCFG_usWidth//1024 																   
    REG(0x0F12, 0x0258);   //0300 //#REG_1TC_PCFG_usHeight //768	026E												

    REG(0x0F12, 0x0005);	//#REG_1TC_PCFG_Format		   0270 																	   
    REG(0x0F12, 0x2F5D);	//157C //3AA8 //#REG_1TC_PCFG_usMaxOut4KHzRate	0272													   
    REG(0x0F12, 0x2E63);	//157C //3A88 //#REG_1TC_PCFG_usMinOut4KHzRate	0274													   
    REG(0x0F12, 0x0100);	//#REG_1TC_PCFG_OutClkPerPix88	  0276																	   
    REG(0x0F12, 0x0800);	//#REG_1TC_PCFG_uMaxBpp88		  027																		  
    REG(0x0F12, 0x0052);	//0052 //#REG_1TC_PCFG_PVIMask //s0050 = FALSE in MSM6290 : s0052 = TRUE in MSM6800 //reg 027A
    REG(0x0F12, 0x4000);	//#REG_1TC_PCFG_OIFMask 																					
    REG(0x0F12, 0x03C0);	//01E0 //#REG_1TC_PCFG_usJpegPacketSize 														   
    REG(0x0F12, 0x0320);	//0000 //#REG_1TC_PCFG_usJpegTotalPackets														   
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_uClockInd																					
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_usFrTimeType																			
    REG(0x0F12, 0x0001); ///#REG_1TC_PCFG_FrRateQualityType																  
    REG(0x0F12, 0x07D0);	//0535 //03E8 //#REG_1TC_PCFG_usMaxFrTimeMsecMult10 //5fps										   
    REG(0x0F12, 0x014D);	//01C6 //#REG_1TC_PCFG_usMinFrTimeMsecMult10 //22fps											   
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_bSmearOutput																			
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_sSaturation 																			
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_sSharpBlur																				
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_sColorTemp																				
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_uDeviceGammaIndex																	  
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_uPrevMirror 																			
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_uCaptureMirror																		  
    REG(0x0F12, 0x0000);	//#REG_1TC_PCFG_uRotation																					
    																																																			
    ////================================================================================================ 										   
    //// SET PREVIEW CONFIGURATION_2 																																			
    //// # Foramt : YUV422																																								
    //// # Size: 800*600 																																									
    //// # FPS : fixed 26fps 																																							
    ////================================================================================================ 										   
    REG(0x002A, 0x02CC);																																		
    REG(0x0F12, 0x0320);  //0400 //#REG_2TC_PCFG_usWidth//1024 														   
    REG(0x0F12, 0x0258);   //0300 //#REG_2TC_PCFG_usHeight //768	026E												   
    REG(0x0F12, 0x0005);	//#REG_2TC_PCFG_Format		   0270 																  
    REG(0x0F12, 0x2F5D);	//157C //3AA8 //#REG_2TC_PCFG_usMaxOut4KHzRate	0272											   
    REG(0x0F12, 0x2E63);	//157C //3A88 //#REG_2TC_PCFG_usMinOut4KHzRate	0274											   
    REG(0x0F12, 0x0100);	//#REG_2TC_PCFG_OutClkPerPix88	  0276															   
    REG(0x0F12, 0x0800);	//#REG_2TC_PCFG_uMaxBpp88		  027																	
    REG(0x0F12, 0x0052);	//0052 //#REG_2TC_PCFG_PVIMask //s0050 = FALSE in MSM6290 : s0052 = TRUE in MSM6800 //reg 027A
    REG(0x0F12, 0x4000);	//#REG_2TC_PCFG_OIFMask 																				
    REG(0x0F12, 0x03C0);	//01E0 //#REG_2TC_PCFG_usJpegPacketSize 													   
    REG(0x0F12, 0x0320);	//0000 //#REG_2TC_PCFG_usJpegTotalPackets													   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uClockInd																				
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_usFrTimeType																		
    REG(0x0F12, 0x0001); //#REG_2TC_PCFG_FrRateQualityType																
    //  REG(0x0F12, 0x014d);	//0535 //03E8 //#REG_2TC_PCFG_usMaxFrTimeMsecMult10 //5fps									   
    // REG(0x0F12, 0x014d);	//01C6 //#REG_2TC_PCFG_usMinFrTimeMsecMult10 //22fps										   
    REG(0x0F12, 0x01f4);	//0535 //03E8 //#REG_2TC_PCFG_usMaxFrTimeMsecMult10 //5fps									   
    REG(0x0F12, 0x01f4);	//01C6 //#REG_2TC_PCFG_usMinFrTimeMsecMult10 //22fps						
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_bSmearOutput																		
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_sSaturation 																		
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_sSharpBlur																			
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_sColorTemp																			
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uDeviceGammaIndex																  
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uPrevMirror 																		
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uCaptureMirror																	  
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uRotation																				
    //sandy modify start 																																								
    ////================================================================================================									   
    //// SET PREVIEW CONFIGURATION_3 																																		
    //// # Foramt : YUV422																																							
    //// # Size: 800*600 																																								
    //// # FPS : fixed 26fps 																																						
    ////================================================================================================									   
    REG(0x002A, 0x02FC);																																	
    REG(0x0F12, 0x0320);  //0400 //#REG_2TC_PCFG_usWidth//1024 													   
    REG(0x0F12, 0x0258);   //0300 //#REG_2TC_PCFG_usHeight //768	026E											   
    REG(0x0F12, 0x0005);	//#REG_2TC_PCFG_Format		   0270 															  
    REG(0x0F12, 0x2F5D);	//157C //3AA8 //#REG_2TC_PCFG_usMaxOut4KHzRate	0272										   
    REG(0x0F12, 0x2E63);	//157C //3A88 //#REG_2TC_PCFG_usMinOut4KHzRate	0274										   
    REG(0x0F12, 0x0100);	//#REG_2TC_PCFG_OutClkPerPix88	  0276														   
    REG(0x0F12, 0x0800);	//#REG_2TC_PCFG_uMaxBpp88		  027																
    REG(0x0F12, 0x0052);	//0052 //#REG_2TC_PCFG_PVIMask //s0050 = FALSE in MSM6290 : s0052 = TRUE in MSM6800 //reg 027A
    REG(0x0F12, 0x4000);	//#REG_2TC_PCFG_OIFMask 																																																																																																																																																																																																																											   
    REG(0x0F12, 0x03C0);	//01E0 //#REG_2TC_PCFG_usJpegPacketSize 																																																																																																																																																																																																																							   
    REG(0x0F12, 0x0320);	//0000 //#REG_2TC_PCFG_usJpegTotalPackets																																																																																																																																																																																																																							   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uClockInd																																																																																																																																																																																																																											   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_usFrTimeType																																																																																																																																																																																																																										   
    REG(0x0F12, 0x0001); //#REG_2TC_PCFG_FrRateQualityType																																																																																																																																																																																																																								   
    REG(0x0F12, 0x029A);	//0535 //03E8 //#REG_2TC_PCFG_usMaxFrTimeMsecMult10 //5fps																																																																																																																																																																																																																			   
    REG(0x0F12, 0x029A);	//01C6 //#REG_2TC_PCFG_usMinFrTimeMsecMult10 //22fps																																																																																																																																																																																																																				   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_bSmearOutput																																																																																																																																																																																																																										   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_sSaturation 																																																																																																																																																																																																																										   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_sSharpBlur																																																																																																																																																																																																																											   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_sColorTemp																																																																																																																																																																																																																											   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uDeviceGammaIndex																																																																																																																																																																																																																									   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uPrevMirror 																																																																																																																																																																																																																										   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uCaptureMirror																																																																																																																																																																																																																										   
    REG(0x0F12, 0x0000);	//#REG_2TC_PCFG_uRotation																																																																																																																																																																																																																											   
    //sandy modify end																																																																																																																																																																																																																																								   
    //================================================================================================				
    // APPLY PREVIEW CONFIGURATION & RUN PREVIEW 																															
    //================================================================================================				
    REG(0x002A, 0x023C);																																				
    //sandy modify start 																																											
    REG(0x0F12, 0x0000);	// #REG_TC_GP_ActivePrevConfig // Select preview configuration_0			
    //sandy modify end																																												
    REG(0x002A, 0x0240);																																				
    REG(0x0F12, 0x0002);	// #REG_TC_GP_PrevOpenAfterChange																			
    REG(0x002A, 0x0230);																																				
    REG(0x0F12, 0x0001);	// #REG_TC_GP_NewConfigSync // Update preview configuration 					
    REG(0x002A, 0x023E);																																				
    REG(0x0F12, 0x0001);	// #REG_TC_GP_PrevConfigChanged 																			
    REG(0x002A, 0x0220);																																				
    REG(0x0F12, 0x0001);	// #REG_TC_GP_EnablePreview // Start preview													
    REG(0x0F12, 0x0001);	// #REG_TC_GP_EnablePreviewChanged																		
    																																																					
    //================================================================================================				
    // SET CAPTURE CONFIGURATION_0																																						
    // # Foramt :YUV 																																													
    // # FPS : 10-7fps																																												
    //================================================================================================				
    REG(0x002A, 0x035C);																																				
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_uCaptureModeJpEG																			
    //sandy modify start 																																											
    REG(0x0F12, 0x0800);	//0800 //#REG_0TC_CCFG_usWidth																				
    REG(0x0F12, 0x0600);	//0600 //#REG_0TC_CCFG_usHeight 																			
    //sandy modify end	

//#ifdef   S5K5CAGA_YUV_CAP_PCLK_60Mhz_8fps  
    REG(0x0F12, 0x0005);  //#REG_0TC_CCFG_Format//5:YUV9:JPEG                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
    REG(0x0F12, 0x3A98);  //2EE0  //157C //3AA8 //#REG_0TC_CCFG_usMaxOut4KHzRate                                                                                                                                                                                                                                                                                                                                                                                                                                              
    REG(0x0F12, 0x3A98);  //2EE0  //157C //3A88 //#REG_0TC_CCFG_usMinOut4KHzRate                                                                                                                                                                                                                                                                                                                                                                                                                                              
    REG(0x0F12, 0x0100);  //#REG_0TC_CCFG_OutClkPerPix88                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
    REG(0x0F12, 0x0800);  //#REG_0TC_CCFG_uMaxBpp88                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
    REG(0x0F12, 0x0052);  //0052 //#REG_0TC_CCFG_PVIMask                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
    REG(0x0F12, 0x0000);  //#REG_0TC_CCFG_OIFMask                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
    REG(0x0F12, 0x03C0);  //01E0 //#REG_0TC_CCFG_usJpegPacketSize                                                                                                                                                                                                                                                                                                                                                                                                                                                             
    REG(0x0F12, 0x0320);  //08fc //#REG_0TC_CCFG_usJpegTotalPackets                                                                                                                                                                                                                                                                                                                                                                                                                                                           
    REG(0x0F12, 0x0002);  //#REG_0TC_CCFG_uClockInd                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
    REG(0x0F12, 0x0000);  //#REG_0TC_CCFG_usFrTimeType                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
    REG(0x0F12, 0x0002);  //#REG_0TC_CCFG_FrRateQualityType                                                                                                                                                                                                                                                                                                                                                                                                                                                               
    //sandy modify start
    REG(0x0F12, 0x04E2);  //029A //0535 //#REG_0TC_CCFG_usMaxFrTimeMsecMult10 //7.5fps                                                                                                                                                                                                                                                                                                                                                                                                                                        
    REG(0x0F12, 0x03E8);  //#REG_0TC_CCFG_usMinFrTimeMsecMult10 //10fps                                                                                                                                                                                                                                                                                                                                                                                                                                                       
    //sandy modify end    
//#elif  (defined(S5K5CAGA_YUV_CAP_PCLK_86Mhz_12fps))
//    REG(0x0F12, 0x0005);  //#REG_0TC_CCFG_Format//5:YUV9:JPEG                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
//    REG(0x0F12, 0x53FC);  //2EE0  //157C //3AA8 //#REG_0TC_CCFG_usMaxOut4KHzRate                                                                                                                                                                                                                                                                                                                                                                                                                                              
//    REG(0x0F12, 0x53FC);  //2EE0  //157C //3A88 //#REG_0TC_CCFG_usMinOut4KHzRate                                                                                                                                                                                                                                                                                                                                                                                                                                              
//    REG(0x0F12, 0x0100);  //#REG_0TC_CCFG_OutClkPerPix88                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
//    REG(0x0F12, 0x0800);  //#REG_0TC_CCFG_uMaxBpp88                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x0052);  //0052 //#REG_0TC_CCFG_PVIMask                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
//    REG(0x0F12, 0x0010);  //#REG_0TC_CCFG_OIFMask                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
//    REG(0x0F12, 0x01E0);  //01E0 //#REG_0TC_CCFG_usJpegPacketSize                                                                                                                                                                                                                                                                                                                                                                                                                                                             
//    REG(0x0F12, 0x0500);  //08fc //#REG_0TC_CCFG_usJpegTotalPackets                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x0002);  //#REG_0TC_CCFG_uClockInd                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x0001);  //#REG_0TC_CCFG_usFrTimeType                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
//    REG(0x0F12, 0x0000);  //#REG_0TC_CCFG_FrRateQualityType                                                                                                                                                                                                                                                                                                                                                                                                                                                               
//    //sandy modify start
//    REG(0x0F12, 0x0341);  //029A //0535 //#REG_0TC_CCFG_usMaxFrTimeMsecMult10 //7.5fps                                                                                                                                                                                                                                                                                                                                                                                                                                        
//    REG(0x0F12, 0x0341);  //#REG_0TC_CCFG_usMinFrTimeMsecMult10 //10fps                                                                                                                                                                                                                                                                                                                                                                                                                                                       
//    //sandy modify end  
//#elif  (defined(S5K5CAGA_YUV_CAP_PCLK_96Mhz_14fps))
//    REG(0x0F12, 0x0005);  //#REG_0TC_CCFG_Format//5:YUV9:JPEG                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
//    REG(0x0F12, 0x6784);  //2EE0  //157C //3AA8 //#REG_0TC_CCFG_usMaxOut4KHzRate                                                                                                                                                                                                                                                                                                                                                                                                                                              
//    REG(0x0F12, 0x6784);  //2EE0  //157C //3A88 //#REG_0TC_CCFG_usMinOut4KHzRate                                                                                                                                                                                                                                                                                                                                                                                                                                              
//    REG(0x0F12, 0x0100);  //#REG_0TC_CCFG_OutClkPerPix88                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
//    REG(0x0F12, 0x0800);  //#REG_0TC_CCFG_uMaxBpp88                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x0052);  //0052 //#REG_0TC_CCFG_PVIMask                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
//    REG(0x0F12, 0x0010);  //#REG_0TC_CCFG_OIFMask                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
//    REG(0x0F12, 0x01E0);  //01E0 //#REG_0TC_CCFG_usJpegPacketSize                                                                                                                                                                                                                                                                                                                                                                                                                                                             
//    REG(0x0F12, 0x0500);  //08fc //#REG_0TC_CCFG_usJpegTotalPackets                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x0002);  //#REG_0TC_CCFG_uClockInd                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
//    REG(0x0F12, 0x0001);  //#REG_0TC_CCFG_usFrTimeType                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
//    REG(0x0F12, 0x0000);  //#REG_0TC_CCFG_FrRateQualityType                                                                                                                                                                                                                                                                                                                                                                                                                                                               
//    //sandy modify start
//    REG(0x0F12, 0x02CA);  //029A //0535 //#REG_0TC_CCFG_usMaxFrTimeMsecMult10 //7.5fps                                                                                                                                                                                                                                                                                                                                                                                                                                        
//    REG(0x0F12, 0x02CA);  
//#endif

    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_bSmearOutput																					
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_sSaturation 																					
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_sSharpBlur																						
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_sColorTemp																						
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_uDeviceGammaIndex																			
    																																																					
    //================================================================================================				
    // SET CAPTURE CONFIGURATION_1																																						
    // # Foramt :YUV																																													
    // # Size: 800x600																																												
    // # FPS : 7-5fps																																													
    //================================================================================================				
    REG(0x002A, 0x0388);																																				
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_uCaptureModeJpEG																			
    //sandy modify start 																																											
    REG(0x0F12, 0x0800);	//0800 //#REG_0TC_CCFG_usWidth																				
    REG(0x0F12, 0x0600);	//0600 //#REG_0TC_CCFG_usHeight 																			
    //sandy modify end																																												
    REG(0x0F12, 0x0005);	//#REG_0TC_CCFG_Format//5:YUV9:JPEG 																	
    REG(0x0F12, 0x3A98);	//2EE0	//157C //3AA8 //#REG_0TC_CCFG_usMaxOut4KHzRate								
    REG(0x0F12, 0x3A98);	//2EE0	//157C //3A88 //#REG_0TC_CCFG_usMinOut4KHzRate								
    REG(0x0F12, 0x0100);	//#REG_0TC_CCFG_OutClkPerPix88																				
    REG(0x0F12, 0x0800);	//#REG_0TC_CCFG_uMaxBpp88																							
    REG(0x0F12, 0x0052);	//0052 //#REG_0TC_CCFG_PVIMask																				
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_OIFMask 																							
    REG(0x0F12, 0x03C0);	//01E0 //#REG_0TC_CCFG_usJpegPacketSize 															
    REG(0x0F12, 0x0320);	//08fc //#REG_0TC_CCFG_usJpegTotalPackets															
    REG(0x0F12, 0x0002);	//#REG_0TC_CCFG_uClockInd																							
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_usFrTimeType																					
    REG(0x0F12, 0x0002);  //#REG_0TC_CCFG_FrRateQualityType																		
    //sandy modify start 																																											
    REG(0x0F12, 0x07D0);	//029A //0535 //#REG_0TC_CCFG_usMaxFrTimeMsecMult10 //7.5fps					
    REG(0x0F12, 0x07D0);	//#REG_0TC_CCFG_usMinFrTimeMsecMult10 //10fps													
    //sandy modify end																																												
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_bSmearOutput																					
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_sSaturation 																					
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_sSharpBlur																						
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_sColorTemp																						
    REG(0x0F12, 0x0000);	//#REG_0TC_CCFG_uDeviceGammaIndex																			
    																																																					
    //================================================================================================				
    // SET CAPTURE CONFIGURATION_2																																						
    // # Foramt : yuv																																													
    // # Size:	1600x1200																																											
    // # FPS :	3FPS																																													
    //====================================================================================										
    REG(0x002A, 0x03B4);																																				
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_uCaptureModeJpEG																			
    //sandy modify start 																																											
    REG(0x0F12, 0x0800);	//0800 //#REG_1TC_CCFG_usWidth																				
    REG(0x0F12, 0x0600);	//0600 //#REG_1TC_CCFG_usHeight 																			
    REG(0x0F12, 0x0005);	//#REG_1TC_CCFG_Format//5:YUV9:JPEG 																	
    REG(0x0F12, 0x157C);	//157C //3AA8 //#REG_1TC_CCFG_usMaxOut4KHzRate												
    REG(0x0F12, 0x157C);	//157C //3A88 //#REG_1TC_CCFG_usMinOut4KHzRate												
    //sandy modify end																																												
    REG(0x0F12, 0x0100);	//#REG_1TC_CCFG_OutClkPerPix88																				
    REG(0x0F12, 0x0800);	//#REG_1TC_CCFG_uMaxBpp88																							
    REG(0x0F12, 0x0052);	//0052 //#REG_1TC_CCFG_PVIMask																				
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_OIFMask  edison 																			
    REG(0x0F12, 0x03C0);	//01E0 //#REG_1TC_CCFG_usJpegPacketSize 															
    REG(0x0F12, 0x0000);	//08fc //#REG_1TC_CCFG_usJpegTotalPackets															
    //sandy modify end																																												
    REG(0x0F12, 0x0001);	//#REG_1TC_CCFG_uClockInd																							
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_usFrTimeType																					
    REG(0x0F12, 0x0002);	//#REG_1TC_CCFG_FrRateQualityType																			
    REG(0x0F12, 0x0D05);	//07D0 //#REG_1TC_CCFG_usMaxFrTimeMsecMult10 //7.5fps									
    REG(0x0F12, 0x0D05);	//#REG_1TC_CCFG_usMinFrTimeMsecMult10 //10fps													
    //sandy modify end																																												
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_bSmearOutput																					
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_sSaturation 																					
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_sSharpBlur																						
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_sColorTemp																						
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_uDeviceGammaIndex																			
    																																																					
    //================================================================================================				
    // SET CAPTURE CONFIGURATION_3																																						
    // # Foramt : yuv																																													
    // # Size:	1600x1200																																											
    // # FPS :	2FPS																																													
    //====================================================================================										
    REG(0x002A, 0x03E0);																																				
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_uCaptureModeJpEG																			
    REG(0x0F12, 0x0800);	//0800 //#REG_1TC_CCFG_usWidth																				
    REG(0x0F12, 0x0600);	//0600 //#REG_1TC_CCFG_usHeight 																			
    REG(0x0F12, 0x0005);	//#REG_1TC_CCFG_Format//5:YUV9:JPEG 																	
    //sandy modify start 																																											
    REG(0x0F12, 0x157C);	//157C //3AA8 //#REG_1TC_CCFG_usMaxOut4KHzRate												
    REG(0x0F12, 0x157C);	//157C //3A88 //#REG_1TC_CCFG_usMinOut4KHzRate												
    REG(0x0F12, 0x0100);	//#REG_1TC_CCFG_OutClkPerPix88																				
    REG(0x0F12, 0x0800);	//#REG_1TC_CCFG_uMaxBpp88																							
    REG(0x0F12, 0x0052);	//0052 //#REG_1TC_CCFG_PVIMask																				
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_OIFMask  edison 																			
    REG(0x0F12, 0x03C0);	//01E0 //#REG_1TC_CCFG_usJpegPacketSize 															
    REG(0x0F12, 0x0000);	//08fc //#REG_1TC_CCFG_usJpegTotalPackets															
    REG(0x0F12, 0x0001);	//#REG_1TC_CCFG_uClockInd																							
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_usFrTimeType																					
    REG(0x0F12, 0x0002);	//#REG_1TC_CCFG_FrRateQualityType																			
    REG(0x0F12, 0x1338);	//07D0 //#REG_1TC_CCFG_usMaxFrTimeMsecMult10 //7.5fps									
    REG(0x0F12, 0x1338);	//#REG_1TC_CCFG_usMinFrTimeMsecMult10 //10fps													
    //sandy modify end																																												
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_bSmearOutput																					
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_sSaturation 																					
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_sSharpBlur																						
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_sColorTemp																						
    REG(0x0F12, 0x0000);	//#REG_1TC_CCFG_uDeviceGammaIndex																			
    																																																					
    //================================================================																				
    // ARM Go ... ...																																													
    //================================================================																				
    REG(0x0028, 0xD000);	//Host Interrupt																											
    REG(0x002A, 0x1000);																																				
    REG(0x0F12, 0x0001);																																				
    REG(0x0028, 0x7000);																																				
    DLY(4);  // Actually delay 9.2ms , 10ms delay is enough for ARM go
}

