# Changelog

## [2.2.1](https://github.com/FPGA-Research/FABulous/compare/v2.2.0...v2.2.1) (2026-09-15)


### Bug Fixes

* colour the log only when the sink is a terminal ([#1035](https://github.com/FPGA-Research/FABulous/issues/1035)) ([ad7cc96](https://github.com/FPGA-Research/FABulous/commit/ad7cc96c34e94078a4c320b40f1ad6f1f63adc97))

## [2.2.0](https://github.com/FPGA-Research/FABulous/compare/v2.1.0...v2.2.0) (2026-09-11)


### Features

* add add_as_custom_prim repl command ([#988](https://github.com/FPGA-Research/FABulous/issues/988)) ([f4958b0](https://github.com/FPGA-Research/FABulous/commit/f4958b0afdf0e8fb43c44861a27dd60618348440))
* add MultiClkDomains fabric param to bitstream spec ([#945](https://github.com/FPGA-Research/FABulous/issues/945)) ([f50ce4e](https://github.com/FPGA-Research/FABulous/commit/f50ce4e6f868f643f2f3f2abc3c44a3349d832fa))
* add xsim support with fixes to HDL for supporting ([#981](https://github.com/FPGA-Research/FABulous/issues/981)) ([6a6625e](https://github.com/FPGA-Research/FABulous/commit/6a6625ecd2fe82ab19e885f203e0447945f932aa))
* automatic top-bottom border config ([#931](https://github.com/FPGA-Research/FABulous/issues/931)) ([5c76abd](https://github.com/FPGA-Research/FABulous/commit/5c76abdf018e7e53e4a50c6a2e5a461cb4ac091c))
* better nix flake ([#933](https://github.com/FPGA-Research/FABulous/issues/933)) ([f34ef78](https://github.com/FPGA-Research/FABulous/commit/f34ef78be2ecb2598ccdce7617c6d7ba4f37364b))
* export as librelane plugin ([#695](https://github.com/FPGA-Research/FABulous/issues/695)) ([75b52a9](https://github.com/FPGA-Research/FABulous/commit/75b52a956c29580a7ba8786a12596698cff37152))
* **fabric_cad:** add per-type IO pad placement estimates ([#935](https://github.com/FPGA-Research/FABulous/issues/935)) ([ef940cb](https://github.com/FPGA-Research/FABulous/commit/ef940cb0465258e97ec57603f14f76c69c58a8d5))
* **fabric:** migrate Port to the typed port model ([#955](https://github.com/FPGA-Research/FABulous/issues/955)) ([38e5f8e](https://github.com/FPGA-Research/FABulous/commit/38e5f8e1ba215fa984ffdc6297de92d84c0954c7))
* **npnr-model:** Add pip delay scale and per flop arrival time  ([#1005](https://github.com/FPGA-Research/FABulous/issues/1005)) ([8892d74](https://github.com/FPGA-Research/FABulous/commit/8892d745cad895a81ce50057a85ef01d5abe2bcd))
* While step inner substitution ([#990](https://github.com/FPGA-Research/FABulous/issues/990)) ([f6ba5ce](https://github.com/FPGA-Research/FABulous/commit/f6ba5ce7d5545cc1eba96eb62c0443c9fe689611))


### Bug Fixes

* **gen:** emit VHDL component declarations for supertile HDL ([#950](https://github.com/FPGA-Research/FABulous/issues/950)) ([616e8f9](https://github.com/FPGA-Research/FABulous/commit/616e8f97786fb6c5d7fe8a1a0af38a1d6484d54d))
* respect user die area when said so ([#969](https://github.com/FPGA-Research/FABulous/issues/969)) ([8fccb54](https://github.com/FPGA-Research/FABulous/commit/8fccb546ba7030c30acb830f0c9907233a324b99)), closes [#962](https://github.com/FPGA-Research/FABulous/issues/962)
* sign extension in MULADD primitive ([#995](https://github.com/FPGA-Research/FABulous/issues/995)) ([a7b4050](https://github.com/FPGA-Research/FABulous/commit/a7b4050b37e7a7004da6958d894e92442bb337ca))
* typos in Docs and python files ([#972](https://github.com/FPGA-Research/FABulous/issues/972)) ([b3f9823](https://github.com/FPGA-Research/FABulous/commit/b3f9823440f2365a794ce6032e5cf412bb61f211))


### Documentation

* state uv sync as the whole dev setup and split it from Nix ([#1015](https://github.com/FPGA-Research/FABulous/issues/1015)) ([4fea568](https://github.com/FPGA-Research/FABulous/commit/4fea568dc3d27d3ff770ef89bc94141bf86cb64a))

## [2.1.0](https://github.com/FPGA-Research/FABulous/compare/v2.0.0...v2.1.0) (2026-07-10)


### Features

* add Yosys, OpenSTA and GHDL subprocess wrappers ([#837](https://github.com/FPGA-Research/FABulous/issues/837)) ([b4e5f28](https://github.com/FPGA-Research/FABulous/commit/b4e5f28bf2ffb13f5ffa9f0de2eb91d18f9451f0))


### Bug Fixes

* **ci:** stop tagging rolling major minor refs on release ([#898](https://github.com/FPGA-Research/FABulous/issues/898)) ([0ec8ec9](https://github.com/FPGA-Research/FABulous/commit/0ec8ec94539ae6082b6820a14de7e9b815056065))
* **gds:** keep super-tile IO pins on the manufacturing grid ([61b493f](https://github.com/FPGA-Research/FABulous/commit/61b493f0bcd3b674346193d67823d51d0ede8511))


### Documentation

* add guide for emulating a fabric on a commercial FPGA ([#900](https://github.com/FPGA-Research/FABulous/issues/900)) ([6b9aaff](https://github.com/FPGA-Research/FABulous/commit/6b9aaff9a564a07343cc04dd295c16f3cf44a7db))

## [2.0.0](https://github.com/FPGA-Research/FABulous/compare/v2.0.0...v2.0.0) (2026-07-01)


### Features

* add clone_tile CLI command for FABulous tile cloning ([#770](https://github.com/FPGA-Research/FABulous/issues/770)) ([47c4364](https://github.com/FPGA-Research/FABulous/commit/47c43642dc9d6342050a09dfbc6d58535520c443))
* Add gate level simulation ([#806](https://github.com/FPGA-Research/FABulous/issues/806)) ([5812ae0](https://github.com/FPGA-Research/FABulous/commit/5812ae0b0907025b3fc0bd51bb239efd722df9a4))
* add support for switchmatrix and bels in supertile wrapper ([#854](https://github.com/FPGA-Research/FABulous/issues/854)) ([a1a54c4](https://github.com/FPGA-Research/FABulous/commit/a1a54c4810c332eab8392522cfa83c8b6e9bde52))
* allow nix to start anywhere ([#715](https://github.com/FPGA-Research/FABulous/issues/715)) ([47d79f3](https://github.com/FPGA-Research/FABulous/commit/47d79f3d3c36a9912c6112df82ba82030800e2cf))
* allow supply IO config to gen_tile_macro command ([#768](https://github.com/FPGA-Research/FABulous/issues/768)) ([ae0d875](https://github.com/FPGA-Research/FABulous/commit/ae0d875b65b738bf017a7c8e0b63d78ea017c9fe))
* allow to include out of tree bel path ([#877](https://github.com/FPGA-Research/FABulous/issues/877)) ([089f90d](https://github.com/FPGA-Research/FABulous/commit/089f90d5dcb587072d8696ba1711595552ee1daa))
* **fabric-definition:** add standard-cell spec and switch-matrix constructs ([#836](https://github.com/FPGA-Research/FABulous/issues/836)) ([a326b00](https://github.com/FPGA-Research/FABulous/commit/a326b004b2f3c7e16ad2765489dad2438d87ee68))
* gds flow for VHDL ([#789](https://github.com/FPGA-Research/FABulous/issues/789)) ([efbbf98](https://github.com/FPGA-Research/FABulous/commit/efbbf98331727d00f389a2f37591bbccd152548f))
* unify install commands under `fabulous install` subgroup ([#821](https://github.com/FPGA-Research/FABulous/issues/821)) ([b6c4b76](https://github.com/FPGA-Research/FABulous/commit/b6c4b76c9108052d39ea5a4b218cf3459bb46090))


### Bug Fixes

* avoid temp file collisions on multi-user machines ([#748](https://github.com/FPGA-Research/FABulous/issues/748)) ([0099d58](https://github.com/FPGA-Research/FABulous/commit/0099d5862edc1b579e3b01c862d76b043d6bc052))
* fix and improve generic mux generation ([#851](https://github.com/FPGA-Research/FABulous/issues/851)) ([8fe7f44](https://github.com/FPGA-Research/FABulous/commit/8fe7f44db6e2e0c85ea42900c0f11c7ac3908f76))
* fix broken 2+ wide super tile ([#878](https://github.com/FPGA-Research/FABulous/issues/878)) ([f0e719f](https://github.com/FPGA-Research/FABulous/commit/f0e719f57796008ace0b27e736cc3fe05195d498))
* fix CI and gf180mcuD ([#772](https://github.com/FPGA-Research/FABulous/issues/772)) ([3120fa1](https://github.com/FPGA-Research/FABulous/commit/3120fa15fcd205360abd630c99c8fd6d591462ef))
* fix doc tags ([#883](https://github.com/FPGA-Research/FABulous/issues/883)) ([242b3e5](https://github.com/FPGA-Research/FABulous/commit/242b3e5e000800bfc92d7c567b3da7f2b59a79fd))
* fix docker file ([#760](https://github.com/FPGA-Research/FABulous/issues/760)) ([b24cae9](https://github.com/FPGA-Research/FABulous/commit/b24cae99bb1e85d1be15396a494f854aa801a00a))
* fix fabric stitching ([#763](https://github.com/FPGA-Research/FABulous/issues/763)) ([7dff688](https://github.com/FPGA-Research/FABulous/commit/7dff68835e6cd3b0d56e13c0755c32cb13d8170f))
* fix fail docker build ([#816](https://github.com/FPGA-Research/FABulous/issues/816)) ([7b09424](https://github.com/FPGA-Research/FABulous/commit/7b09424404809910d3693d1bfc1bcb100e29c707))
* fix generic sm gen ([#850](https://github.com/FPGA-Research/FABulous/issues/850)) ([274bd45](https://github.com/FPGA-Research/FABulous/commit/274bd452ae92b8e474ac68c8bbe1900a8531cb58))
* fix yosys nix and dependency workflow ([#831](https://github.com/FPGA-Research/FABulous/issues/831)) ([39c36d4](https://github.com/FPGA-Research/FABulous/commit/39c36d4049134b3a22cac879b1855bd0c22020f0))
* fixing full auto flow ([#646](https://github.com/FPGA-Research/FABulous/issues/646)) ([78aeb70](https://github.com/FPGA-Research/FABulous/commit/78aeb7070416832b1d7e46ac081c51ec706ffdce))
* klayout path typo and extend to mcu180 ([#765](https://github.com/FPGA-Research/FABulous/issues/765)) ([1d9eadc](https://github.com/FPGA-Research/FABulous/commit/1d9eadc11985361839af7424ce7749bf8479bddb))
* Make/Taskfile does not uptate fabric files in build folder ([#839](https://github.com/FPGA-Research/FABulous/issues/839)) ([6b7ac93](https://github.com/FPGA-Research/FABulous/commit/6b7ac936764bd6e6823f16c338fa81bfa6965ee0))
* more minor fix ([78aeb70](https://github.com/FPGA-Research/FABulous/commit/78aeb7070416832b1d7e46ac081c51ec706ffdce))
* set diodes on both ports as the default, for internal/high density tiles set them only on the outputs ([#788](https://github.com/FPGA-Research/FABulous/issues/788)) ([af109e9](https://github.com/FPGA-Research/FABulous/commit/af109e96dfb991475be466322b7daabae6ed7b94))
* show version+dev tag on RTD ([#769](https://github.com/FPGA-Research/FABulous/issues/769)) ([a0e18a7](https://github.com/FPGA-Research/FABulous/commit/a0e18a7966d8778dcc4887e53f2844cf82ebe817))
* supertiles at border rows ([#840](https://github.com/FPGA-Research/FABulous/issues/840)) ([246796a](https://github.com/FPGA-Research/FABulous/commit/246796a7a2c575bee925c5ec353d3f5eb7669034))
* typo in fabulous_cli error error message ([#874](https://github.com/FPGA-Research/FABulous/issues/874)) ([a7d4481](https://github.com/FPGA-Research/FABulous/commit/a7d44817bb3633af82205be11bb0ac591e1cf12e))
* update gds config and diodes on ports step ([#785](https://github.com/FPGA-Research/FABulous/issues/785)) ([d2483f5](https://github.com/FPGA-Research/FABulous/commit/d2483f5888f5997a148fe19504df2cebe843522b))


### Miscellaneous Chores

* release v2.0.0 ([#882](https://github.com/FPGA-Research/FABulous/issues/882)) ([d1f1ea1](https://github.com/FPGA-Research/FABulous/commit/d1f1ea178922b73096b4b3795fc26c52b1f468c8))

## [1.3.1](https://github.com/FPGA-Research/FABulous/compare/v1.3.0...v1.3.1) (2025-09-04)


### Bug Fixes

* **docs:** RTD build broken ([#451](https://github.com/FPGA-Research/FABulous/issues/451)) ([43bb5e0](https://github.com/FPGA-Research/FABulous/commit/43bb5e0ef19ce995880bb656200b918c0b456729))
* **docs:** Switch to default RTD theme, since the old one was broken  ([#453](https://github.com/FPGA-Research/FABulous/issues/453)) ([cd9f2a8](https://github.com/FPGA-Research/FABulous/commit/cd9f2a8d3169e758346f1bc32072feb30aa9668b))
