`timescale 1ns / 1ps
`include "define.vh"

module rv32i_datapath (
    input         clk,
    input         rst,
    input         pc_en,
    input         rf_we,
    input         alu_src,
    input  [ 2:0] rfwd_src,
    input  [ 3:0] alu_control,
    input  [31:0] instr_data,
    input  [31:0] drdata,
    input         branch,
    input         jal,
    input         jalr,
    output [31:0] instr_addr,
    output [31:0] daddr,
    output [31:0] dwdata
);

    logic [31:0]
        alu_result,
        alurs2_data,
        rfwb_data,
        pc_alu_imm,
        pc_alu_4;

    logic b_taken;

    //decoder
    logic [31:0]
        i_dec_rs1, o_dec_rs1, i_dec_rs2, o_dec_rs2, i_dec_imm, o_dec_imm;
    //execute
    logic [31:0] o_exe_rs2, o_exe_alu_result;

    logic [31:0] o_mem_drdata;

    assign daddr  = o_exe_alu_result;
    assign dwdata = o_exe_rs2;

    //fetch, execute 
    program_counter U_PC (
        .clk            (clk),
        .rst            (rst),
        .pc_en          (pc_en),
        .rd1            (o_dec_rs1),
        .imm_data       (o_dec_imm),
        .b_taken        (b_taken),     //from alu comparator
        .branch         (branch),      //froma control unit for B-type
        .jal            (jal),
        .jalr           (jalr),
        .pc_alu_imm     (pc_alu_imm),
        .pc_alu_4       (pc_alu_4),
        .program_counter(instr_addr)
    );

    //decode
    register_file U_REG_FILE (
        .clk  (clk),
        .rst  (rst),
        .RA1  (instr_data[19:15]),
        .RA2  (instr_data[24:20]),
        .WA   (instr_data[11:7]),
        .wdata(rfwb_data),
        .rf_we(rf_we),
        .RD1  (i_dec_rs1),
        .RD2  (i_dec_rs2)
    );

    imm_extender U_IMM_EXTEND (
        .instr_data(instr_data[31:0]),
        .imm_data  (i_dec_imm)
    );

    //decode output register 
    state_register U_DEC_REG_RS1 (
        .clk(clk),
        .rst(rst),
        .in (i_dec_rs1),
        .out(o_dec_rs1)
    );

    state_register U_DEC_REG_RS2 (
        .clk(clk),
        .rst(rst),
        .in (i_dec_rs2),
        .out(o_dec_rs2)
    );

    state_register U_DEC_IMM_EXT (
        .clk(clk),
        .rst(rst),
        .in (i_dec_imm),
        .out(o_dec_imm)
    );


    //execute
    mux_2x1 U_MUX_ALUSRC_RS2 (
        .in0    (o_dec_rs2),   //sel 0
        .in1    (o_dec_imm),   //sel 1
        .mux_sel(alu_src),
        .out_mux(alurs2_data)
    );

    alu U_ALU (
        .rd1        (o_dec_rs1),
        .rd2        (alurs2_data),
        .alu_control(alu_control),
        .alu_result (alu_result),
        .b_taken    (b_taken)
    );

    //execute registe for ALU result, RS2 
    state_register U_EXE_ALU_RESULT (
        .clk(clk),
        .rst(rst),
        .in (alu_result),
        .out(o_exe_alu_result)  //to Daddr
    );

    state_register U_EXE_REG_RS2 (
        .clk(clk),
        .rst(rst),
        .in (o_dec_rs2),  // from alu_result
        .out(o_exe_rs2)   // to Data MEM_Wdata
    );

    //MEM to WB
    state_register U_MEM_REG_DRDATA (
        .clk(clk),
        .rst(rst),
        .in (drdata), //from alu result
        .out(o_mem_drdata) //to data MEM_wdata 
    );

    //Write Back to Register File

    //to register file
    mux_5x1 U_WB_MUX (
        .in0    (alu_result),  // from ALU Result , because of process with execute state 
        .in1    (o_mem_drdata),      //from data memory
        .in2    (o_dec_imm),         //from imm extend, for LUI
        .in3    (pc_alu_imm),        //from pc + imm extend, for AUIPC
        .in4    (pc_alu_4),          //from PC + 4, for JAL/JALR 
        .mux_sel(rfwd_src),
        .out_mux(rfwb_data)
    );


endmodule

module mux_2x1 (
    input        [31:0] in0,      //sel 0
    input        [31:0] in1,      //sel 1
    input               mux_sel,
    output logic [31:0] out_mux
);

    assign out_mux = (mux_sel) ? in1 : in0;

endmodule

module mux_5x1 (
    input        [31:0] in0,      //sel 0
    input        [31:0] in1,      //sel 1
    input        [31:0] in2,
    input        [31:0] in3,
    input        [31:0] in4,
    input        [ 2:0] mux_sel,
    output logic [31:0] out_mux
);

    always_comb begin
        //full case 이므로 초기화 안해도 됨 
        case (mux_sel)
            3'd0: begin
                out_mux = in0;
            end
            3'd1: begin
                out_mux = in1;
            end
            3'd2: begin
                out_mux = in2;
            end
            3'd3: begin
                out_mux = in3;
            end
            3'd4: begin
                out_mux = in4;
            end
            default: out_mux = 32'hxxxx;  //버그 찾기 위함 
        endcase
    end

endmodule

module imm_extender (
    input        [31:0] instr_data,
    output logic [31:0] imm_data
);

    always_comb begin
        imm_data = 32'd0;
        case (instr_data[6:0])  //opcode
            `S_TYPE: begin
                imm_data = {
                    {20{instr_data[31]}}, instr_data[31:25], instr_data[11:7]
                };
            end
            `JL_TYPE, `I_TYPE, `IL_TYPE: begin  //load 
                imm_data = {{20{instr_data[31]}}, instr_data[31:20]};
            end
            `B_TYPE: begin  //Branch
                imm_data = {
                    {19{instr_data[31]}},
                    instr_data[31],
                    instr_data[7],  // imm bit 11
                    instr_data[30:25],  // imm bit 10:5
                    instr_data[11:8],  //imm bit 4:1
                    1'b0
                };
            end
            `LUI_TYPE, `AUIPC_TYPE: begin
                imm_data = {instr_data[31:12], {12{1'b0}}};
            end
            `J_TYPE: begin
                imm_data = {
                    {11{instr_data[31]}},
                    instr_data[31],  // 20 : 12bit extend
                    instr_data[19:12],  // 19:12 : 8bit
                    instr_data[20],  // 11 : 1bit
                    instr_data[30:21],  //10:1 : 10bit 
                    1'b0
                };
            end
        endcase
    end

endmodule

module register_file (
    input         clk,
    input         rst,
    input  [ 4:0] RA1,    //instruction code RS1
    input  [ 4:0] RA2,    //instruction code RS2 
    input  [ 4:0] WA,     //instruction code RD
    input         rf_we,  //instruction RD write data 
    input  [31:0] wdata,  //Register File write Enable 
    output [31:0] RD1,    //Register File RS1 output 
    output [31:0] RD2     //Register File RS2 output 
);

    logic [31:0] register_file[1:31];  // x0 must have zero value 

    //simulation 할 때만 들어감 
//`ifdef SIMULATION
//    initial begin
//        for (int i = 1; i < 32; i++) begin
//            register_file[i] = i;
//        end
//    end
//`endif

    //0번지 hard wire -> 0번지 assess되면 항상 0 나가도록 메모리 뭐 하라고?
    //assign if 
    //칩 설계시에는 다르겠지만, 지금은 차이 없음 

    always_ff @(posedge clk) begin
        if (!rst & rf_we) begin
            register_file[WA] <= wdata;
        end
    end

    //output CL 
    assign RD1 = (RA1 != 0) ? register_file[RA1] : 0;
    assign RD2 = (RA2 != 0) ? register_file[RA2] : 0;

endmodule

module alu (
    input        [31:0] rd1,          //RS1
    input        [31:0] rd2,          //RS2
    input        [ 3:0] alu_control,  //function7[5], funct3 : 4bit 
    output logic [31:0] alu_result,
    output logic        b_taken
);

    always_comb begin
        alu_result = 0;
        case (alu_control)
            `ADD:  alu_result = rd1 + rd2;  // ADD RD = RS1 + RS2
            `SUB:  alu_result = rd1 - rd2;  // SUB RD = RS1 - RS2
            `SLL:  alu_result = rd1 << rd2[4:0];  // SLL RD = RS1 << RS2 
            `SLT:  alu_result = ($signed(rd1) < $signed(rd2)) ? 1 : 0;
            // SLT RD = (RS1 < RS2) ? 1 : 0
            `SLTU: alu_result = (rd1 < rd2) ? 1 : 0;
            // SLTU RD = (RS1 < RS2) ? 1 : 0
            `XOR:  alu_result = rd1 ^ rd2;  // XOR RD = RS1 ^ RS2
            `SRL:  alu_result = rd1 >> rd2[4:0];  // SRL
            `SRA:  alu_result = $signed(rd1) >>> rd2[4:0];
            // msb extention, arithmetic right shift
            `OR:   alu_result = rd1 | rd2;  // OR RD = RS1 | RS2
            `AND:  alu_result = rd1 & rd2;  // AND RD = RS1 & RS2
        endcase
    end

    always_comb begin
        b_taken = 0;
        case (alu_control)
            //B-type comparator
            `BEQ: begin
                if (rd1 == rd2) b_taken = 1;
                else b_taken = 0;
            end
            `BNE: begin
                if (rd1 != rd2) b_taken = 1;
                else b_taken = 0;
            end
            `BLT: begin
                if ($signed(rd1) < $signed(rd2)) b_taken = 1;
                else b_taken = 0;
            end
            `BGE: begin
                if ($signed(rd1) >= $signed(rd2)) b_taken = 1;
                else b_taken = 0;
            end
            `BLTU: begin
                if (rd1 < rd2) b_taken = 1;
                else b_taken = 0;
            end
            `BGEU: begin
                if (rd1 >= rd2) b_taken = 1;
                else b_taken = 0;
            end
        endcase
    end

endmodule

module program_counter (
    input         clk,
    input         rst,
    input         pc_en,            //from control unit for PC register 
    input  [31:0] rd1,             //rs1
    input  [31:0] imm_data,
    input         b_taken,
    input         branch,
    input         jal,
    input         jalr,
    output [31:0] pc_alu_imm,      //pc_jump
    output [31:0] pc_alu_4,
    output [31:0] program_counter
);

    logic [31:0] pc_next_out, o_exe_pcnext, pc_rs1_mux_out;
    logic pc_next_sel;

    assign pc_next_sel = jal | (b_taken & branch);

    //execute
    //jalr mux 
    mux_2x1 U_PC_RS1_MUX (
        .in0    (program_counter),  //sel 0 //pc_alu_4 이거라고?
        .in1    (rd1),              //sel 1
        .mux_sel(jalr),
        .out_mux(pc_rs1_mux_out)
    );

    pc_alu U_PC_4 (
        .a         (32'd4),
        .b         (program_counter),
        .pc_alu_out(pc_alu_4)
    );

    pc_alu U_PC_IMM (
        .a         (imm_data),
        .b         (pc_rs1_mux_out),
        .pc_alu_out(pc_alu_imm)
    );

    mux_2x1 U_PC_NEXT_MUX (
        .in0    (pc_alu_4),     //sel 0
        .in1    (pc_alu_imm),   //sel 1
        .mux_sel(pc_next_sel),
        .out_mux(pc_next_out)
    );

    state_register U_PCNEXT_REG (
        .clk(clk),
        .rst(rst),
        .in (pc_next_out),
        .out(o_exe_pcnext)
    );

    //fetch
    register_en U_PC_REG (
        .clk     (clk),
        .rst     (rst),
        .en      (pc_en),
        .data_in (o_exe_pcnext),
        .data_out(program_counter)
    );

endmodule

module pc_alu (
    input  [31:0] a,
    input  [31:0] b,
    output [31:0] pc_alu_out
);

    assign pc_alu_out = a + b;

endmodule

module register (
    input         clk,
    input         rst,
    input  [31:0] data_in,
    output [31:0] data_out
);

    logic [31:0] register;

    always_ff @(posedge clk, posedge rst) begin
        if (rst) begin
            register <= 0;
        end else begin
            register <= data_in;
        end
    end

    assign data_out = register;

endmodule

module register_en (
    input         clk,
    input         rst,
    input         en,
    input  [31:0] data_in,
    output [31:0] data_out
);

    logic [31:0] register;

    always_ff @(posedge clk, posedge rst) begin
        if (rst) begin
            register <= 0;
        end else begin
            if (en) register <= data_in;
        end
    end

    assign data_out = register;

endmodule

module state_register (
    input               clk,
    input               rst,
    input        [31:0] in,
    output logic [31:0] out
);

    logic [31:0] register;

    always_ff @(posedge clk, posedge rst) begin
        if (rst) register <= 0;
        else register <= in;
    end

    assign out = register;

endmodule
