Source Block: hdl/library/axi_dmac/axi_register_slice.v@131:139@HdlStmAssign
assign bwd_data_s = s_axi_data;
assign bwd_ready_s = fwd_ready_s;
end endgenerate

assign m_axi_data = fwd_data_s;
assign m_axi_valid = fwd_valid_s;
assign s_axi_ready = bwd_ready_s;

endmodule

Diff Content:
- 136 assign m_axi_valid = fwd_valid_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_register_slice.v@132:139
assign bwd_ready_s = fwd_ready_s;
end endgenerate

assign m_axi_data = fwd_data_s;
assign m_axi_valid = fwd_valid_s;
assign s_axi_ready = bwd_ready_s;

endmodule

Clone Blocks 2:
hdl/library/axi_dmac/axi_register_slice.v@130:139
assign bwd_valid_s = s_axi_valid;
assign bwd_data_s = s_axi_data;
assign bwd_ready_s = fwd_ready_s;
end endgenerate

assign m_axi_data = fwd_data_s;
assign m_axi_valid = fwd_valid_s;
assign s_axi_ready = bwd_ready_s;

endmodule

