#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep  6 11:18:46 2019
# Process ID: 95460
# Current directory: E:/e38
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent77864 E:\e38\project_1.xpr
# Log file: E:/e38/vivado.log
# Journal file: E:/e38\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/e38/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Zynq_Project/ultrascale/RTL_nv_small_07'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 883.965 ; gain = 284.879
update_compile_order -fileset sources_1
open_bd_design {E:/e38/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_3
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_5
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_6
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm1
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupts0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:v_frmbuf_rd:2.1 - v_frmbuf_rd_0
Adding cell -- xilinx.com:ip:v_frmbuf_wr:2.1 - v_frmbuf_wr_0
Adding cell -- xilinx.com:ip:vcu:1.2 - vcu_0
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu_0: Init 
Adding cell -- xilinx.com:ip:vcu_ddr4_controller:1.0 - vcu_ddr4_controller_0
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arcache0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arlock0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arprot0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arqos0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arregion0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awcache0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awlock0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awprot0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awqos0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awregion0' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arcache1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arlock1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arprot1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arqos1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arregion1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awcache1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awlock1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awprot1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awqos1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awregion1' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arcache2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arlock2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arprot2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arqos2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arregion2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awcache2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awlock2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awprot2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awqos2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awregion2' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arcache3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arlock3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arprot3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arqos3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arregion3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awcache3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awlock3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awprot3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awqos3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awregion3' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arcache4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arlock4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arprot4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arqos4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_arregion4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awcache4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awlock4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awprot4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awqos4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'pl_barco_slot_awregion4' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'c0_ddr4_c' specified in the portmap, is not found on the block! 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:user:nv_small_64_v07:7.0 - nv_small_64_v07_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_2/peripheral_aresetn(rst) and /nv_small_64_v07_0/prstn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out4(clk) and /nv_small_64_v07_0/pclk(undef)
Successfully read diagram <design_1> from BD file <E:/e38/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1160.336 ; gain = 26.934
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {29.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {29.750} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.CLKOUT1_JITTER {245.244} CONFIG.CLKOUT1_PHASE_ERROR {204.284} CONFIG.CLKOUT2_JITTER {153.426} CONFIG.CLKOUT2_PHASE_ERROR {204.284} CONFIG.CLKOUT3_JITTER {189.990} CONFIG.CLKOUT3_PHASE_ERROR {204.284} CONFIG.CLKOUT4_JITTER {189.990} CONFIG.CLKOUT4_PHASE_ERROR {204.284}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <E:\e38\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/e38/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:vcu:1.2-603] design_1_vcu_0_0:  in flao2hex  update method .. 3.3 
INFO: [xilinx.com:ip:vcu:1.2-603] design_1_vcu_0_0:  in HDL_AXI_MCU_CLK  update method ..1079194419 
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_hpm0/M03_ARESETN (associated clock /axi_interconnect_hpm0/M03_ACLK) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out2).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out4.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_apb_bridge_0/s_axi_aresetn (associated clock /axi_apb_bridge_0/s_axi_aclk) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out2).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out4.
CRITICAL WARNING: [BD 41-1265] Different peripherals </vcu_ddr4_controller_0/S_AXI_PORT3/Reg> and </vcu_ddr4_controller_0/S_AXI_PORT4/Reg> are mapped into related masters </zynq_ultra_ps_e_0/Data> and </v_frmbuf_rd_0/Data_m_axi_mm_video> at the same offset 0x4800000000 [ 2G ]
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu_0:Pre-Propagate  .
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu_0: Post Propogate  .
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_hpm0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_hpm0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP2_FPD(1) and /axi_interconnect_0/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP2_FPD(1) and /axi_interconnect_0/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_interconnect_2/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_interconnect_2/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_3/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_3/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_5/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_5/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP3_FPD(1) and /axi_interconnect_6/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP3_FPD(1) and /axi_interconnect_6/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /vcu_ddr4_controller_0/S_AXI_PORT3(0) and /axi_interconnect_hpm1/s00_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /vcu_ddr4_controller_0/S_AXI_PORT3(0) and /axi_interconnect_hpm1/s00_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-927] Following properties on pin /nv_small_64_v07_0/dla_core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /nv_small_64_v07_0/dla_csb_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : <E:\e38\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_bid'(4) to net 'm01_regslice_to_m01_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_rid'(4) to net 'm01_regslice_to_m01_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_bid'(4) to net 's01_regslice_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_rid'(4) to net 's01_regslice_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_bid'(5) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_rid'(5) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_3_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_3_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_awid'(6) to net 'axi_interconnect_6_M00_AXI_AWID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_arid'(6) to net 'axi_interconnect_6_M00_AXI_ARID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid1'(16) to net 'axi_interconnect_3_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid1'(16) to net 'axi_interconnect_3_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid0'(16) to net 'axi_interconnect_1_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid0'(16) to net 'axi_interconnect_1_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/nv_small_64_v07_0/paddr'(32) to net 'axi_apb_bridge_0_APB_M_PADDR'(40) - Only lower order bits will be connected.
VHDL Output written to : E:/e38/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_bid'(4) to net 'm01_regslice_to_m01_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_rid'(4) to net 'm01_regslice_to_m01_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_bid'(4) to net 's01_regslice_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_rid'(4) to net 's01_regslice_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_bid'(5) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_rid'(5) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_3_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_3_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_awid'(6) to net 'axi_interconnect_6_M00_AXI_AWID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_arid'(6) to net 'axi_interconnect_6_M00_AXI_ARID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid1'(16) to net 'axi_interconnect_3_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid1'(16) to net 'axi_interconnect_3_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid0'(16) to net 'axi_interconnect_1_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid0'(16) to net 'axi_interconnect_1_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/nv_small_64_v07_0/paddr'(32) to net 'axi_apb_bridge_0_APB_M_PADDR'(40) - Only lower order bits will be connected.
VHDL Output written to : E:/e38/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/e38/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupts0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_frmbuf_rd_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_rd_0 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_frmbuf_wr_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_wr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu_ddr4_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nv_small_64_v07_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm1/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm1/s00_couplers/auto_cc .
Exporting to file E:/e38/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/e38/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/e38/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Sep  6 11:25:40 2019] Launched synth_1...
Run output will be captured here: E:/e38/project_1.runs/synth_1/runme.log
[Fri Sep  6 11:25:40 2019] Launched impl_1...
Run output will be captured here: E:/e38/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:20 ; elapsed = 00:03:47 . Memory (MB): peak = 2810.813 ; gain = 355.512
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {80} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {13.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {39.375} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.MMCM_CLKOUT2_DIVIDE {13} CONFIG.MMCM_CLKOUT3_DIVIDE {16} CONFIG.CLKOUT1_JITTER {134.846} CONFIG.CLKOUT1_PHASE_ERROR {82.293} CONFIG.CLKOUT2_JITTER {87.643} CONFIG.CLKOUT2_PHASE_ERROR {82.293} CONFIG.CLKOUT3_JITTER {108.377} CONFIG.CLKOUT3_PHASE_ERROR {82.293} CONFIG.CLKOUT4_JITTER {112.544} CONFIG.CLKOUT4_PHASE_ERROR {82.293}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <E:\e38\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
INFO: [xilinx.com:ip:vcu:1.2-603] design_1_vcu_0_0:  in flao2hex  update method .. 3.28 
INFO: [xilinx.com:ip:vcu:1.2-603] design_1_vcu_0_0:  in HDL_AXI_MCU_CLK  update method ..1079110533 
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /zynq_ultra_ps_e_0/pl_ps_irq0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_hpm0/M03_ARESETN (associated clock /axi_interconnect_hpm0/M03_ACLK) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out2).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out4.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_apb_bridge_0/s_axi_aresetn (associated clock /axi_apb_bridge_0/s_axi_aclk) is connected to reset source /proc_sys_reset_2/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out2).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out4.
CRITICAL WARNING: [BD 41-1265] Different peripherals </vcu_ddr4_controller_0/S_AXI_PORT3/Reg> and </vcu_ddr4_controller_0/S_AXI_PORT4/Reg> are mapped into related masters </zynq_ultra_ps_e_0/Data> and </v_frmbuf_rd_0/Data_m_axi_mm_video> at the same offset 0x4800000000 [ 2G ]
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu_0:Pre-Propagate  .
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu_0: Post Propogate  .
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_hpm0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_hpm0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP2_FPD(1) and /axi_interconnect_0/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP2_FPD(1) and /axi_interconnect_0/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_interconnect_2/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_interconnect_2/s00_couplers/s00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_3/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_3/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_5/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_interconnect_5/m01_couplers/m01_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP3_FPD(1) and /axi_interconnect_6/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP3_FPD(1) and /axi_interconnect_6/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /vcu_ddr4_controller_0/S_AXI_PORT3(0) and /axi_interconnect_hpm1/s00_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /vcu_ddr4_controller_0/S_AXI_PORT3(0) and /axi_interconnect_hpm1/s00_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-927] Following properties on pin /nv_small_64_v07_0/dla_core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /nv_small_64_v07_0/dla_csb_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : <E:\e38\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_bid'(4) to net 'm01_regslice_to_m01_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_rid'(4) to net 'm01_regslice_to_m01_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_bid'(4) to net 's01_regslice_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_rid'(4) to net 's01_regslice_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_bid'(5) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_rid'(5) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_3_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_3_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_awid'(6) to net 'axi_interconnect_6_M00_AXI_AWID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_arid'(6) to net 'axi_interconnect_6_M00_AXI_ARID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid1'(16) to net 'axi_interconnect_3_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid1'(16) to net 'axi_interconnect_3_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid0'(16) to net 'axi_interconnect_1_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid0'(16) to net 'axi_interconnect_1_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/nv_small_64_v07_0/paddr'(32) to net 'axi_apb_bridge_0_APB_M_PADDR'(40) - Only lower order bits will be connected.
VHDL Output written to : E:/e38/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_bid'(4) to net 'm00_regslice_to_m00_couplers_BID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/m00_regslice/m_axi_rid'(4) to net 'm00_regslice_to_m00_couplers_RID'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_bid'(4) to net 'm01_regslice_to_m01_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m01_couplers/m01_regslice/m_axi_rid'(4) to net 'm01_regslice_to_m01_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_bid'(4) to net 's01_regslice_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/s01_couplers/s01_regslice/m_axi_rid'(4) to net 's01_regslice_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_bid'(5) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/m00_couplers/m00_regslice/m_axi_rid'(5) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_6/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_hp0/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to net 'axi_interconnect_3_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to net 'axi_interconnect_3_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_awid'(6) to net 'axi_interconnect_6_M00_AXI_AWID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp5_arid'(6) to net 'axi_interconnect_6_M00_AXI_ARID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_awid'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp4_arid'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid1'(16) to net 'axi_interconnect_3_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid1'(16) to net 'axi_interconnect_3_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_awid0'(16) to net 'axi_interconnect_1_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vcu_ddr4_controller_0/pl_barco_slot_arid0'(16) to net 'axi_interconnect_1_M00_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/nv_small_64_v07_0/paddr'(32) to net 'axi_apb_bridge_0_APB_M_PADDR'(40) - Only lower order bits will be connected.
VHDL Output written to : E:/e38/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/e38/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupts0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_frmbuf_rd_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_rd_0 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_frmbuf_wr_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_wr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'bd_3106' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu_ddr4_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nv_small_64_v07_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_5/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_6/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm0/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm1/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/e38/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hpm1/s00_couplers/auto_cc .
Exporting to file E:/e38/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/e38/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/e38/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Sep  6 14:08:25 2019] Launched synth_1...
Run output will be captured here: E:/e38/project_1.runs/synth_1/runme.log
[Fri Sep  6 14:08:25 2019] Launched impl_1...
Run output will be captured here: E:/e38/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:43 ; elapsed = 00:04:09 . Memory (MB): peak = 2978.719 ; gain = 163.781
reset_run impl_1
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 14:51:39 2019...
