SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[13:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,FTDI_CLK,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[13:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
2,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[13:0],FTDI_CLK,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[13:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
3,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],FTDI_CLK,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
4,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,FTDI_CLK,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
5,Synchronizer_0.Chain[1:0],Top|N_6_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Controler_0.gpio_controler_0.Outputs[15:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
6,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
7,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
8,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
9,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
10,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
11,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
12,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
13,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
14,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[13:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[13:0],False Path Constraint,YES,2,YES,Safe CDC path detected.
15,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[13:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[13:0],False Path Constraint,YES,2,YES,Safe CDC path detected.