Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Apr 15 13:16:53 2019
| Host         : cod-VirtualBox running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/cod/prj2-Therock90421/hardware/scripts/../vivado_out/synth_rpt/synth_util_hier.rpt
| Design       : mips_cpu_fpga
| Device       : xczu2egsfva625-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                                         Instance                                         |                               Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| mips_cpu_fpga                                                                            |                                                              (top) |       6822 |       4671 |    2104 |   47 | 3862 |      0 |      0 |    0 |            0 |
|   (mips_cpu_fpga)                                                                        |                                                              (top) |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|   u_mips_cpu_top                                                                         |                                                       mips_cpu_top |       4229 |       2181 |    2048 |    0 | 1101 |      0 |      0 |    0 |            0 |
|     u_axi_lite_slave                                                                     |                                                        axi_lite_if |         12 |         12 |       0 |    0 |   45 |      0 |      0 |    0 |            0 |
|     u_ideal_mem                                                                          |                                                          ideal_mem |       3338 |       1290 |    2048 |    0 |    0 |      0 |      0 |    0 |            0 |
|     u_mips_cpu                                                                           |                                                           mips_cpu |        880 |        880 |       0 |    0 | 1056 |      0 |      0 |    0 |            0 |
|       (u_mips_cpu)                                                                       |                                                           mips_cpu |         35 |         35 |       0 |    0 |   64 |      0 |      0 |    0 |            0 |
|       reg_file1                                                                          |                                                           reg_file |        845 |        845 |       0 |    0 |  992 |      0 |      0 |    0 |            0 |
|   u_zynq_soc_wrapper                                                                     |                                                      mpsoc_wrapper |       2592 |       2489 |      56 |   47 | 2759 |      0 |      0 |    0 |            0 |
|     (u_zynq_soc_wrapper)                                                                 |                                                      mpsoc_wrapper |        211 |        211 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     mpsoc_i                                                                              |                                                              mpsoc |       2381 |       2278 |      56 |   47 | 2759 |      0 |      0 |    0 |            0 |
|       (mpsoc_i)                                                                          |                                                              mpsoc |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       axi4_to_lite_ic                                                                    |                                            mpsoc_axi4_to_lite_ic_0 |       2062 |       1960 |      56 |   46 | 2718 |      0 |      0 |    0 |            0 |
|         (axi4_to_lite_ic)                                                                |                                            mpsoc_axi4_to_lite_ic_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         m00_couplers                                                                     |                                            m00_couplers_imp_HBHPJK |       1290 |       1189 |      56 |   45 | 1394 |      0 |      0 |    0 |            0 |
|           auto_ds                                                                        |                                                    mpsoc_auto_ds_0 |        879 |        823 |      56 |    0 |  918 |      0 |      0 |    0 |            0 |
|             (auto_ds)                                                                    |                                                    mpsoc_auto_ds_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             inst                                                                         |                                   axi_dwidth_converter_v2_1_13_top |        879 |        823 |      56 |    0 |  918 |      0 |      0 |    0 |            0 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |                         axi_dwidth_converter_v2_1_13_axi_downsizer |        879 |        823 |      56 |    0 |  918 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_addr_inst                                                  |           axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 |        439 |        415 |      24 |    0 |  341 |      0 |      0 |    0 |            0 |
|                   (USE_READ.read_addr_inst)                                              |           axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 |        139 |        139 |       0 |    0 |  233 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                              |                 axi_data_fifo_v2_1_12_axic_fifo__parameterized0_24 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                     inst                                                                 |                  axi_data_fifo_v2_1_12_fifo_gen__parameterized0_25 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                      |                          fifo_generator_v13_1_4__parameterized0_26 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                    |                    fifo_generator_v13_1_4_synth__parameterized0_27 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                   |                              fifo_generator_top__parameterized0_28 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                       |                          fifo_generator_ramfifo__parameterized0_29 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                   |                                                        rd_logic_30 |         17 |         17 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                        |                                                         rd_fwft_43 |         14 |         14 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                |                                              rd_status_flags_ss_44 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                    |                                                     rd_bin_cntr_45 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                   |                                                        wr_logic_31 |         30 |         30 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                |                                              wr_status_flags_ss_41 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                    |                                                     wr_bin_cntr_42 |         11 |         11 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                      |                                          memory__parameterized0_32 |        251 |        227 |      24 |    0 |   58 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                  |                                          memory__parameterized0_32 |        152 |        152 |       0 |    0 |   29 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                            |                                            dmem__parameterized0_40 |         99 |         75 |      24 |    0 |   29 |      0 |      0 |    0 |            0 |
|                               rstblk                                                     |                                               reset_blk_ramfifo_33 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                 |                                               reset_blk_ramfifo_33 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                                 synchronizer_ff_34 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                                 synchronizer_ff_35 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                                 synchronizer_ff_36 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                                 synchronizer_ff_37 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                                 synchronizer_ff_38 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                                 synchronizer_ff_39 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_data_inst                                                  |                           axi_dwidth_converter_v2_1_13_r_downsizer |         19 |         19 |       0 |    0 |  143 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                      |                           axi_dwidth_converter_v2_1_13_b_downsizer |         19 |         19 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_addr_inst                                                |                           axi_dwidth_converter_v2_1_13_a_downsizer |        384 |        352 |      32 |    0 |  410 |      0 |      0 |    0 |            0 |
|                   (USE_WRITE.write_addr_inst)                                            |                           axi_dwidth_converter_v2_1_13_a_downsizer |        139 |        139 |       0 |    0 |  236 |      0 |      0 |    0 |            0 |
|                   USE_B_CHANNEL.cmd_b_queue                                              |                                    axi_data_fifo_v2_1_12_axic_fifo |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     inst                                                                 |                                     axi_data_fifo_v2_1_12_fifo_gen |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                      |                                             fifo_generator_v13_1_4 |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                    |                                       fifo_generator_v13_1_4_synth |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                   |                                                 fifo_generator_top |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                       |                                             fifo_generator_ramfifo |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                   |                                                        rd_logic_10 |         13 |         13 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                        |                                                         rd_fwft_21 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                |                                              rd_status_flags_ss_22 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                    |                                                     rd_bin_cntr_23 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                   |                                                        wr_logic_11 |         35 |         35 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                |                                              wr_status_flags_ss_19 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                    |                                                     wr_bin_cntr_20 |         18 |         18 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                      |                                                             memory |         17 |          9 |       8 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                  |                                                             memory |          0 |          0 |       0 |    0 |    9 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                            |                                                               dmem |         17 |          9 |       8 |    0 |    9 |      0 |      0 |    0 |            0 |
|                               rstblk                                                     |                                               reset_blk_ramfifo_12 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                 |                                               reset_blk_ramfifo_12 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                                 synchronizer_ff_13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                                 synchronizer_ff_14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                                 synchronizer_ff_15 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                                 synchronizer_ff_16 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                                 synchronizer_ff_17 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                                 synchronizer_ff_18 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                              |                    axi_data_fifo_v2_1_12_axic_fifo__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                     inst                                                                 |                     axi_data_fifo_v2_1_12_fifo_gen__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                      |                             fifo_generator_v13_1_4__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                    |                       fifo_generator_v13_1_4_synth__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                   |                                 fifo_generator_top__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                       |                             fifo_generator_ramfifo__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                   |                                                           rd_logic |         14 |         14 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                        |                                                            rd_fwft |         10 |         10 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                |                                                 rd_status_flags_ss |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                    |                                                        rd_bin_cntr |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                   |                                                           wr_logic |         15 |         15 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                |                                                 wr_status_flags_ss |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                    |                                                        wr_bin_cntr |         12 |         12 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                      |                                             memory__parameterized0 |        146 |        122 |      24 |    0 |   56 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                  |                                             memory__parameterized0 |         51 |         51 |       0 |    0 |   28 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                            |                                               dmem__parameterized0 |         95 |         71 |      24 |    0 |   28 |      0 |      0 |    0 |            0 |
|                               rstblk                                                     |                                                  reset_blk_ramfifo |          3 |          3 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                 |                                                  reset_blk_ramfifo |          1 |          1 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                                    synchronizer_ff |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                                  synchronizer_ff_5 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                                  synchronizer_ff_6 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                                  synchronizer_ff_7 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                                  synchronizer_ff_8 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                                  synchronizer_ff_9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_data_inst                                                |                           axi_dwidth_converter_v2_1_13_w_downsizer |         18 |         18 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                        |                                                    mpsoc_auto_pc_0 |        411 |        366 |       0 |   45 |  476 |      0 |      0 |    0 |            0 |
|             inst                                                                         |              axi_protocol_converter_v2_1_13_axi_protocol_converter |        411 |        366 |       0 |   45 |  476 |      0 |      0 |    0 |            0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                       |                                 axi_protocol_converter_v2_1_13_b2s |        411 |        366 |       0 |   45 |  476 |      0 |      0 |    0 |            0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                                   |                                 axi_protocol_converter_v2_1_13_b2s |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 RD.ar_channel_0                                                          |                      axi_protocol_converter_v2_1_13_b2s_ar_channel |         86 |         86 |       0 |    0 |   72 |      0 |      0 |    0 |            0 |
|                   ar_cmd_fsm_0                                                           |                      axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm |         22 |         22 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                       |                axi_protocol_converter_v2_1_13_b2s_cmd_translator_2 |         64 |         64 |       0 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                   |                axi_protocol_converter_v2_1_13_b2s_cmd_translator_2 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                           |                      axi_protocol_converter_v2_1_13_b2s_incr_cmd_3 |         24 |         24 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                           |                      axi_protocol_converter_v2_1_13_b2s_wrap_cmd_4 |         39 |         39 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|                 RD.r_channel_0                                                           |                       axi_protocol_converter_v2_1_13_b2s_r_channel |         49 |         14 |       0 |   35 |   32 |      0 |      0 |    0 |            0 |
|                   (RD.r_channel_0)                                                       |                       axi_protocol_converter_v2_1_13_b2s_r_channel |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   rd_data_fifo_0                                                         |     axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 |         42 |          8 |       0 |   34 |   25 |      0 |      0 |    0 |            0 |
|                   transaction_fifo_0                                                     |     axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 |          7 |          6 |       0 |    1 |    5 |      0 |      0 |    0 |            0 |
|                 SI_REG                                                                   |                      axi_register_slice_v2_1_13_axi_register_slice |        154 |        154 |       0 |    0 |  272 |      0 |      0 |    0 |            0 |
|                   ar_pipe                                                                |                     axi_register_slice_v2_1_13_axic_register_slice |         66 |         66 |       0 |    0 |   97 |      0 |      0 |    0 |            0 |
|                   aw_pipe                                                                |                   axi_register_slice_v2_1_13_axic_register_slice_1 |         63 |         63 |       0 |    0 |   97 |      0 |      0 |    0 |            0 |
|                   b_pipe                                                                 |     axi_register_slice_v2_1_13_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|                   r_pipe                                                                 |     axi_register_slice_v2_1_13_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |   72 |      0 |      0 |    0 |            0 |
|                 WR.aw_channel_0                                                          |                      axi_protocol_converter_v2_1_13_b2s_aw_channel |         93 |         93 |       0 |    0 |   80 |      0 |      0 |    0 |            0 |
|                   (WR.aw_channel_0)                                                      |                      axi_protocol_converter_v2_1_13_b2s_aw_channel |          0 |          0 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                   aw_cmd_fsm_0                                                           |                      axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm |         31 |         31 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                       |                  axi_protocol_converter_v2_1_13_b2s_cmd_translator |         62 |         62 |       0 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                   |                  axi_protocol_converter_v2_1_13_b2s_cmd_translator |          0 |          0 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                           |                        axi_protocol_converter_v2_1_13_b2s_incr_cmd |         24 |         24 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                           |                        axi_protocol_converter_v2_1_13_b2s_wrap_cmd |         38 |         38 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|                 WR.b_channel_0                                                           |                       axi_protocol_converter_v2_1_13_b2s_b_channel |         29 |         19 |       0 |   10 |   19 |      0 |      0 |    0 |            0 |
|                   (WR.b_channel_0)                                                       |                       axi_protocol_converter_v2_1_13_b2s_b_channel |          6 |          6 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   bid_fifo_0                                                             |                     axi_protocol_converter_v2_1_13_b2s_simple_fifo |         18 |         10 |       0 |    8 |    4 |      0 |      0 |    0 |            0 |
|                   bresp_fifo_0                                                           |     axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 |          5 |          3 |       0 |    2 |    2 |      0 |      0 |    0 |            0 |
|         xbar                                                                             |                                                       mpsoc_xbar_0 |        772 |        771 |       0 |    1 | 1324 |      0 |      0 |    0 |            0 |
|           (xbar)                                                                         |                                                       mpsoc_xbar_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           inst                                                                           |                                  axi_crossbar_v2_1_14_axi_crossbar |        772 |        771 |       0 |    1 | 1324 |      0 |      0 |    0 |            0 |
|             (inst)                                                                       |                                  axi_crossbar_v2_1_14_axi_crossbar |         12 |         12 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gen_samd.crossbar_samd                                                       |                                      axi_crossbar_v2_1_14_crossbar |        760 |        759 |       0 |    1 | 1324 |      0 |      0 |    0 |            0 |
|               (gen_samd.crossbar_samd)                                                   |                                      axi_crossbar_v2_1_14_crossbar |          2 |          2 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|               addr_arbiter_ar                                                            |                                  axi_crossbar_v2_1_14_addr_arbiter |         13 |         13 |       0 |    0 |  101 |      0 |      0 |    0 |            0 |
|               addr_arbiter_aw                                                            |                               axi_crossbar_v2_1_14_addr_arbiter_46 |         13 |         13 |       0 |    0 |  101 |      0 |      0 |    0 |            0 |
|               gen_decerr_slave.decerr_slave_inst                                         |                                  axi_crossbar_v2_1_14_decerr_slave |         18 |         18 |       0 |    0 |   48 |      0 |      0 |    0 |            0 |
|               gen_master_slots[0].reg_slice_mi                                           |      axi_register_slice_v2_1_13_axi_register_slice__parameterized1 |         82 |         82 |       0 |    0 |  316 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                   |  axi_register_slice_v2_1_13_axic_register_slice__parameterized9_53 |          3 |          3 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                   | axi_register_slice_v2_1_13_axic_register_slice__parameterized10_54 |         79 |         79 |       0 |    0 |  296 |      0 |      0 |    0 |            0 |
|               gen_master_slots[1].reg_slice_mi                                           |   axi_register_slice_v2_1_13_axi_register_slice__parameterized1_47 |         80 |         80 |       0 |    0 |  317 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                   |  axi_register_slice_v2_1_13_axic_register_slice__parameterized9_51 |          3 |          3 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                   | axi_register_slice_v2_1_13_axic_register_slice__parameterized10_52 |         77 |         77 |       0 |    0 |  296 |      0 |      0 |    0 |            0 |
|               gen_master_slots[2].reg_slice_mi                                           |   axi_register_slice_v2_1_13_axi_register_slice__parameterized1_48 |         17 |         17 |       0 |    0 |   59 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                   |     axi_register_slice_v2_1_13_axic_register_slice__parameterized9 |          3 |          3 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                   |    axi_register_slice_v2_1_13_axic_register_slice__parameterized10 |         14 |         14 |       0 |    0 |   40 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                            |                                 axi_crossbar_v2_1_14_si_transactor |        319 |        319 |       0 |    0 |  178 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[0].gen_si_read.si_transactor_ar)                        |                                 axi_crossbar_v2_1_14_si_transactor |         99 |         99 |       0 |    0 |  172 |      0 |      0 |    0 |            0 |
|                 gen_multi_thread.arbiter_resp_inst                                       |                               axi_crossbar_v2_1_14_arbiter_resp_50 |        220 |        220 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                           |                 axi_crossbar_v2_1_14_si_transactor__parameterized0 |        192 |        192 |       0 |    0 |  178 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[0].gen_si_write.si_transactor_aw)                       |                 axi_crossbar_v2_1_14_si_transactor__parameterized0 |         99 |         99 |       0 |    0 |  172 |      0 |      0 |    0 |            0 |
|                 gen_multi_thread.arbiter_resp_inst                                       |                                  axi_crossbar_v2_1_14_arbiter_resp |         93 |         93 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                             |                                      axi_crossbar_v2_1_14_splitter |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                             |                                  axi_crossbar_v2_1_14_wdata_router |         20 |         19 |       0 |    1 |   11 |      0 |      0 |    0 |            0 |
|                 wrouter_aw_fifo                                                          |                            axi_data_fifo_v2_1_12_axic_reg_srl_fifo |         20 |         19 |       0 |    1 |   11 |      0 |      0 |    0 |            0 |
|                   (wrouter_aw_fifo)                                                      |                            axi_data_fifo_v2_1_12_axic_reg_srl_fifo |         16 |         16 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                         |                    axi_data_fifo_v2_1_12_ndeep_srl__parameterized0 |          4 |          3 |       0 |    1 |    0 |      0 |      0 |    0 |            0 |
|               splitter_aw_mi                                                             |                                   axi_crossbar_v2_1_14_splitter_49 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|       rst_zynq_mpsoc_99M                                                                 |                                         mpsoc_rst_zynq_mpsoc_99M_0 |         19 |         18 |       0 |    1 |   40 |      0 |      0 |    0 |            0 |
|         U0                                                                               |                                                     proc_sys_reset |         19 |         18 |       0 |    1 |   40 |      0 |      0 |    0 |            0 |
|           (U0)                                                                           |                                                     proc_sys_reset |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|           EXT_LPF                                                                        |                                                                lpf |          6 |          5 |       0 |    1 |   17 |      0 |      0 |    0 |            0 |
|             (EXT_LPF)                                                                    |                                                                lpf |          2 |          1 |       0 |    1 |    9 |      0 |      0 |    0 |            0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |                                                           cdc_sync |          2 |          2 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |                                                         cdc_sync_0 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|           SEQ                                                                            |                                                       sequence_psr |         13 |         13 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|             (SEQ)                                                                        |                                                       sequence_psr |          8 |          8 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|             SEQ_COUNTER                                                                  |                                                            upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|       zynq_mpsoc                                                                         |                                                 mpsoc_zynq_mpsoc_0 |        300 |        300 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         (zynq_mpsoc)                                                                     |                                                 mpsoc_zynq_mpsoc_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         inst                                                                             |                             zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e |        300 |        300 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+


