Info: Starting: Create simulation model
Info: qsys-generate "D:\jtag uart\my_jtag_uart\jtag_uart.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="D:\jtag uart\my_jtag_uart\jtag_uart\simulation" --family="MAX 10" --part=10M25SAE144C8G
Progress: Loading my_jtag_uart/jtag_uart.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding ju [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module ju
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.ju: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jtag_uart: Generating jtag_uart "jtag_uart" for SIM_VHDL
Info: ju: Starting RTL generation for module 'jtag_uart_ju'
Info: ju:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_ju --dir=C:/Users/VARADD~1/AppData/Local/Temp/alt9802_1055931583962461890.dir/0002_ju_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --vhdl --config=C:/Users/VARADD~1/AppData/Local/Temp/alt9802_1055931583962461890.dir/0002_ju_gen//jtag_uart_ju_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VARADD~1/AppData/Local/Temp/alt9802_1055931583962461890.dir/0002_ju_gen/  ]
Info: ju: Done RTL generation for module 'jtag_uart_ju'
Info: ju: "jtag_uart" instantiated altera_avalon_jtag_uart "ju"
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="D:\jtag uart\my_jtag_uart\jtag_uart\jtag_uart.spd" --output-directory="D:/jtag uart/my_jtag_uart/jtag_uart/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\jtag uart\my_jtag_uart\jtag_uart\jtag_uart.spd --output-directory=D:/jtag uart/my_jtag_uart/jtag_uart/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/jtag uart/my_jtag_uart/jtag_uart/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/jtag uart/my_jtag_uart/jtag_uart/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/jtag uart/my_jtag_uart/jtag_uart/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/jtag uart/my_jtag_uart/jtag_uart/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/jtag uart/my_jtag_uart/jtag_uart/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\jtag uart\my_jtag_uart\jtag_uart.qsys" --block-symbol-file --output-directory="D:\jtag uart\my_jtag_uart\jtag_uart" --family="MAX 10" --part=10M25SAE144C8G
Progress: Loading my_jtag_uart/jtag_uart.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding ju [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module ju
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.ju: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\jtag uart\my_jtag_uart\jtag_uart.qsys" --synthesis=VHDL --output-directory="D:\jtag uart\my_jtag_uart\jtag_uart\synthesis" --family="MAX 10" --part=10M25SAE144C8G
Progress: Loading my_jtag_uart/jtag_uart.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding ju [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module ju
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.ju: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: ju: Starting RTL generation for module 'jtag_uart_ju'
Info: ju:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_ju --dir=C:/Users/VARADD~1/AppData/Local/Temp/alt9802_1055931583962461890.dir/0004_ju_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/VARADD~1/AppData/Local/Temp/alt9802_1055931583962461890.dir/0004_ju_gen//jtag_uart_ju_component_configuration.pl  --do_build_sim=0  ]
Info: ju: Done RTL generation for module 'jtag_uart_ju'
Info: ju: "jtag_uart" instantiated altera_avalon_jtag_uart "ju"
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
