#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c63cbb01a0 .scope module, "bin_to_7seg" "bin_to_7seg" 2 73;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "binary";
    .port_info 1 /OUTPUT 7 "seg";
o000001c63cbc5f68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001c63cba3cf0_0 .net "binary", 3 0, o000001c63cbc5f68;  0 drivers
v000001c63cba4e70_0 .var "seg", 6 0;
E_000001c63cb91580 .event anyedge, v000001c63cba3cf0_0;
S_000001c63cbc5c40 .scope module, "hidden_neuron_tb" "hidden_neuron_tb" 3 3;
 .timescale -9 -12;
P_000001c63cb91e00 .param/l "NUM_INPUTS" 0 3 6, +C4<00000000000000000000000000000100>;
v000001c63cc26480_0 .net "a", 31 0, v000001c63cc23890_0;  1 drivers
v000001c63cc267a0_0 .var "clock", 0 0;
v000001c63cc26ca0_0 .var "inputdata", 127 0;
S_000001c63c97d590 .scope module, "uut" "hidden_neuron" 3 16, 4 84 0, S_000001c63cbc5c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "inputdata";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "a";
P_000001c63cb91980 .param/l "NUM_INPUTS" 0 4 84, +C4<00000000000000000000000000000100>;
v000001c63cc23cf0_0 .net "MEM_Z", 31 0, v000001c63cc24ab0_0;  1 drivers
v000001c63cc24290_0 .net "MUX_Z", 31 0, v000001c63cc24d30_0;  1 drivers
v000001c63cc23390_0 .net "RELU_OUT", 31 0, v000001c63cc23610_0;  1 drivers
v000001c63cc24dd0_0 .net "Z_RELU", 31 0, v000001c63cc248d0_0;  1 drivers
v000001c63cc23890_0 .var "a", 31 0;
v000001c63cc24e70_0 .var "bias", 31 0;
v000001c63cc23110_0 .net "clock", 0 0, v000001c63cc267a0_0;  1 drivers
v000001c63cc23930_0 .var "data_counter", 1 0;
v000001c63cc231b0_0 .var "enable_Z", 0 0;
v000001c63cc23250_0 .net "inputdata", 127 0, v000001c63cc26ca0_0;  1 drivers
v000001c63cc234d0_0 .var "neuron_feedfoward_state", 1 0;
v000001c63cc23750_0 .var "write_enable", 0 0;
v000001c63cc236b0_0 .var/i "z_counter", 31 0;
S_000001c63c97d900 .scope module, "Z" "Z" 4 120, 4 21 0, S_000001c63c97d590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_000001c63cb91640 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v000001c63cc24650_0 .net "A1_Z", 31 0, v000001c63cc22780_0;  1 drivers
v000001c63cc23430_0 .net "A2_OUT", 31 0, v000001c63cc22f00_0;  1 drivers
v000001c63cc23e30_0 .net "M1_A1", 31 0, L_000001c63cc34560;  1 drivers
v000001c63cc23f70_0 .var "Z", 31 0;
v000001c63cc24970_0 .net "bias", 31 0, v000001c63cc24e70_0;  1 drivers
v000001c63cc24a10_0 .net "clock", 0 0, v000001c63cc267a0_0;  alias, 1 drivers
v000001c63cc23ed0_0 .net "enable", 0 0, v000001c63cc231b0_0;  1 drivers
v000001c63cc24010_0 .var "index", 31 0;
v000001c63cc246f0_0 .net "neuron_input", 31 0, v000001c63cc24d30_0;  alias, 1 drivers
o000001c63cbc7108 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc237f0_0 .net "reset", 0 0, o000001c63cbc7108;  0 drivers
v000001c63cc248d0_0 .var "result", 31 0;
v000001c63cc24c90_0 .net "weight", 31 0, v000001c63cc24ab0_0;  alias, 1 drivers
E_000001c63cb92200 .event posedge, v000001c63cc24a10_0;
S_000001c63c97da90 .scope module, "A1" "ieee754_adder" 4 44, 5 61 0, S_000001c63c97d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb92700 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v000001c63cba43d0_0 .net "A", 31 0, v000001c63cc23f70_0;  1 drivers
v000001c63cba4f10_0 .net "A_Exponent", 7 0, L_000001c63cc35a00;  1 drivers
v000001c63cba4830_0 .net "A_Mantissa", 23 0, L_000001c63cc351e0;  1 drivers
v000001c63cba31b0_0 .net "A_sign", 0 0, L_000001c63cc34600;  1 drivers
v000001c63cba32f0_0 .var "A_swap", 31 0;
v000001c63cba3430_0 .net "B", 31 0, L_000001c63cc34560;  alias, 1 drivers
v000001c63cba4a10_0 .net "B_Exponent", 7 0, L_000001c63cc34f60;  1 drivers
v000001c63cba34d0_0 .net "B_Mantissa", 23 0, L_000001c63cc35b40;  1 drivers
v000001c63cba3f70_0 .var "B_shifted_mantissa", 23 0;
v000001c63cba4ab0_0 .net "B_sign", 0 0, L_000001c63cc35be0;  1 drivers
v000001c63c9d1140_0 .var "B_swap", 31 0;
v000001c63cc21d80_0 .var "Exponent", 7 0;
v000001c63cc216a0_0 .var "Temp_Mantissa", 23 0;
L_000001c63cc38148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc217e0_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38148;  1 drivers
L_000001c63cc381d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc21420_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc381d8;  1 drivers
v000001c63cc22460_0 .net *"_ivl_23", 30 0, L_000001c63cc356e0;  1 drivers
L_000001c63cc38220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc211a0_0 .net/2u *"_ivl_26", 0 0, L_000001c63cc38220;  1 drivers
v000001c63cc21920_0 .net *"_ivl_29", 30 0, L_000001c63cc34a60;  1 drivers
v000001c63cc21380_0 .net *"_ivl_3", 22 0, L_000001c63cc35140;  1 drivers
L_000001c63cc38190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc21600_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38190;  1 drivers
v000001c63cc22640_0 .net *"_ivl_9", 22 0, L_000001c63cc36180;  1 drivers
v000001c63cc22aa0_0 .var "carry", 0 0;
v000001c63cc21f60_0 .net "comp", 0 0, v000001c63cba3e30_0;  1 drivers
v000001c63cc22280_0 .var "diff_Exponent", 7 0;
v000001c63cc21a60_0 .var/i "i", 31 0;
v000001c63cc22780_0 .var "result", 31 0;
E_000001c63cb94500/0 .event anyedge, v000001c63cba3e30_0, v000001c63cba43d0_0, v000001c63cba3430_0, v000001c63cba4f10_0;
E_000001c63cb94500/1 .event anyedge, v000001c63cba4a10_0, v000001c63cba34d0_0, v000001c63cc22280_0, v000001c63cba31b0_0;
E_000001c63cb94500/2 .event anyedge, v000001c63cba4ab0_0, v000001c63cba4830_0, v000001c63cba3f70_0, v000001c63cc22aa0_0;
E_000001c63cb94500/3 .event anyedge, v000001c63cc216a0_0, v000001c63cc21d80_0;
E_000001c63cb94500 .event/or E_000001c63cb94500/0, E_000001c63cb94500/1, E_000001c63cb94500/2, E_000001c63cb94500/3;
L_000001c63cc35140 .part v000001c63cba32f0_0, 0, 23;
L_000001c63cc351e0 .concat [ 23 1 0 0], L_000001c63cc35140, L_000001c63cc38148;
L_000001c63cc36180 .part v000001c63c9d1140_0, 0, 23;
L_000001c63cc35b40 .concat [ 23 1 0 0], L_000001c63cc36180, L_000001c63cc38190;
L_000001c63cc35a00 .part v000001c63cba32f0_0, 23, 8;
L_000001c63cc34f60 .part v000001c63c9d1140_0, 23, 8;
L_000001c63cc34600 .part v000001c63cba32f0_0, 31, 1;
L_000001c63cc35be0 .part v000001c63c9d1140_0, 31, 1;
L_000001c63cc356e0 .part v000001c63cc23f70_0, 0, 31;
L_000001c63cc35000 .concat [ 31 1 0 0], L_000001c63cc356e0, L_000001c63cc381d8;
L_000001c63cc34a60 .part L_000001c63cc34560, 0, 31;
L_000001c63cc36360 .concat [ 31 1 0 0], L_000001c63cc34a60, L_000001c63cc38220;
S_000001c63c93b4a0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_000001c63c97da90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v000001c63cba5050_0 .net "A", 31 0, L_000001c63cc35000;  1 drivers
v000001c63cba3d90_0 .net "B", 31 0, L_000001c63cc36360;  1 drivers
v000001c63cba3e30_0 .var "result", 0 0;
E_000001c63cb94680 .event anyedge, v000001c63cba5050_0, v000001c63cba3d90_0, v000001c63cba3e30_0;
S_000001c63c93b630 .scope module, "A2" "ieee754_adder" 4 50, 5 61 0, S_000001c63c97d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb948c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v000001c63cc212e0_0 .net "A", 31 0, v000001c63cc23f70_0;  alias, 1 drivers
v000001c63cc22500_0 .net "A_Exponent", 7 0, L_000001c63cc35f00;  1 drivers
v000001c63cc22960_0 .net "A_Mantissa", 23 0, L_000001c63cc34c40;  1 drivers
v000001c63cc214c0_0 .net "A_sign", 0 0, L_000001c63cc349c0;  1 drivers
v000001c63cc21c40_0 .var "A_swap", 31 0;
v000001c63cc22000_0 .net "B", 31 0, v000001c63cc24e70_0;  alias, 1 drivers
v000001c63cc228c0_0 .net "B_Exponent", 7 0, L_000001c63cc35320;  1 drivers
v000001c63cc21560_0 .net "B_Mantissa", 23 0, L_000001c63cc347e0;  1 drivers
v000001c63cc22820_0 .var "B_shifted_mantissa", 23 0;
v000001c63cc21740_0 .net "B_sign", 0 0, L_000001c63cc353c0;  1 drivers
v000001c63cc22a00_0 .var "B_swap", 31 0;
v000001c63cc22b40_0 .var "Exponent", 7 0;
v000001c63cc21880_0 .var "Temp_Mantissa", 23 0;
L_000001c63cc38268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc219c0_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38268;  1 drivers
L_000001c63cc382f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc22be0_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc382f8;  1 drivers
v000001c63cc21e20_0 .net *"_ivl_23", 30 0, L_000001c63cc34880;  1 drivers
L_000001c63cc38340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc22320_0 .net/2u *"_ivl_26", 0 0, L_000001c63cc38340;  1 drivers
v000001c63cc22c80_0 .net *"_ivl_29", 30 0, L_000001c63cc34420;  1 drivers
v000001c63cc21b00_0 .net *"_ivl_3", 22 0, L_000001c63cc34e20;  1 drivers
L_000001c63cc382b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc220a0_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc382b0;  1 drivers
v000001c63cc22d20_0 .net *"_ivl_9", 22 0, L_000001c63cc35500;  1 drivers
v000001c63cc21ba0_0 .var "carry", 0 0;
v000001c63cc21ce0_0 .net "comp", 0 0, v000001c63cc226e0_0;  1 drivers
v000001c63cc22e60_0 .var "diff_Exponent", 7 0;
v000001c63cc22dc0_0 .var/i "i", 31 0;
v000001c63cc22f00_0 .var "result", 31 0;
E_000001c63cb942c0/0 .event anyedge, v000001c63cc226e0_0, v000001c63cba43d0_0, v000001c63cc22000_0, v000001c63cc22500_0;
E_000001c63cb942c0/1 .event anyedge, v000001c63cc228c0_0, v000001c63cc21560_0, v000001c63cc22e60_0, v000001c63cc214c0_0;
E_000001c63cb942c0/2 .event anyedge, v000001c63cc21740_0, v000001c63cc22960_0, v000001c63cc22820_0, v000001c63cc21ba0_0;
E_000001c63cb942c0/3 .event anyedge, v000001c63cc21880_0, v000001c63cc22b40_0;
E_000001c63cb942c0 .event/or E_000001c63cb942c0/0, E_000001c63cb942c0/1, E_000001c63cb942c0/2, E_000001c63cb942c0/3;
L_000001c63cc34e20 .part v000001c63cc21c40_0, 0, 23;
L_000001c63cc34c40 .concat [ 23 1 0 0], L_000001c63cc34e20, L_000001c63cc38268;
L_000001c63cc35500 .part v000001c63cc22a00_0, 0, 23;
L_000001c63cc347e0 .concat [ 23 1 0 0], L_000001c63cc35500, L_000001c63cc382b0;
L_000001c63cc35f00 .part v000001c63cc21c40_0, 23, 8;
L_000001c63cc35320 .part v000001c63cc22a00_0, 23, 8;
L_000001c63cc349c0 .part v000001c63cc21c40_0, 31, 1;
L_000001c63cc353c0 .part v000001c63cc22a00_0, 31, 1;
L_000001c63cc34880 .part v000001c63cc23f70_0, 0, 31;
L_000001c63cc35820 .concat [ 31 1 0 0], L_000001c63cc34880, L_000001c63cc382f8;
L_000001c63cc34420 .part v000001c63cc24e70_0, 0, 31;
L_000001c63cc365e0 .concat [ 31 1 0 0], L_000001c63cc34420, L_000001c63cc38340;
S_000001c63c9409f0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_000001c63c93b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v000001c63cc21240_0 .net "A", 31 0, L_000001c63cc35820;  1 drivers
v000001c63cc21ec0_0 .net "B", 31 0, L_000001c63cc365e0;  1 drivers
v000001c63cc226e0_0 .var "result", 0 0;
E_000001c63cb94980 .event anyedge, v000001c63cc21240_0, v000001c63cc21ec0_0, v000001c63cc226e0_0;
S_000001c63c940b80 .scope module, "M1" "ieee754_multiplier" 4 37, 5 122 0, S_000001c63c97d900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb94c40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc22140_0 .net "A", 31 0, v000001c63cc24ab0_0;  alias, 1 drivers
v000001c63cc21060_0 .net "A_Exponent", 7 0, L_000001c63cc350a0;  1 drivers
v000001c63cc221e0_0 .net "A_Mantissa", 23 0, L_000001c63cc342e0;  1 drivers
v000001c63cc21100_0 .net "A_sign", 0 0, L_000001c63cc34920;  1 drivers
v000001c63cc225a0_0 .net "B", 31 0, v000001c63cc24d30_0;  alias, 1 drivers
v000001c63cc223c0_0 .net "B_Exponent", 7 0, L_000001c63cc35e60;  1 drivers
v000001c63cc23bb0_0 .net "B_Mantissa", 23 0, L_000001c63cc35960;  1 drivers
v000001c63cc241f0_0 .net "B_sign", 0 0, L_000001c63cc362c0;  1 drivers
v000001c63cc239d0_0 .var "Exponent", 7 0;
v000001c63cc24510_0 .var "Mantissa", 22 0;
v000001c63cc23070_0 .var "Sign", 0 0;
v000001c63cc24830_0 .var "Temp_Exponent", 8 0;
v000001c63cc24f10_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc380b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc232f0_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc380b8;  1 drivers
v000001c63cc24470_0 .net *"_ivl_3", 22 0, L_000001c63cc34240;  1 drivers
L_000001c63cc38100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc245b0_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38100;  1 drivers
v000001c63cc23a70_0 .net *"_ivl_9", 22 0, L_000001c63cc35280;  1 drivers
v000001c63cc24790_0 .net "result", 31 0, L_000001c63cc34560;  alias, 1 drivers
E_000001c63cb946c0/0 .event anyedge, v000001c63cc21060_0, v000001c63cc223c0_0, v000001c63cc221e0_0, v000001c63cc23bb0_0;
E_000001c63cb946c0/1 .event anyedge, v000001c63cc24f10_0, v000001c63cc24830_0, v000001c63cc21100_0, v000001c63cc241f0_0;
E_000001c63cb946c0 .event/or E_000001c63cb946c0/0, E_000001c63cb946c0/1;
L_000001c63cc34240 .part v000001c63cc24ab0_0, 0, 23;
L_000001c63cc342e0 .concat [ 23 1 0 0], L_000001c63cc34240, L_000001c63cc380b8;
L_000001c63cc35280 .part v000001c63cc24d30_0, 0, 23;
L_000001c63cc35960 .concat [ 23 1 0 0], L_000001c63cc35280, L_000001c63cc38100;
L_000001c63cc350a0 .part v000001c63cc24ab0_0, 23, 8;
L_000001c63cc35e60 .part v000001c63cc24d30_0, 23, 8;
L_000001c63cc34920 .part v000001c63cc24ab0_0, 31, 1;
L_000001c63cc362c0 .part v000001c63cc24d30_0, 31, 1;
L_000001c63cc34560 .concat [ 23 8 1 0], v000001c63cc24510_0, v000001c63cc239d0_0, v000001c63cc23070_0;
S_000001c63c96c580 .scope module, "mem" "memory_parametrized" 4 111, 2 33 0, S_000001c63c97d590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_000001c63cb917c0 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v000001c63cc23b10_0 .net "address", 1 0, v000001c63cc23930_0;  1 drivers
v000001c63cc23d90_0 .net "clock", 0 0, v000001c63cc267a0_0;  alias, 1 drivers
v000001c63cc23c50_0 .var/i "i", 31 0;
v000001c63cc243d0 .array "mem", 3 0, 31 0;
v000001c63cc24ab0_0 .var "read_data", 31 0;
o000001c63cbc7318 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc23570_0 .net "reset", 0 0, o000001c63cbc7318;  0 drivers
o000001c63cbc7348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c63cc24b50_0 .net "write_data", 31 0, o000001c63cbc7348;  0 drivers
v000001c63cc24bf0_0 .net "write_enable", 0 0, v000001c63cc23750_0;  1 drivers
E_000001c63cb94b40 .event anyedge, v000001c63cc23b10_0;
S_000001c63c96c710 .scope module, "mux" "multiplexer_parametrized" 4 103, 2 1 0, S_000001c63c97d590;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_000001c63c9879a0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_000001c63c9879d8 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v000001c63cc240b0_0 .net "in", 127 0, v000001c63cc26ca0_0;  alias, 1 drivers
v000001c63cc24d30_0 .var "out", 31 0;
v000001c63cc24330_0 .net "sel", 1 0, v000001c63cc23930_0;  alias, 1 drivers
E_000001c63cb94f00 .event anyedge, v000001c63cc23b10_0, v000001c63cc240b0_0;
S_000001c63c9547b0 .scope module, "relu" "relu" 4 129, 4 1 0, S_000001c63c97d590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v000001c63cc24150_0 .net "Z", 31 0, v000001c63cc248d0_0;  alias, 1 drivers
v000001c63cc23610_0 .var "a", 31 0;
E_000001c63cb944c0 .event anyedge, v000001c63cc248d0_0;
S_000001c63cbc5dd0 .scope module, "ieee754_natural_exponential" "ieee754_natural_exponential" 5 297;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb91400 .param/l "ITER" 0 5 297, +C4<00000000000000000000000000000100>;
o000001c63cbca5b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c63cc37940_0 .net "A", 31 0, o000001c63cbca5b8;  0 drivers
v000001c63cc36d60_0 .net "A1_M2", 31 0, v000001c63cc26980_0;  1 drivers
v000001c63cc37760_0 .net "A2_OUT", 31 0, v000001c63cc281e0_0;  1 drivers
v000001c63cc37a80_0 .net "D1_A2", 31 0, v000001c63cc30b60_0;  1 drivers
v000001c63cc36f40_0 .net "M1_D1", 31 0, L_000001c63cc36040;  1 drivers
v000001c63cc36c20_0 .net "M2_D1", 31 0, L_000001c63cc92430;  1 drivers
v000001c63cc37e40_0 .var/i "clk", 31 0;
o000001c63cbca3d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc378a0_0 .net "clock", 0 0, o000001c63cbca3d8;  0 drivers
v000001c63cc37ee0_0 .var "div_enable", 0 0;
v000001c63cc37b20_0 .var "fatorial_count", 31 0;
v000001c63cc37440_0 .var "fatorial_mul", 31 0;
v000001c63cc37f80_0 .var/i "index_division", 31 0;
v000001c63cc36900_0 .var/i "index_fatorial", 31 0;
v000001c63cc37bc0_0 .var "natural_exponential_counter", 2 0;
v000001c63cc37da0_0 .var "natural_exponential_sum", 31 0;
v000001c63cc369a0_0 .var "pontential_mul", 31 0;
v000001c63cc374e0_0 .var "result", 31 0;
S_000001c63c954940 .scope module, "A1" "ieee754_adder" 5 317, 5 61 0, S_000001c63cbc5dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb94f40 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_000001c63cc38538 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c63cc26660_0 .net "A", 31 0, L_000001c63cc38538;  1 drivers
v000001c63cc26ac0_0 .net "A_Exponent", 7 0, L_000001c63cc36400;  1 drivers
v000001c63cc25580_0 .net "A_Mantissa", 23 0, L_000001c63cc36220;  1 drivers
v000001c63cc25120_0 .net "A_sign", 0 0, L_000001c63cc36540;  1 drivers
v000001c63cc26700_0 .var "A_swap", 31 0;
v000001c63cc25300_0 .net "B", 31 0, v000001c63cc37b20_0;  1 drivers
v000001c63cc26d40_0 .net "B_Exponent", 7 0, L_000001c63cc364a0;  1 drivers
v000001c63cc25260_0 .net "B_Mantissa", 23 0, L_000001c63cc35d20;  1 drivers
v000001c63cc26020_0 .var "B_shifted_mantissa", 23 0;
v000001c63cc25a80_0 .net "B_sign", 0 0, L_000001c63cc34740;  1 drivers
v000001c63cc253a0_0 .var "B_swap", 31 0;
v000001c63cc26840_0 .var "Exponent", 7 0;
v000001c63cc263e0_0 .var "Temp_Mantissa", 23 0;
L_000001c63cc38418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc26b60_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38418;  1 drivers
L_000001c63cc384a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc25620_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc384a8;  1 drivers
v000001c63cc268e0_0 .net *"_ivl_23", 30 0, L_000001c63cc34d80;  1 drivers
L_000001c63cc384f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc254e0_0 .net/2u *"_ivl_26", 0 0, L_000001c63cc384f0;  1 drivers
v000001c63cc25940_0 .net *"_ivl_29", 30 0, L_000001c63cc36720;  1 drivers
v000001c63cc259e0_0 .net *"_ivl_3", 22 0, L_000001c63cc34ba0;  1 drivers
L_000001c63cc38460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc25b20_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38460;  1 drivers
v000001c63cc25440_0 .net *"_ivl_9", 22 0, L_000001c63cc360e0;  1 drivers
v000001c63cc25760_0 .var "carry", 0 0;
v000001c63cc25d00_0 .net "comp", 0 0, v000001c63cc25f80_0;  1 drivers
v000001c63cc25bc0_0 .var "diff_Exponent", 7 0;
v000001c63cc25da0_0 .var/i "i", 31 0;
v000001c63cc26980_0 .var "result", 31 0;
E_000001c63cb941c0/0 .event anyedge, v000001c63cc25f80_0, v000001c63cc26660_0, v000001c63cc25300_0, v000001c63cc26ac0_0;
E_000001c63cb941c0/1 .event anyedge, v000001c63cc26d40_0, v000001c63cc25260_0, v000001c63cc25bc0_0, v000001c63cc25120_0;
E_000001c63cb941c0/2 .event anyedge, v000001c63cc25a80_0, v000001c63cc25580_0, v000001c63cc26020_0, v000001c63cc25760_0;
E_000001c63cb941c0/3 .event anyedge, v000001c63cc263e0_0, v000001c63cc26840_0;
E_000001c63cb941c0 .event/or E_000001c63cb941c0/0, E_000001c63cb941c0/1, E_000001c63cb941c0/2, E_000001c63cb941c0/3;
L_000001c63cc34ba0 .part v000001c63cc26700_0, 0, 23;
L_000001c63cc36220 .concat [ 23 1 0 0], L_000001c63cc34ba0, L_000001c63cc38418;
L_000001c63cc360e0 .part v000001c63cc253a0_0, 0, 23;
L_000001c63cc35d20 .concat [ 23 1 0 0], L_000001c63cc360e0, L_000001c63cc38460;
L_000001c63cc36400 .part v000001c63cc26700_0, 23, 8;
L_000001c63cc364a0 .part v000001c63cc253a0_0, 23, 8;
L_000001c63cc36540 .part v000001c63cc26700_0, 31, 1;
L_000001c63cc34740 .part v000001c63cc253a0_0, 31, 1;
L_000001c63cc34d80 .part L_000001c63cc38538, 0, 31;
L_000001c63cc36680 .concat [ 31 1 0 0], L_000001c63cc34d80, L_000001c63cc384a8;
L_000001c63cc36720 .part v000001c63cc37b20_0, 0, 31;
L_000001c63cc34ec0 .concat [ 31 1 0 0], L_000001c63cc36720, L_000001c63cc384f0;
S_000001c63cc27b80 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_000001c63c954940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v000001c63cc256c0_0 .net "A", 31 0, L_000001c63cc36680;  1 drivers
v000001c63cc26a20_0 .net "B", 31 0, L_000001c63cc34ec0;  1 drivers
v000001c63cc25f80_0 .var "result", 0 0;
E_000001c63cb95080 .event anyedge, v000001c63cc256c0_0, v000001c63cc26a20_0, v000001c63cc25f80_0;
S_000001c63cc27ea0 .scope module, "A2" "ieee754_adder" 5 340, 5 61 0, S_000001c63cbc5dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb94880 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
v000001c63cc26520_0 .net "A", 31 0, v000001c63cc30b60_0;  alias, 1 drivers
v000001c63cc25c60_0 .net "A_Exponent", 7 0, L_000001c63cc936f0;  1 drivers
v000001c63cc25e40_0 .net "A_Mantissa", 23 0, L_000001c63cc93b50;  1 drivers
v000001c63cc25ee0_0 .net "A_sign", 0 0, L_000001c63cc93a10;  1 drivers
v000001c63cc26de0_0 .var "A_swap", 31 0;
v000001c63cc26e80_0 .net "B", 31 0, v000001c63cc37da0_0;  1 drivers
v000001c63cc25800_0 .net "B_Exponent", 7 0, L_000001c63cc933d0;  1 drivers
v000001c63cc260c0_0 .net "B_Mantissa", 23 0, L_000001c63cc93150;  1 drivers
v000001c63cc26160_0 .var "B_shifted_mantissa", 23 0;
v000001c63cc258a0_0 .net "B_sign", 0 0, L_000001c63cc931f0;  1 drivers
v000001c63cc26f20_0 .var "B_swap", 31 0;
v000001c63cc25080_0 .var "Exponent", 7 0;
v000001c63cc262a0_0 .var "Temp_Mantissa", 23 0;
L_000001c63cc38d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc26340_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38d18;  1 drivers
L_000001c63cc38da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc251c0_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc38da8;  1 drivers
v000001c63cc28780_0 .net *"_ivl_23", 30 0, L_000001c63cc93bf0;  1 drivers
L_000001c63cc38df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc28c80_0 .net/2u *"_ivl_26", 0 0, L_000001c63cc38df0;  1 drivers
v000001c63cc29360_0 .net *"_ivl_29", 30 0, L_000001c63cc92bb0;  1 drivers
v000001c63cc28280_0 .net *"_ivl_3", 22 0, L_000001c63cc935b0;  1 drivers
L_000001c63cc38d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc286e0_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38d60;  1 drivers
v000001c63cc28820_0 .net *"_ivl_9", 22 0, L_000001c63cc92c50;  1 drivers
v000001c63cc28640_0 .var "carry", 0 0;
v000001c63cc290e0_0 .net "comp", 0 0, v000001c63cc265c0_0;  1 drivers
v000001c63cc28e60_0 .var "diff_Exponent", 7 0;
v000001c63cc285a0_0 .var/i "i", 31 0;
v000001c63cc281e0_0 .var "result", 31 0;
E_000001c63cb94a40/0 .event anyedge, v000001c63cc265c0_0, v000001c63cc26520_0, v000001c63cc26e80_0, v000001c63cc25c60_0;
E_000001c63cb94a40/1 .event anyedge, v000001c63cc25800_0, v000001c63cc260c0_0, v000001c63cc28e60_0, v000001c63cc25ee0_0;
E_000001c63cb94a40/2 .event anyedge, v000001c63cc258a0_0, v000001c63cc25e40_0, v000001c63cc26160_0, v000001c63cc28640_0;
E_000001c63cb94a40/3 .event anyedge, v000001c63cc262a0_0, v000001c63cc25080_0;
E_000001c63cb94a40 .event/or E_000001c63cb94a40/0, E_000001c63cb94a40/1, E_000001c63cb94a40/2, E_000001c63cb94a40/3;
L_000001c63cc935b0 .part v000001c63cc26de0_0, 0, 23;
L_000001c63cc93b50 .concat [ 23 1 0 0], L_000001c63cc935b0, L_000001c63cc38d18;
L_000001c63cc92c50 .part v000001c63cc26f20_0, 0, 23;
L_000001c63cc93150 .concat [ 23 1 0 0], L_000001c63cc92c50, L_000001c63cc38d60;
L_000001c63cc936f0 .part v000001c63cc26de0_0, 23, 8;
L_000001c63cc933d0 .part v000001c63cc26f20_0, 23, 8;
L_000001c63cc93a10 .part v000001c63cc26de0_0, 31, 1;
L_000001c63cc931f0 .part v000001c63cc26f20_0, 31, 1;
L_000001c63cc93bf0 .part v000001c63cc30b60_0, 0, 31;
L_000001c63cc92b10 .concat [ 31 1 0 0], L_000001c63cc93bf0, L_000001c63cc38da8;
L_000001c63cc92bb0 .part v000001c63cc37da0_0, 0, 31;
L_000001c63cc93330 .concat [ 31 1 0 0], L_000001c63cc92bb0, L_000001c63cc38df0;
S_000001c63cc273b0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_000001c63cc27ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v000001c63cc26200_0 .net "A", 31 0, L_000001c63cc92b10;  1 drivers
v000001c63cc26c00_0 .net "B", 31 0, L_000001c63cc93330;  1 drivers
v000001c63cc265c0_0 .var "result", 0 0;
E_000001c63cb94380 .event anyedge, v000001c63cc26200_0, v000001c63cc26c00_0, v000001c63cc265c0_0;
S_000001c63cc276d0 .scope module, "D1" "ieee754_divider" 5 332, 5 180 0, S_000001c63cbc5dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_000001c63c9883a0 .param/l "ITER" 0 5 180, +C4<00000000000000000000000000000011>;
P_000001c63c9883d8 .param/l "USE_ENABLE" 0 5 180, +C4<00000000000000000000000000000001>;
L_000001c63c985050 .functor BUFZ 1, v000001c63cc37ee0_0, C4<0>, C4<0>, C4<0>;
v000001c63cc2fb20_0 .net "A", 31 0, L_000001c63cc36040;  alias, 1 drivers
v000001c63cc30520_0 .net "A1_Xn", 31 0, v000001c63cc29c20_0;  1 drivers
v000001c63cc302a0_0 .net "A2_M3", 31 0, v000001c63cc2c160_0;  1 drivers
v000001c63cc2f8a0_0 .net "B", 31 0, L_000001c63cc92430;  alias, 1 drivers
v000001c63cc2e0e0_0 .net "M1_A1", 31 0, L_000001c63cc92890;  1 drivers
v000001c63cc2f620_0 .net "M2_A2", 31 0, L_000001c63cc91530;  1 drivers
v000001c63cc2ef40_0 .net "M3_M4", 31 0, L_000001c63cc90770;  1 drivers
v000001c63cc2e180_0 .net "M4_OUT", 31 0, L_000001c63cc93830;  1 drivers
v000001c63cc2f440_0 .var "Xn", 31 0;
L_000001c63cc388e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2f800_0 .net/2u *"_ivl_14", 0 0, L_000001c63cc388e0;  1 drivers
v000001c63cc2fee0_0 .net *"_ivl_17", 30 0, L_000001c63cc91df0;  1 drivers
L_000001c63cc386a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc2ecc0_0 .net/2u *"_ivl_2", 0 0, L_000001c63cc386a0;  1 drivers
L_000001c63cc389b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc2ed60_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc389b8;  1 drivers
L_000001c63cc38a00 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000001c63cc2f580_0 .net/2u *"_ivl_22", 7 0, L_000001c63cc38a00;  1 drivers
v000001c63cc30840_0 .net *"_ivl_25", 22 0, L_000001c63cc90ef0;  1 drivers
v000001c63cc2fbc0_0 .net *"_ivl_31", 0 0, L_000001c63cc904f0;  1 drivers
v000001c63cc2fd00_0 .net *"_ivl_33", 0 0, L_000001c63cc917b0;  1 drivers
v000001c63cc2f260_0 .net *"_ivl_35", 30 0, L_000001c63cc906d0;  1 drivers
v000001c63cc300c0_0 .net *"_ivl_39", 0 0, L_000001c63cc93dd0;  1 drivers
L_000001c63cc386e8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000001c63cc2e4a0_0 .net/2u *"_ivl_4", 7 0, L_000001c63cc386e8;  1 drivers
v000001c63cc30340_0 .net *"_ivl_41", 7 0, L_000001c63cc93f10;  1 drivers
L_000001c63cc38cd0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000001c63cc305c0_0 .net/2u *"_ivl_42", 7 0, L_000001c63cc38cd0;  1 drivers
v000001c63cc2e360_0 .net *"_ivl_44", 7 0, L_000001c63cc92a70;  1 drivers
v000001c63cc30980_0 .net *"_ivl_47", 7 0, L_000001c63cc93650;  1 drivers
v000001c63cc30a20_0 .net *"_ivl_48", 7 0, L_000001c63cc93ab0;  1 drivers
v000001c63cc31e20_0 .net *"_ivl_51", 22 0, L_000001c63cc93fb0;  1 drivers
v000001c63cc316a0_0 .net *"_ivl_7", 22 0, L_000001c63cc910d0;  1 drivers
v000001c63cc30ca0_0 .var/i "clk", 31 0;
v000001c63cc30ac0_0 .net "clock", 0 0, o000001c63cbca3d8;  alias, 0 drivers
v000001c63cc311a0_0 .var "divider_counter", 2 0;
v000001c63cc31ec0_0 .net "effective_enable", 0 0, L_000001c63c985050;  1 drivers
v000001c63cc31420_0 .net "enable", 0 0, v000001c63cc37ee0_0;  1 drivers
v000001c63cc30f20_0 .var/i "index", 31 0;
v000001c63cc30b60_0 .var "result", 31 0;
E_000001c63cb94580 .event posedge, v000001c63cc30ac0_0;
L_000001c63cc910d0 .part L_000001c63cc92430, 0, 23;
L_000001c63cc91990 .concat [ 23 8 1 0], L_000001c63cc910d0, L_000001c63cc386e8, L_000001c63cc386a0;
L_000001c63cc91df0 .part L_000001c63cc92890, 0, 31;
L_000001c63cc92750 .concat [ 31 1 0 0], L_000001c63cc91df0, L_000001c63cc388e0;
L_000001c63cc90ef0 .part L_000001c63cc92430, 0, 23;
L_000001c63cc92610 .concat [ 23 8 1 0], L_000001c63cc90ef0, L_000001c63cc38a00, L_000001c63cc389b8;
L_000001c63cc904f0 .part L_000001c63cc91530, 31, 1;
L_000001c63cc917b0 .reduce/nor L_000001c63cc904f0;
L_000001c63cc906d0 .part L_000001c63cc91530, 0, 31;
L_000001c63cc90f90 .concat [ 31 1 0 0], L_000001c63cc906d0, L_000001c63cc917b0;
L_000001c63cc93dd0 .part L_000001c63cc92430, 31, 1;
L_000001c63cc93f10 .part L_000001c63cc90770, 23, 8;
L_000001c63cc92a70 .arith/sum 8, L_000001c63cc93f10, L_000001c63cc38cd0;
L_000001c63cc93650 .part L_000001c63cc92430, 23, 8;
L_000001c63cc93ab0 .arith/sub 8, L_000001c63cc92a70, L_000001c63cc93650;
L_000001c63cc93fb0 .part L_000001c63cc90770, 0, 23;
L_000001c63cc93c90 .concat [ 23 8 1 0], L_000001c63cc93fb0, L_000001c63cc93ab0, L_000001c63cc93dd0;
S_000001c63cc27090 .scope module, "A1" "ieee754_adder" 5 208, 5 61 0, S_000001c63cc276d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb943c0 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_000001c63cc38898 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v000001c63cc29a40_0 .net "A", 31 0, L_000001c63cc38898;  1 drivers
v000001c63cc29400_0 .net "A_Exponent", 7 0, L_000001c63cc90810;  1 drivers
v000001c63cc288c0_0 .net "A_Mantissa", 23 0, L_000001c63cc91c10;  1 drivers
v000001c63cc297c0_0 .net "A_sign", 0 0, L_000001c63cc91b70;  1 drivers
v000001c63cc28a00_0 .var "A_swap", 31 0;
v000001c63cc294a0_0 .net "B", 31 0, L_000001c63cc92750;  1 drivers
v000001c63cc29540_0 .net "B_Exponent", 7 0, L_000001c63cc91d50;  1 drivers
v000001c63cc28500_0 .net "B_Mantissa", 23 0, L_000001c63cc924d0;  1 drivers
v000001c63cc28d20_0 .var "B_shifted_mantissa", 23 0;
v000001c63cc28960_0 .net "B_sign", 0 0, L_000001c63cc908b0;  1 drivers
v000001c63cc28aa0_0 .var "B_swap", 31 0;
v000001c63cc295e0_0 .var "Exponent", 7 0;
v000001c63cc29680_0 .var "Temp_Mantissa", 23 0;
L_000001c63cc38778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc29180_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38778;  1 drivers
L_000001c63cc38808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc28dc0_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc38808;  1 drivers
v000001c63cc29ae0_0 .net *"_ivl_23", 30 0, L_000001c63cc91670;  1 drivers
L_000001c63cc38850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc28b40_0 .net/2u *"_ivl_26", 0 0, L_000001c63cc38850;  1 drivers
v000001c63cc28fa0_0 .net *"_ivl_29", 30 0, L_000001c63cc92570;  1 drivers
v000001c63cc29220_0 .net *"_ivl_3", 22 0, L_000001c63cc90bd0;  1 drivers
L_000001c63cc387c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc29720_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc387c0;  1 drivers
v000001c63cc29860_0 .net *"_ivl_9", 22 0, L_000001c63cc91850;  1 drivers
v000001c63cc28be0_0 .var "carry", 0 0;
v000001c63cc29900_0 .net "comp", 0 0, v000001c63cc292c0_0;  1 drivers
v000001c63cc299a0_0 .var "diff_Exponent", 7 0;
v000001c63cc29b80_0 .var/i "i", 31 0;
v000001c63cc29c20_0 .var "result", 31 0;
E_000001c63cb94600/0 .event anyedge, v000001c63cc292c0_0, v000001c63cc29a40_0, v000001c63cc294a0_0, v000001c63cc29400_0;
E_000001c63cb94600/1 .event anyedge, v000001c63cc29540_0, v000001c63cc28500_0, v000001c63cc299a0_0, v000001c63cc297c0_0;
E_000001c63cb94600/2 .event anyedge, v000001c63cc28960_0, v000001c63cc288c0_0, v000001c63cc28d20_0, v000001c63cc28be0_0;
E_000001c63cb94600/3 .event anyedge, v000001c63cc29680_0, v000001c63cc295e0_0;
E_000001c63cb94600 .event/or E_000001c63cb94600/0, E_000001c63cb94600/1, E_000001c63cb94600/2, E_000001c63cb94600/3;
L_000001c63cc90bd0 .part v000001c63cc28a00_0, 0, 23;
L_000001c63cc91c10 .concat [ 23 1 0 0], L_000001c63cc90bd0, L_000001c63cc38778;
L_000001c63cc91850 .part v000001c63cc28aa0_0, 0, 23;
L_000001c63cc924d0 .concat [ 23 1 0 0], L_000001c63cc91850, L_000001c63cc387c0;
L_000001c63cc90810 .part v000001c63cc28a00_0, 23, 8;
L_000001c63cc91d50 .part v000001c63cc28aa0_0, 23, 8;
L_000001c63cc91b70 .part v000001c63cc28a00_0, 31, 1;
L_000001c63cc908b0 .part v000001c63cc28aa0_0, 31, 1;
L_000001c63cc91670 .part L_000001c63cc38898, 0, 31;
L_000001c63cc91e90 .concat [ 31 1 0 0], L_000001c63cc91670, L_000001c63cc38808;
L_000001c63cc92570 .part L_000001c63cc92750, 0, 31;
L_000001c63cc921b0 .concat [ 31 1 0 0], L_000001c63cc92570, L_000001c63cc38850;
S_000001c63cc279f0 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_000001c63cc27090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v000001c63cc28f00_0 .net "A", 31 0, L_000001c63cc91e90;  1 drivers
v000001c63cc29040_0 .net "B", 31 0, L_000001c63cc921b0;  1 drivers
v000001c63cc292c0_0 .var "result", 0 0;
E_000001c63cb94640 .event anyedge, v000001c63cc28f00_0, v000001c63cc29040_0, v000001c63cc292c0_0;
S_000001c63cc27d10 .scope module, "A2" "ieee754_adder" 5 221, 5 61 0, S_000001c63cc276d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb94740 .param/l "XLEN" 0 5 61, +C4<00000000000000000000000000100000>;
L_000001c63cc38b68 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c63cc28140_0 .net "A", 31 0, L_000001c63cc38b68;  1 drivers
v000001c63cc29ea0_0 .net "A_Exponent", 7 0, L_000001c63cc91f30;  1 drivers
v000001c63cc29f40_0 .net "A_Mantissa", 23 0, L_000001c63cc91030;  1 drivers
v000001c63cc280a0_0 .net "A_sign", 0 0, L_000001c63cc915d0;  1 drivers
v000001c63cc28320_0 .var "A_swap", 31 0;
v000001c63cc283c0_0 .net "B", 31 0, L_000001c63cc90f90;  1 drivers
v000001c63cc28460_0 .net "B_Exponent", 7 0, L_000001c63cc90db0;  1 drivers
v000001c63cc2c7a0_0 .net "B_Mantissa", 23 0, L_000001c63cc90630;  1 drivers
v000001c63cc2d740_0 .var "B_shifted_mantissa", 23 0;
v000001c63cc2d7e0_0 .net "B_sign", 0 0, L_000001c63cc90e50;  1 drivers
v000001c63cc2d920_0 .var "B_swap", 31 0;
v000001c63cc2db00_0 .var "Exponent", 7 0;
v000001c63cc2c700_0 .var "Temp_Mantissa", 23 0;
L_000001c63cc38a48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2cde0_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38a48;  1 drivers
L_000001c63cc38ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc2d9c0_0 .net/2u *"_ivl_20", 0 0, L_000001c63cc38ad8;  1 drivers
v000001c63cc2d880_0 .net *"_ivl_23", 30 0, L_000001c63cc918f0;  1 drivers
L_000001c63cc38b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c63cc2cac0_0 .net/2u *"_ivl_26", 0 0, L_000001c63cc38b20;  1 drivers
v000001c63cc2c840_0 .net *"_ivl_29", 30 0, L_000001c63cc91fd0;  1 drivers
v000001c63cc2c0c0_0 .net *"_ivl_3", 22 0, L_000001c63cc90450;  1 drivers
L_000001c63cc38a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2d100_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38a90;  1 drivers
v000001c63cc2d560_0 .net *"_ivl_9", 22 0, L_000001c63cc903b0;  1 drivers
v000001c63cc2c8e0_0 .var "carry", 0 0;
v000001c63cc2d4c0_0 .net "comp", 0 0, v000001c63cc29d60_0;  1 drivers
v000001c63cc2c5c0_0 .var "diff_Exponent", 7 0;
v000001c63cc2cb60_0 .var/i "i", 31 0;
v000001c63cc2c160_0 .var "result", 31 0;
E_000001c63cb94b80/0 .event anyedge, v000001c63cc29d60_0, v000001c63cc28140_0, v000001c63cc283c0_0, v000001c63cc29ea0_0;
E_000001c63cb94b80/1 .event anyedge, v000001c63cc28460_0, v000001c63cc2c7a0_0, v000001c63cc2c5c0_0, v000001c63cc280a0_0;
E_000001c63cb94b80/2 .event anyedge, v000001c63cc2d7e0_0, v000001c63cc29f40_0, v000001c63cc2d740_0, v000001c63cc2c8e0_0;
E_000001c63cb94b80/3 .event anyedge, v000001c63cc2c700_0, v000001c63cc2db00_0;
E_000001c63cb94b80 .event/or E_000001c63cb94b80/0, E_000001c63cb94b80/1, E_000001c63cb94b80/2, E_000001c63cb94b80/3;
L_000001c63cc90450 .part v000001c63cc28320_0, 0, 23;
L_000001c63cc91030 .concat [ 23 1 0 0], L_000001c63cc90450, L_000001c63cc38a48;
L_000001c63cc903b0 .part v000001c63cc2d920_0, 0, 23;
L_000001c63cc90630 .concat [ 23 1 0 0], L_000001c63cc903b0, L_000001c63cc38a90;
L_000001c63cc91f30 .part v000001c63cc28320_0, 23, 8;
L_000001c63cc90db0 .part v000001c63cc2d920_0, 23, 8;
L_000001c63cc915d0 .part v000001c63cc28320_0, 31, 1;
L_000001c63cc90e50 .part v000001c63cc2d920_0, 31, 1;
L_000001c63cc918f0 .part L_000001c63cc38b68, 0, 31;
L_000001c63cc91710 .concat [ 31 1 0 0], L_000001c63cc918f0, L_000001c63cc38ad8;
L_000001c63cc91fd0 .part L_000001c63cc90f90, 0, 31;
L_000001c63cc909f0 .concat [ 31 1 0 0], L_000001c63cc91fd0, L_000001c63cc38b20;
S_000001c63cc27220 .scope module, "comp_abs" "ieee754_compare" 5 84, 5 35 0, S_000001c63cc27d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v000001c63cc29cc0_0 .net "A", 31 0, L_000001c63cc91710;  1 drivers
v000001c63cc29e00_0 .net "B", 31 0, L_000001c63cc909f0;  1 drivers
v000001c63cc29d60_0 .var "result", 0 0;
E_000001c63cb95500 .event anyedge, v000001c63cc29cc0_0, v000001c63cc29e00_0, v000001c63cc29d60_0;
S_000001c63cc27860 .scope module, "M1" "ieee754_multiplier" 5 201, 5 122 0, S_000001c63cc276d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb95440 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc2d2e0_0 .net "A", 31 0, L_000001c63cc91990;  1 drivers
v000001c63cc2dba0_0 .net "A_Exponent", 7 0, L_000001c63cc92110;  1 drivers
v000001c63cc2dec0_0 .net "A_Mantissa", 23 0, L_000001c63cc912b0;  1 drivers
v000001c63cc2cc00_0 .net "A_sign", 0 0, L_000001c63cc90310;  1 drivers
L_000001c63cc38730 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v000001c63cc2dd80_0 .net "B", 31 0, L_000001c63cc38730;  1 drivers
v000001c63cc2c2a0_0 .net "B_Exponent", 7 0, L_000001c63cc91ad0;  1 drivers
v000001c63cc2c660_0 .net "B_Mantissa", 23 0, L_000001c63cc91a30;  1 drivers
v000001c63cc2da60_0 .net "B_sign", 0 0, L_000001c63cc913f0;  1 drivers
v000001c63cc2dce0_0 .var "Exponent", 7 0;
v000001c63cc2c340_0 .var "Mantissa", 22 0;
v000001c63cc2d1a0_0 .var "Sign", 0 0;
v000001c63cc2ce80_0 .var "Temp_Exponent", 8 0;
v000001c63cc2c520_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc38610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2cf20_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38610;  1 drivers
v000001c63cc2dc40_0 .net *"_ivl_3", 22 0, L_000001c63cc91170;  1 drivers
L_000001c63cc38658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2de20_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38658;  1 drivers
v000001c63cc2d600_0 .net *"_ivl_9", 22 0, L_000001c63cc91350;  1 drivers
v000001c63cc2df60_0 .net "result", 31 0, L_000001c63cc92890;  alias, 1 drivers
E_000001c63cb95e00/0 .event anyedge, v000001c63cc2dba0_0, v000001c63cc2c2a0_0, v000001c63cc2dec0_0, v000001c63cc2c660_0;
E_000001c63cb95e00/1 .event anyedge, v000001c63cc2c520_0, v000001c63cc2ce80_0, v000001c63cc2cc00_0, v000001c63cc2da60_0;
E_000001c63cb95e00 .event/or E_000001c63cb95e00/0, E_000001c63cb95e00/1;
L_000001c63cc91170 .part L_000001c63cc91990, 0, 23;
L_000001c63cc912b0 .concat [ 23 1 0 0], L_000001c63cc91170, L_000001c63cc38610;
L_000001c63cc91350 .part L_000001c63cc38730, 0, 23;
L_000001c63cc91a30 .concat [ 23 1 0 0], L_000001c63cc91350, L_000001c63cc38658;
L_000001c63cc92110 .part L_000001c63cc91990, 23, 8;
L_000001c63cc91ad0 .part L_000001c63cc38730, 23, 8;
L_000001c63cc90310 .part L_000001c63cc91990, 31, 1;
L_000001c63cc913f0 .part L_000001c63cc38730, 31, 1;
L_000001c63cc92890 .concat [ 23 8 1 0], v000001c63cc2c340_0, v000001c63cc2dce0_0, v000001c63cc2d1a0_0;
S_000001c63cc27540 .scope module, "M2" "ieee754_multiplier" 5 215, 5 122 0, S_000001c63cc276d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb95e40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc2d6a0_0 .net "A", 31 0, L_000001c63cc92610;  1 drivers
v000001c63cc2c200_0 .net "A_Exponent", 7 0, L_000001c63cc90590;  1 drivers
v000001c63cc2ca20_0 .net "A_Mantissa", 23 0, L_000001c63cc92250;  1 drivers
v000001c63cc2c980_0 .net "A_sign", 0 0, L_000001c63cc90950;  1 drivers
v000001c63cc2cfc0_0 .net "B", 31 0, v000001c63cc2f440_0;  1 drivers
v000001c63cc2c3e0_0 .net "B_Exponent", 7 0, L_000001c63cc91490;  1 drivers
v000001c63cc2c480_0 .net "B_Mantissa", 23 0, L_000001c63cc90d10;  1 drivers
v000001c63cc2cca0_0 .net "B_sign", 0 0, L_000001c63cc90270;  1 drivers
v000001c63cc2cd40_0 .var "Exponent", 7 0;
v000001c63cc2d060_0 .var "Mantissa", 22 0;
v000001c63cc2d240_0 .var "Sign", 0 0;
v000001c63cc2d380_0 .var "Temp_Exponent", 8 0;
v000001c63cc2d420_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc38928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2f6c0_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38928;  1 drivers
v000001c63cc2e5e0_0 .net *"_ivl_3", 22 0, L_000001c63cc91cb0;  1 drivers
L_000001c63cc38970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2eea0_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38970;  1 drivers
v000001c63cc303e0_0 .net *"_ivl_9", 22 0, L_000001c63cc90c70;  1 drivers
v000001c63cc2e220_0 .net "result", 31 0, L_000001c63cc91530;  alias, 1 drivers
E_000001c63cb95d80/0 .event anyedge, v000001c63cc2c200_0, v000001c63cc2c3e0_0, v000001c63cc2ca20_0, v000001c63cc2c480_0;
E_000001c63cb95d80/1 .event anyedge, v000001c63cc2d420_0, v000001c63cc2d380_0, v000001c63cc2c980_0, v000001c63cc2cca0_0;
E_000001c63cb95d80 .event/or E_000001c63cb95d80/0, E_000001c63cb95d80/1;
L_000001c63cc91cb0 .part L_000001c63cc92610, 0, 23;
L_000001c63cc92250 .concat [ 23 1 0 0], L_000001c63cc91cb0, L_000001c63cc38928;
L_000001c63cc90c70 .part v000001c63cc2f440_0, 0, 23;
L_000001c63cc90d10 .concat [ 23 1 0 0], L_000001c63cc90c70, L_000001c63cc38970;
L_000001c63cc90590 .part L_000001c63cc92610, 23, 8;
L_000001c63cc91490 .part v000001c63cc2f440_0, 23, 8;
L_000001c63cc90950 .part L_000001c63cc92610, 31, 1;
L_000001c63cc90270 .part v000001c63cc2f440_0, 31, 1;
L_000001c63cc91530 .concat [ 23 8 1 0], v000001c63cc2d060_0, v000001c63cc2cd40_0, v000001c63cc2d240_0;
S_000001c63cc32bd0 .scope module, "M3" "ieee754_multiplier" 5 228, 5 122 0, S_000001c63cc276d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb95a40 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc2e540_0 .net "A", 31 0, v000001c63cc2f440_0;  alias, 1 drivers
v000001c63cc30660_0 .net "A_Exponent", 7 0, L_000001c63cc926b0;  1 drivers
v000001c63cc30480_0 .net "A_Mantissa", 23 0, L_000001c63cc922f0;  1 drivers
v000001c63cc2f080_0 .net "A_sign", 0 0, L_000001c63cc90130;  1 drivers
v000001c63cc2fe40_0 .net "B", 31 0, v000001c63cc2c160_0;  alias, 1 drivers
v000001c63cc30160_0 .net "B_Exponent", 7 0, L_000001c63cc927f0;  1 drivers
v000001c63cc2e680_0 .net "B_Mantissa", 23 0, L_000001c63cc90a90;  1 drivers
v000001c63cc2f120_0 .net "B_sign", 0 0, L_000001c63cc901d0;  1 drivers
v000001c63cc2e720_0 .var "Exponent", 7 0;
v000001c63cc2e900_0 .var "Mantissa", 22 0;
v000001c63cc2eae0_0 .var "Sign", 0 0;
v000001c63cc2e9a0_0 .var "Temp_Exponent", 8 0;
v000001c63cc2f9e0_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc38bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2fa80_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38bb0;  1 drivers
v000001c63cc2f760_0 .net *"_ivl_3", 22 0, L_000001c63cc92070;  1 drivers
L_000001c63cc38bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2efe0_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38bf8;  1 drivers
v000001c63cc30200_0 .net *"_ivl_9", 22 0, L_000001c63cc92390;  1 drivers
v000001c63cc2ea40_0 .net "result", 31 0, L_000001c63cc90770;  alias, 1 drivers
E_000001c63cb95840/0 .event anyedge, v000001c63cc30660_0, v000001c63cc30160_0, v000001c63cc30480_0, v000001c63cc2e680_0;
E_000001c63cb95840/1 .event anyedge, v000001c63cc2f9e0_0, v000001c63cc2e9a0_0, v000001c63cc2f080_0, v000001c63cc2f120_0;
E_000001c63cb95840 .event/or E_000001c63cb95840/0, E_000001c63cb95840/1;
L_000001c63cc92070 .part v000001c63cc2f440_0, 0, 23;
L_000001c63cc922f0 .concat [ 23 1 0 0], L_000001c63cc92070, L_000001c63cc38bb0;
L_000001c63cc92390 .part v000001c63cc2c160_0, 0, 23;
L_000001c63cc90a90 .concat [ 23 1 0 0], L_000001c63cc92390, L_000001c63cc38bf8;
L_000001c63cc926b0 .part v000001c63cc2f440_0, 23, 8;
L_000001c63cc927f0 .part v000001c63cc2c160_0, 23, 8;
L_000001c63cc90130 .part v000001c63cc2f440_0, 31, 1;
L_000001c63cc901d0 .part v000001c63cc2c160_0, 31, 1;
L_000001c63cc90770 .concat [ 23 8 1 0], v000001c63cc2e900_0, v000001c63cc2e720_0, v000001c63cc2eae0_0;
S_000001c63cc333a0 .scope module, "M4" "ieee754_multiplier" 5 234, 5 122 0, S_000001c63cc276d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb95a80 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc2eb80_0 .net "A", 31 0, L_000001c63cc36040;  alias, 1 drivers
v000001c63cc2f4e0_0 .net "A_Exponent", 7 0, L_000001c63cc929d0;  1 drivers
v000001c63cc2e7c0_0 .net "A_Mantissa", 23 0, L_000001c63cc93290;  1 drivers
v000001c63cc2f940_0 .net "A_sign", 0 0, L_000001c63cc92930;  1 drivers
v000001c63cc2fda0_0 .net "B", 31 0, L_000001c63cc93c90;  1 drivers
v000001c63cc2f300_0 .net "B_Exponent", 7 0, L_000001c63cc93d30;  1 drivers
v000001c63cc2e400_0 .net "B_Mantissa", 23 0, L_000001c63cc93790;  1 drivers
v000001c63cc2fc60_0 .net "B_sign", 0 0, L_000001c63cc938d0;  1 drivers
v000001c63cc2ff80_0 .var "Exponent", 7 0;
v000001c63cc2e860_0 .var "Mantissa", 22 0;
v000001c63cc2e2c0_0 .var "Sign", 0 0;
v000001c63cc2ee00_0 .var "Temp_Exponent", 8 0;
v000001c63cc30700_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc38c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc2ec20_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38c40;  1 drivers
v000001c63cc307a0_0 .net *"_ivl_3", 22 0, L_000001c63cc93970;  1 drivers
L_000001c63cc38c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc30020_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc38c88;  1 drivers
v000001c63cc2f1c0_0 .net *"_ivl_9", 22 0, L_000001c63cc93e70;  1 drivers
v000001c63cc2f3a0_0 .net "result", 31 0, L_000001c63cc93830;  alias, 1 drivers
E_000001c63cb95640/0 .event anyedge, v000001c63cc2f4e0_0, v000001c63cc2f300_0, v000001c63cc2e7c0_0, v000001c63cc2e400_0;
E_000001c63cb95640/1 .event anyedge, v000001c63cc30700_0, v000001c63cc2ee00_0, v000001c63cc2f940_0, v000001c63cc2fc60_0;
E_000001c63cb95640 .event/or E_000001c63cb95640/0, E_000001c63cb95640/1;
L_000001c63cc93970 .part L_000001c63cc36040, 0, 23;
L_000001c63cc93290 .concat [ 23 1 0 0], L_000001c63cc93970, L_000001c63cc38c40;
L_000001c63cc93e70 .part L_000001c63cc93c90, 0, 23;
L_000001c63cc93790 .concat [ 23 1 0 0], L_000001c63cc93e70, L_000001c63cc38c88;
L_000001c63cc929d0 .part L_000001c63cc36040, 23, 8;
L_000001c63cc93d30 .part L_000001c63cc93c90, 23, 8;
L_000001c63cc92930 .part L_000001c63cc36040, 31, 1;
L_000001c63cc938d0 .part L_000001c63cc93c90, 31, 1;
L_000001c63cc93830 .concat [ 23 8 1 0], v000001c63cc2e860_0, v000001c63cc2ff80_0, v000001c63cc2e2c0_0;
S_000001c63cc339e0 .scope module, "M1" "ieee754_multiplier" 5 311, 5 122 0, S_000001c63cbc5dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb958c0 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc314c0_0 .net "A", 31 0, o000001c63cbca5b8;  alias, 0 drivers
v000001c63cc319c0_0 .net "A_Exponent", 7 0, L_000001c63cc346a0;  1 drivers
v000001c63cc30c00_0 .net "A_Mantissa", 23 0, L_000001c63cc35460;  1 drivers
v000001c63cc312e0_0 .net "A_sign", 0 0, L_000001c63cc358c0;  1 drivers
v000001c63cc30d40_0 .net "B", 31 0, v000001c63cc369a0_0;  1 drivers
v000001c63cc31a60_0 .net "B_Exponent", 7 0, L_000001c63cc34b00;  1 drivers
v000001c63cc31060_0 .net "B_Mantissa", 23 0, L_000001c63cc35c80;  1 drivers
v000001c63cc31920_0 .net "B_sign", 0 0, L_000001c63cc35fa0;  1 drivers
v000001c63cc31b00_0 .var "Exponent", 7 0;
v000001c63cc31ba0_0 .var "Mantissa", 22 0;
v000001c63cc31f60_0 .var "Sign", 0 0;
v000001c63cc30de0_0 .var "Temp_Exponent", 8 0;
v000001c63cc31c40_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc38388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc30e80_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38388;  1 drivers
v000001c63cc30fc0_0 .net *"_ivl_3", 22 0, L_000001c63cc355a0;  1 drivers
L_000001c63cc383d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc308e0_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc383d0;  1 drivers
v000001c63cc31100_0 .net *"_ivl_9", 22 0, L_000001c63cc34ce0;  1 drivers
v000001c63cc31560_0 .net "result", 31 0, L_000001c63cc36040;  alias, 1 drivers
E_000001c63cb95e80/0 .event anyedge, v000001c63cc319c0_0, v000001c63cc31a60_0, v000001c63cc30c00_0, v000001c63cc31060_0;
E_000001c63cb95e80/1 .event anyedge, v000001c63cc31c40_0, v000001c63cc30de0_0, v000001c63cc312e0_0, v000001c63cc31920_0;
E_000001c63cb95e80 .event/or E_000001c63cb95e80/0, E_000001c63cb95e80/1;
L_000001c63cc355a0 .part o000001c63cbca5b8, 0, 23;
L_000001c63cc35460 .concat [ 23 1 0 0], L_000001c63cc355a0, L_000001c63cc38388;
L_000001c63cc34ce0 .part v000001c63cc369a0_0, 0, 23;
L_000001c63cc35c80 .concat [ 23 1 0 0], L_000001c63cc34ce0, L_000001c63cc383d0;
L_000001c63cc346a0 .part o000001c63cbca5b8, 23, 8;
L_000001c63cc34b00 .part v000001c63cc369a0_0, 23, 8;
L_000001c63cc358c0 .part o000001c63cbca5b8, 31, 1;
L_000001c63cc35fa0 .part v000001c63cc369a0_0, 31, 1;
L_000001c63cc36040 .concat [ 23 8 1 0], v000001c63cc31ba0_0, v000001c63cc31b00_0, v000001c63cc31f60_0;
S_000001c63cc32d60 .scope module, "M2" "ieee754_multiplier" 5 323, 5 122 0, S_000001c63cbc5dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_000001c63cb95900 .param/l "XLEN" 0 5 122, +C4<00000000000000000000000000100000>;
v000001c63cc31380_0 .net "A", 31 0, v000001c63cc26980_0;  alias, 1 drivers
v000001c63cc31ce0_0 .net "A_Exponent", 7 0, L_000001c63cc35780;  1 drivers
v000001c63cc31d80_0 .net "A_Mantissa", 23 0, L_000001c63cc34380;  1 drivers
v000001c63cc31240_0 .net "A_sign", 0 0, L_000001c63cc91210;  1 drivers
v000001c63cc31600_0 .net "B", 31 0, v000001c63cc37440_0;  1 drivers
v000001c63cc31740_0 .net "B_Exponent", 7 0, L_000001c63cc341a0;  1 drivers
v000001c63cc317e0_0 .net "B_Mantissa", 23 0, L_000001c63cc35640;  1 drivers
v000001c63cc31880_0 .net "B_sign", 0 0, L_000001c63cc90b30;  1 drivers
v000001c63cc37c60_0 .var "Exponent", 7 0;
v000001c63cc36b80_0 .var "Mantissa", 22 0;
v000001c63cc37260_0 .var "Sign", 0 0;
v000001c63cc37800_0 .var "Temp_Exponent", 8 0;
v000001c63cc37d00_0 .var "Temp_Mantissa", 47 0;
L_000001c63cc38580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc371c0_0 .net/2u *"_ivl_0", 0 0, L_000001c63cc38580;  1 drivers
v000001c63cc379e0_0 .net *"_ivl_3", 22 0, L_000001c63cc36860;  1 drivers
L_000001c63cc385c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c63cc37300_0 .net/2u *"_ivl_6", 0 0, L_000001c63cc385c8;  1 drivers
v000001c63cc376c0_0 .net *"_ivl_9", 22 0, L_000001c63cc34100;  1 drivers
v000001c63cc373a0_0 .net "result", 31 0, L_000001c63cc92430;  alias, 1 drivers
E_000001c63cb95ec0/0 .event anyedge, v000001c63cc31ce0_0, v000001c63cc31740_0, v000001c63cc31d80_0, v000001c63cc317e0_0;
E_000001c63cb95ec0/1 .event anyedge, v000001c63cc37d00_0, v000001c63cc37800_0, v000001c63cc31240_0, v000001c63cc31880_0;
E_000001c63cb95ec0 .event/or E_000001c63cb95ec0/0, E_000001c63cb95ec0/1;
L_000001c63cc36860 .part v000001c63cc26980_0, 0, 23;
L_000001c63cc34380 .concat [ 23 1 0 0], L_000001c63cc36860, L_000001c63cc38580;
L_000001c63cc34100 .part v000001c63cc37440_0, 0, 23;
L_000001c63cc35640 .concat [ 23 1 0 0], L_000001c63cc34100, L_000001c63cc385c8;
L_000001c63cc35780 .part v000001c63cc26980_0, 23, 8;
L_000001c63cc341a0 .part v000001c63cc37440_0, 23, 8;
L_000001c63cc91210 .part v000001c63cc26980_0, 31, 1;
L_000001c63cc90b30 .part v000001c63cc37440_0, 31, 1;
L_000001c63cc92430 .concat [ 23 8 1 0], v000001c63cc36b80_0, v000001c63cc37c60_0, v000001c63cc37260_0;
S_000001c63c74cf50 .scope module, "ieee754_to_parts" "ieee754_to_parts" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ieee754";
    .port_info 1 /OUTPUT 32 "integer_part";
    .port_info 2 /OUTPUT 32 "fractional_part";
    .port_info 3 /OUTPUT 1 "sign";
v000001c63cc36a40_0 .var "exponent", 7 0;
v000001c63cc36ae0_0 .var "fractional_part", 31 0;
o000001c63cbcaee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c63cc36cc0_0 .net "ieee754", 31 0, o000001c63cbcaee8;  0 drivers
v000001c63cc36e00_0 .var "integer_part", 31 0;
v000001c63cc36fe0_0 .var "mantissa", 23 0;
v000001c63cc36ea0_0 .var "sign", 0 0;
E_000001c63cb95200 .event anyedge, v000001c63cc36cc0_0, v000001c63cc36a40_0, v000001c63cc36fe0_0, v000001c63cc36ae0_0;
S_000001c63c74d0e0 .scope module, "input_neuron" "input_neuron" 4 189;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inputdata";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 32 "outputdata";
o000001c63cbcb068 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc37080_0 .net "clock", 0 0, o000001c63cbcb068;  0 drivers
o000001c63cbcb098 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc37120_0 .net "enable", 0 0, o000001c63cbcb098;  0 drivers
o000001c63cbcb0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c63cc37580_0 .net "inputdata", 31 0, o000001c63cbcb0c8;  0 drivers
v000001c63cc37620_0 .var "outputdata", 31 0;
E_000001c63cb95580 .event posedge, v000001c63cc37080_0;
S_000001c63c97d400 .scope module, "register" "register" 2 16;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "register";
o000001c63cbcb1e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc35dc0_0 .net "clock", 0 0, o000001c63cbcb1e8;  0 drivers
o000001c63cbcb218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c63cc367c0_0 .net "data", 31 0, o000001c63cbcb218;  0 drivers
v000001c63cc35aa0_0 .var "register", 31 0;
o000001c63cbcb278 .functor BUFZ 1, C4<z>; HiZ drive
v000001c63cc344c0_0 .net "reset", 0 0, o000001c63cbcb278;  0 drivers
E_000001c63cb96180 .event posedge, v000001c63cc35dc0_0;
    .scope S_000001c63cbb01a0;
T_0 ;
    %wait E_000001c63cb91580;
    %load/vec4 v000001c63cba3cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001c63cba4e70_0, 0, 7;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c63c96c710;
T_1 ;
    %wait E_000001c63cb94f00;
    %load/vec4 v000001c63cc240b0_0;
    %load/vec4 v000001c63cc24330_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v000001c63cc24d30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c63c96c580;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc23c50_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c63cc23c50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v000001c63cc23c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c63cc243d0, 0, 4;
    %load/vec4 v000001c63cc23c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc23c50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001c63c96c580;
T_3 ;
    %wait E_000001c63cb92200;
    %load/vec4 v000001c63cc23570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc23c50_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c63cc23c50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c63cc23c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c63cc243d0, 0, 4;
    %load/vec4 v000001c63cc23c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc23c50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c63cc24bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c63cc24b50_0;
    %load/vec4 v000001c63cc23b10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c63cc243d0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c63c96c580;
T_4 ;
    %wait E_000001c63cb94b40;
    %load/vec4 v000001c63cc24bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c63cc23b10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001c63cc243d0, 4;
    %assign/vec4 v000001c63cc24ab0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c63c940b80;
T_5 ;
    %wait E_000001c63cb946c0;
    %load/vec4 v000001c63cc21060_0;
    %pad/u 9;
    %load/vec4 v000001c63cc223c0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc24830_0, 0, 9;
    %load/vec4 v000001c63cc221e0_0;
    %pad/u 48;
    %load/vec4 v000001c63cc23bb0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc24f10_0, 0, 48;
    %load/vec4 v000001c63cc24f10_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c63cc24f10_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc24510_0, 0, 23;
    %load/vec4 v000001c63cc24830_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc24830_0, 0, 9;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c63cc24f10_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc24510_0, 0, 23;
T_5.1 ;
    %load/vec4 v000001c63cc24830_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc239d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc24510_0, 0, 23;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001c63cc24830_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc239d0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc24510_0, 0, 23;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001c63cc24830_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc239d0_0, 0, 8;
T_5.5 ;
T_5.3 ;
    %load/vec4 v000001c63cc21100_0;
    %load/vec4 v000001c63cc241f0_0;
    %xor;
    %store/vec4 v000001c63cc23070_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c63c93b4a0;
T_6 ;
    %wait E_000001c63cb94680;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c63cba3d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v000001c63cba3e30_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cba3d90_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001c63cba3d90_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v000001c63cba3e30_0, 0, 1;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v000001c63cba3e30_0;
    %inv;
    %store/vec4 v000001c63cba3e30_0, 0, 1;
T_6.6 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001c63cba3d90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v000001c63cba3e30_0, 0, 1;
    %load/vec4 v000001c63cba5050_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000001c63cba3e30_0;
    %inv;
    %store/vec4 v000001c63cba3e30_0, 0, 1;
T_6.10 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c63c97da90;
T_7 ;
    %wait E_000001c63cb94500;
    %load/vec4 v000001c63cc21f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v000001c63cba43d0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v000001c63cba3430_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v000001c63cba32f0_0, 0, 32;
    %load/vec4 v000001c63cc21f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v000001c63cba3430_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v000001c63cba43d0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v000001c63c9d1140_0, 0, 32;
    %load/vec4 v000001c63cba4f10_0;
    %load/vec4 v000001c63cba4a10_0;
    %sub;
    %store/vec4 v000001c63cc22280_0, 0, 8;
    %load/vec4 v000001c63cba34d0_0;
    %ix/getv 4, v000001c63cc22280_0;
    %shiftr 4;
    %store/vec4 v000001c63cba3f70_0, 0, 24;
    %load/vec4 v000001c63cba31b0_0;
    %load/vec4 v000001c63cba4ab0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v000001c63cba4830_0;
    %pad/u 25;
    %load/vec4 v000001c63cba3f70_0;
    %pad/u 25;
    %add;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v000001c63cba4830_0;
    %pad/u 25;
    %load/vec4 v000001c63cba3f70_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %split/vec4 24;
    %store/vec4 v000001c63cc216a0_0, 0, 24;
    %store/vec4 v000001c63cc22aa0_0, 0, 1;
    %load/vec4 v000001c63cba4f10_0;
    %store/vec4 v000001c63cc21d80_0, 0, 8;
    %load/vec4 v000001c63cc22aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001c63cc216a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c63cc216a0_0, 0, 24;
    %load/vec4 v000001c63cc21d80_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %load/vec4 v000001c63cc21d80_0;
    %addi 1, 0, 8;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v000001c63cc21d80_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001c63cc216a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001c63cc216a0_0, 0, 24;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc21a60_0, 0, 32;
T_7.12 ;
    %load/vec4 v000001c63cc216a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c63cc21d80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v000001c63cc21a60_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz T_7.13, 8;
    %load/vec4 v000001c63cc216a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c63cc216a0_0, 0, 24;
    %load/vec4 v000001c63cc21d80_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c63cc21d80_0, 0, 8;
    %load/vec4 v000001c63cc21a60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc21a60_0, 0, 32;
    %jmp T_7.12;
T_7.13 ;
T_7.11 ;
T_7.7 ;
    %load/vec4 v000001c63cba31b0_0;
    %load/vec4 v000001c63cc21d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c63cc216a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc22780_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c63c9409f0;
T_8 ;
    %wait E_000001c63cb94980;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c63cc21ec0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v000001c63cc226e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc21ec0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001c63cc21ec0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v000001c63cc226e0_0, 0, 1;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v000001c63cc226e0_0;
    %inv;
    %store/vec4 v000001c63cc226e0_0, 0, 1;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001c63cc21ec0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v000001c63cc226e0_0, 0, 1;
    %load/vec4 v000001c63cc21240_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v000001c63cc226e0_0;
    %inv;
    %store/vec4 v000001c63cc226e0_0, 0, 1;
T_8.10 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c63c93b630;
T_9 ;
    %wait E_000001c63cb942c0;
    %load/vec4 v000001c63cc21ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000001c63cc212e0_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v000001c63cc22000_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v000001c63cc21c40_0, 0, 32;
    %load/vec4 v000001c63cc21ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v000001c63cc22000_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v000001c63cc212e0_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v000001c63cc22a00_0, 0, 32;
    %load/vec4 v000001c63cc22500_0;
    %load/vec4 v000001c63cc228c0_0;
    %sub;
    %store/vec4 v000001c63cc22e60_0, 0, 8;
    %load/vec4 v000001c63cc21560_0;
    %ix/getv 4, v000001c63cc22e60_0;
    %shiftr 4;
    %store/vec4 v000001c63cc22820_0, 0, 24;
    %load/vec4 v000001c63cc214c0_0;
    %load/vec4 v000001c63cc21740_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v000001c63cc22960_0;
    %pad/u 25;
    %load/vec4 v000001c63cc22820_0;
    %pad/u 25;
    %add;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v000001c63cc22960_0;
    %pad/u 25;
    %load/vec4 v000001c63cc22820_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %split/vec4 24;
    %store/vec4 v000001c63cc21880_0, 0, 24;
    %store/vec4 v000001c63cc21ba0_0, 0, 1;
    %load/vec4 v000001c63cc22500_0;
    %store/vec4 v000001c63cc22b40_0, 0, 8;
    %load/vec4 v000001c63cc21ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000001c63cc21880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c63cc21880_0, 0, 24;
    %load/vec4 v000001c63cc22b40_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %load/vec4 v000001c63cc22b40_0;
    %addi 1, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v000001c63cc22b40_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000001c63cc21880_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001c63cc21880_0, 0, 24;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc22dc0_0, 0, 32;
T_9.12 ;
    %load/vec4 v000001c63cc21880_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c63cc22b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.14, 9;
    %load/vec4 v000001c63cc22dc0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz T_9.13, 8;
    %load/vec4 v000001c63cc21880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c63cc21880_0, 0, 24;
    %load/vec4 v000001c63cc22b40_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c63cc22b40_0, 0, 8;
    %load/vec4 v000001c63cc22dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc22dc0_0, 0, 32;
    %jmp T_9.12;
T_9.13 ;
T_9.11 ;
T_9.7 ;
    %load/vec4 v000001c63cc214c0_0;
    %load/vec4 v000001c63cc22b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c63cc21880_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc22f00_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c63c97d900;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc23f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc24010_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_000001c63c97d900;
T_11 ;
    %wait E_000001c63cb92200;
    %load/vec4 v000001c63cc23ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001c63cc24010_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_11.2, 5;
    %load/vec4 v000001c63cc24650_0;
    %store/vec4 v000001c63cc23f70_0, 0, 32;
    %vpi_call 4 67 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v000001c63cc24010_0, v000001c63cc23e30_0, v000001c63cc24650_0, v000001c63cc23f70_0, v000001c63cc23430_0 {0 0 0};
    %load/vec4 v000001c63cc24010_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc24010_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001c63cc23430_0;
    %store/vec4 v000001c63cc248d0_0, 0, 32;
    %vpi_call 4 73 "$display", "Index: %d | result = %h", v000001c63cc24010_0, v000001c63cc248d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc23f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc24010_0, 0, 32;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c63c9547b0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc23610_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000001c63c9547b0;
T_13 ;
    %wait E_000001c63cb944c0;
    %load/vec4 v000001c63cc24150_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc23610_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c63cc24150_0;
    %store/vec4 v000001c63cc23610_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c63c97d590;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc24e70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c63cc23750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c63cc234d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c63cc231b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001c63c97d590;
T_15 ;
    %wait E_000001c63cb92200;
    %load/vec4 v000001c63cc234d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %vpi_call 4 181 "$display", "Default: Invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c63cc234d0_0, 0, 2;
    %jmp T_15.5;
T_15.0 ;
    %vpi_call 4 146 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 148 "$display", "State: %d | MUX_Z = %h | MEM_Z = %h | Z_RELU = %h | RELU_OUT = %h", v000001c63cc234d0_0, v000001c63cc24290_0, v000001c63cc23cf0_0, v000001c63cc24dd0_0, v000001c63cc23390_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c63cc234d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c63cc23930_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc236b0_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %vpi_call 4 156 "$display", "State: %d | MUX_Z = %h | MEM_Z = %h | Z_RELU = %h | RELU_OUT = %h", v000001c63cc234d0_0, v000001c63cc24290_0, v000001c63cc23cf0_0, v000001c63cc24dd0_0, v000001c63cc23390_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c63cc231b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c63cc234d0_0, 0, 2;
    %jmp T_15.5;
T_15.2 ;
    %vpi_call 4 164 "$display", "State: %d | zcounter %d | MUX_Z = %h | MEM_Z = %h | Z_RELU = %h | RELU_OUT = %h", v000001c63cc234d0_0, v000001c63cc236b0_0, v000001c63cc24290_0, v000001c63cc23cf0_0, v000001c63cc24dd0_0, v000001c63cc23390_0 {0 0 0};
    %load/vec4 v000001c63cc236b0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.6, 5;
    %load/vec4 v000001c63cc236b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc236b0_0, 0, 32;
    %load/vec4 v000001c63cc23930_0;
    %addi 1, 0, 2;
    %store/vec4 v000001c63cc23930_0, 0, 2;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c63cc231b0_0, 0, 1;
    %load/vec4 v000001c63cc234d0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001c63cc234d0_0, 0, 2;
T_15.7 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v000001c63cc23390_0;
    %store/vec4 v000001c63cc23890_0, 0, 32;
    %vpi_call 4 177 "$display", "State: %d | RELU_OUT = %h | a = %h ", v000001c63cc234d0_0, v000001c63cc23390_0, v000001c63cc23890_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c63cc234d0_0, 0, 2;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c63cbc5c40;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c63cc267a0_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c63cc267a0_0;
    %inv;
    %store/vec4 v000001c63cc267a0_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_000001c63cbc5c40;
T_17 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v000001c63cc26ca0_0, 0, 128;
    %vpi_call 3 33 "$display", "=== Testbench Start ===" {0 0 0};
    %delay 15000, 0;
    %pushi/vec4 2164260864, 0, 33;
    %concati/vec4 2155872256, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 1065353216, 0, 31;
    %store/vec4 v000001c63cc26ca0_0, 0, 128;
    %delay 100000, 0;
    %vpi_call 3 48 "$display", "=== Testbench End ===" {0 0 0};
    %vpi_call 3 49 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_000001c63cc339e0;
T_18 ;
    %wait E_000001c63cb95e80;
    %load/vec4 v000001c63cc319c0_0;
    %pad/u 9;
    %load/vec4 v000001c63cc31a60_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc30de0_0, 0, 9;
    %load/vec4 v000001c63cc30c00_0;
    %pad/u 48;
    %load/vec4 v000001c63cc31060_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc31c40_0, 0, 48;
    %load/vec4 v000001c63cc31c40_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001c63cc31c40_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc31ba0_0, 0, 23;
    %load/vec4 v000001c63cc30de0_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc30de0_0, 0, 9;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c63cc31c40_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc31ba0_0, 0, 23;
T_18.1 ;
    %load/vec4 v000001c63cc30de0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc31b00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc31ba0_0, 0, 23;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001c63cc30de0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc31b00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc31ba0_0, 0, 23;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000001c63cc30de0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc31b00_0, 0, 8;
T_18.5 ;
T_18.3 ;
    %load/vec4 v000001c63cc312e0_0;
    %load/vec4 v000001c63cc31920_0;
    %xor;
    %store/vec4 v000001c63cc31f60_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001c63cc27b80;
T_19 ;
    %wait E_000001c63cb95080;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c63cc26a20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v000001c63cc25f80_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc26a20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v000001c63cc26a20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %store/vec4 v000001c63cc25f80_0, 0, 1;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v000001c63cc25f80_0;
    %inv;
    %store/vec4 v000001c63cc25f80_0, 0, 1;
T_19.6 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001c63cc26a20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %store/vec4 v000001c63cc25f80_0, 0, 1;
    %load/vec4 v000001c63cc256c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v000001c63cc25f80_0;
    %inv;
    %store/vec4 v000001c63cc25f80_0, 0, 1;
T_19.10 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001c63c954940;
T_20 ;
    %wait E_000001c63cb941c0;
    %load/vec4 v000001c63cc25d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v000001c63cc26660_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v000001c63cc25300_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v000001c63cc26700_0, 0, 32;
    %load/vec4 v000001c63cc25d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v000001c63cc25300_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v000001c63cc26660_0;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %store/vec4 v000001c63cc253a0_0, 0, 32;
    %load/vec4 v000001c63cc26ac0_0;
    %load/vec4 v000001c63cc26d40_0;
    %sub;
    %store/vec4 v000001c63cc25bc0_0, 0, 8;
    %load/vec4 v000001c63cc25260_0;
    %ix/getv 4, v000001c63cc25bc0_0;
    %shiftr 4;
    %store/vec4 v000001c63cc26020_0, 0, 24;
    %load/vec4 v000001c63cc25120_0;
    %load/vec4 v000001c63cc25a80_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_20.4, 8;
    %load/vec4 v000001c63cc25580_0;
    %pad/u 25;
    %load/vec4 v000001c63cc26020_0;
    %pad/u 25;
    %add;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %load/vec4 v000001c63cc25580_0;
    %pad/u 25;
    %load/vec4 v000001c63cc26020_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %split/vec4 24;
    %store/vec4 v000001c63cc263e0_0, 0, 24;
    %store/vec4 v000001c63cc25760_0, 0, 1;
    %load/vec4 v000001c63cc26ac0_0;
    %store/vec4 v000001c63cc26840_0, 0, 8;
    %load/vec4 v000001c63cc25760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v000001c63cc263e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c63cc263e0_0, 0, 24;
    %load/vec4 v000001c63cc26840_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_20.8, 8;
    %load/vec4 v000001c63cc26840_0;
    %addi 1, 0, 8;
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %store/vec4 v000001c63cc26840_0, 0, 8;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v000001c63cc263e0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001c63cc263e0_0, 0, 24;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc25da0_0, 0, 32;
T_20.12 ;
    %load/vec4 v000001c63cc263e0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_20.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c63cc26840_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_20.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.14, 9;
    %load/vec4 v000001c63cc25da0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.14;
    %flag_set/vec4 8;
    %jmp/0xz T_20.13, 8;
    %load/vec4 v000001c63cc263e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c63cc263e0_0, 0, 24;
    %load/vec4 v000001c63cc26840_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c63cc26840_0, 0, 8;
    %load/vec4 v000001c63cc25da0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc25da0_0, 0, 32;
    %jmp T_20.12;
T_20.13 ;
T_20.11 ;
T_20.7 ;
    %load/vec4 v000001c63cc25120_0;
    %load/vec4 v000001c63cc26840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c63cc263e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc26980_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001c63cc32d60;
T_21 ;
    %wait E_000001c63cb95ec0;
    %load/vec4 v000001c63cc31ce0_0;
    %pad/u 9;
    %load/vec4 v000001c63cc31740_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc37800_0, 0, 9;
    %load/vec4 v000001c63cc31d80_0;
    %pad/u 48;
    %load/vec4 v000001c63cc317e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc37d00_0, 0, 48;
    %load/vec4 v000001c63cc37d00_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001c63cc37d00_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc36b80_0, 0, 23;
    %load/vec4 v000001c63cc37800_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc37800_0, 0, 9;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c63cc37d00_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc36b80_0, 0, 23;
T_21.1 ;
    %load/vec4 v000001c63cc37800_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc37c60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc36b80_0, 0, 23;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001c63cc37800_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_21.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc37c60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc36b80_0, 0, 23;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v000001c63cc37800_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc37c60_0, 0, 8;
T_21.5 ;
T_21.3 ;
    %load/vec4 v000001c63cc31240_0;
    %load/vec4 v000001c63cc31880_0;
    %xor;
    %store/vec4 v000001c63cc37260_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001c63cc27860;
T_22 ;
    %wait E_000001c63cb95e00;
    %load/vec4 v000001c63cc2dba0_0;
    %pad/u 9;
    %load/vec4 v000001c63cc2c2a0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc2ce80_0, 0, 9;
    %load/vec4 v000001c63cc2dec0_0;
    %pad/u 48;
    %load/vec4 v000001c63cc2c660_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc2c520_0, 0, 48;
    %load/vec4 v000001c63cc2c520_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001c63cc2c520_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc2c340_0, 0, 23;
    %load/vec4 v000001c63cc2ce80_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc2ce80_0, 0, 9;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001c63cc2c520_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc2c340_0, 0, 23;
T_22.1 ;
    %load/vec4 v000001c63cc2ce80_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc2dce0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2c340_0, 0, 23;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001c63cc2ce80_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc2dce0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2c340_0, 0, 23;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v000001c63cc2ce80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc2dce0_0, 0, 8;
T_22.5 ;
T_22.3 ;
    %load/vec4 v000001c63cc2cc00_0;
    %load/vec4 v000001c63cc2da60_0;
    %xor;
    %store/vec4 v000001c63cc2d1a0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001c63cc279f0;
T_23 ;
    %wait E_000001c63cb94640;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c63cc29040_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v000001c63cc292c0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc29040_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v000001c63cc29040_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %store/vec4 v000001c63cc292c0_0, 0, 1;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v000001c63cc292c0_0;
    %inv;
    %store/vec4 v000001c63cc292c0_0, 0, 1;
T_23.6 ;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001c63cc29040_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v000001c63cc292c0_0, 0, 1;
    %load/vec4 v000001c63cc28f00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v000001c63cc292c0_0;
    %inv;
    %store/vec4 v000001c63cc292c0_0, 0, 1;
T_23.10 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001c63cc27090;
T_24 ;
    %wait E_000001c63cb94600;
    %load/vec4 v000001c63cc29900_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v000001c63cc29a40_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v000001c63cc294a0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v000001c63cc28a00_0, 0, 32;
    %load/vec4 v000001c63cc29900_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.2, 8;
    %load/vec4 v000001c63cc294a0_0;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %load/vec4 v000001c63cc29a40_0;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %store/vec4 v000001c63cc28aa0_0, 0, 32;
    %load/vec4 v000001c63cc29400_0;
    %load/vec4 v000001c63cc29540_0;
    %sub;
    %store/vec4 v000001c63cc299a0_0, 0, 8;
    %load/vec4 v000001c63cc28500_0;
    %ix/getv 4, v000001c63cc299a0_0;
    %shiftr 4;
    %store/vec4 v000001c63cc28d20_0, 0, 24;
    %load/vec4 v000001c63cc297c0_0;
    %load/vec4 v000001c63cc28960_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_24.4, 8;
    %load/vec4 v000001c63cc288c0_0;
    %pad/u 25;
    %load/vec4 v000001c63cc28d20_0;
    %pad/u 25;
    %add;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v000001c63cc288c0_0;
    %pad/u 25;
    %load/vec4 v000001c63cc28d20_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %split/vec4 24;
    %store/vec4 v000001c63cc29680_0, 0, 24;
    %store/vec4 v000001c63cc28be0_0, 0, 1;
    %load/vec4 v000001c63cc29400_0;
    %store/vec4 v000001c63cc295e0_0, 0, 8;
    %load/vec4 v000001c63cc28be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v000001c63cc29680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c63cc29680_0, 0, 24;
    %load/vec4 v000001c63cc295e0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %load/vec4 v000001c63cc295e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v000001c63cc295e0_0, 0, 8;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v000001c63cc29680_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_24.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001c63cc29680_0, 0, 24;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc29b80_0, 0, 32;
T_24.12 ;
    %load/vec4 v000001c63cc29680_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_24.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c63cc295e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_24.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.14, 9;
    %load/vec4 v000001c63cc29b80_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz T_24.13, 8;
    %load/vec4 v000001c63cc29680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c63cc29680_0, 0, 24;
    %load/vec4 v000001c63cc295e0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c63cc295e0_0, 0, 8;
    %load/vec4 v000001c63cc29b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc29b80_0, 0, 32;
    %jmp T_24.12;
T_24.13 ;
T_24.11 ;
T_24.7 ;
    %load/vec4 v000001c63cc297c0_0;
    %load/vec4 v000001c63cc295e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c63cc29680_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc29c20_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001c63cc27540;
T_25 ;
    %wait E_000001c63cb95d80;
    %load/vec4 v000001c63cc2c200_0;
    %pad/u 9;
    %load/vec4 v000001c63cc2c3e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc2d380_0, 0, 9;
    %load/vec4 v000001c63cc2ca20_0;
    %pad/u 48;
    %load/vec4 v000001c63cc2c480_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc2d420_0, 0, 48;
    %load/vec4 v000001c63cc2d420_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001c63cc2d420_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc2d060_0, 0, 23;
    %load/vec4 v000001c63cc2d380_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc2d380_0, 0, 9;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001c63cc2d420_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc2d060_0, 0, 23;
T_25.1 ;
    %load/vec4 v000001c63cc2d380_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc2cd40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2d060_0, 0, 23;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v000001c63cc2d380_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_25.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc2cd40_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2d060_0, 0, 23;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v000001c63cc2d380_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc2cd40_0, 0, 8;
T_25.5 ;
T_25.3 ;
    %load/vec4 v000001c63cc2c980_0;
    %load/vec4 v000001c63cc2cca0_0;
    %xor;
    %store/vec4 v000001c63cc2d240_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001c63cc27220;
T_26 ;
    %wait E_000001c63cb95500;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c63cc29e00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v000001c63cc29d60_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc29e00_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v000001c63cc29e00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.5, 8;
T_26.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.5, 8;
 ; End of false expr.
    %blend;
T_26.5;
    %store/vec4 v000001c63cc29d60_0, 0, 1;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v000001c63cc29d60_0;
    %inv;
    %store/vec4 v000001c63cc29d60_0, 0, 1;
T_26.6 ;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000001c63cc29e00_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %store/vec4 v000001c63cc29d60_0, 0, 1;
    %load/vec4 v000001c63cc29cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v000001c63cc29d60_0;
    %inv;
    %store/vec4 v000001c63cc29d60_0, 0, 1;
T_26.10 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001c63cc27d10;
T_27 ;
    %wait E_000001c63cb94b80;
    %load/vec4 v000001c63cc2d4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v000001c63cc28140_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v000001c63cc283c0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v000001c63cc28320_0, 0, 32;
    %load/vec4 v000001c63cc2d4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v000001c63cc283c0_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v000001c63cc28140_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v000001c63cc2d920_0, 0, 32;
    %load/vec4 v000001c63cc29ea0_0;
    %load/vec4 v000001c63cc28460_0;
    %sub;
    %store/vec4 v000001c63cc2c5c0_0, 0, 8;
    %load/vec4 v000001c63cc2c7a0_0;
    %ix/getv 4, v000001c63cc2c5c0_0;
    %shiftr 4;
    %store/vec4 v000001c63cc2d740_0, 0, 24;
    %load/vec4 v000001c63cc280a0_0;
    %load/vec4 v000001c63cc2d7e0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v000001c63cc29f40_0;
    %pad/u 25;
    %load/vec4 v000001c63cc2d740_0;
    %pad/u 25;
    %add;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v000001c63cc29f40_0;
    %pad/u 25;
    %load/vec4 v000001c63cc2d740_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %split/vec4 24;
    %store/vec4 v000001c63cc2c700_0, 0, 24;
    %store/vec4 v000001c63cc2c8e0_0, 0, 1;
    %load/vec4 v000001c63cc29ea0_0;
    %store/vec4 v000001c63cc2db00_0, 0, 8;
    %load/vec4 v000001c63cc2c8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v000001c63cc2c700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c63cc2c700_0, 0, 24;
    %load/vec4 v000001c63cc2db00_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_27.8, 8;
    %load/vec4 v000001c63cc2db00_0;
    %addi 1, 0, 8;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v000001c63cc2db00_0, 0, 8;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v000001c63cc2c700_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_27.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001c63cc2c700_0, 0, 24;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc2cb60_0, 0, 32;
T_27.12 ;
    %load/vec4 v000001c63cc2c700_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_27.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c63cc2db00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_27.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.14, 9;
    %load/vec4 v000001c63cc2cb60_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_27.14;
    %flag_set/vec4 8;
    %jmp/0xz T_27.13, 8;
    %load/vec4 v000001c63cc2c700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c63cc2c700_0, 0, 24;
    %load/vec4 v000001c63cc2db00_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c63cc2db00_0, 0, 8;
    %load/vec4 v000001c63cc2cb60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc2cb60_0, 0, 32;
    %jmp T_27.12;
T_27.13 ;
T_27.11 ;
T_27.7 ;
    %load/vec4 v000001c63cc280a0_0;
    %load/vec4 v000001c63cc2db00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c63cc2c700_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc2c160_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001c63cc32bd0;
T_28 ;
    %wait E_000001c63cb95840;
    %load/vec4 v000001c63cc30660_0;
    %pad/u 9;
    %load/vec4 v000001c63cc30160_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc2e9a0_0, 0, 9;
    %load/vec4 v000001c63cc30480_0;
    %pad/u 48;
    %load/vec4 v000001c63cc2e680_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc2f9e0_0, 0, 48;
    %load/vec4 v000001c63cc2f9e0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001c63cc2f9e0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc2e900_0, 0, 23;
    %load/vec4 v000001c63cc2e9a0_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc2e9a0_0, 0, 9;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001c63cc2f9e0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc2e900_0, 0, 23;
T_28.1 ;
    %load/vec4 v000001c63cc2e9a0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc2e720_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2e900_0, 0, 23;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000001c63cc2e9a0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_28.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc2e720_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2e900_0, 0, 23;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v000001c63cc2e9a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc2e720_0, 0, 8;
T_28.5 ;
T_28.3 ;
    %load/vec4 v000001c63cc2f080_0;
    %load/vec4 v000001c63cc2f120_0;
    %xor;
    %store/vec4 v000001c63cc2eae0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001c63cc333a0;
T_29 ;
    %wait E_000001c63cb95640;
    %load/vec4 v000001c63cc2f4e0_0;
    %pad/u 9;
    %load/vec4 v000001c63cc2f300_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v000001c63cc2ee00_0, 0, 9;
    %load/vec4 v000001c63cc2e7c0_0;
    %pad/u 48;
    %load/vec4 v000001c63cc2e400_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001c63cc30700_0, 0, 48;
    %load/vec4 v000001c63cc30700_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001c63cc30700_0;
    %parti/s 23, 24, 6;
    %store/vec4 v000001c63cc2e860_0, 0, 23;
    %load/vec4 v000001c63cc2ee00_0;
    %addi 1, 0, 9;
    %store/vec4 v000001c63cc2ee00_0, 0, 9;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001c63cc30700_0;
    %parti/s 23, 23, 6;
    %store/vec4 v000001c63cc2e860_0, 0, 23;
T_29.1 ;
    %load/vec4 v000001c63cc2ee00_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_29.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c63cc2ff80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2e860_0, 0, 23;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000001c63cc2ee00_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_29.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c63cc2ff80_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c63cc2e860_0, 0, 23;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v000001c63cc2ee00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c63cc2ff80_0, 0, 8;
T_29.5 ;
T_29.3 ;
    %load/vec4 v000001c63cc2f940_0;
    %load/vec4 v000001c63cc2fc60_0;
    %xor;
    %store/vec4 v000001c63cc2e2c0_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001c63cc276d0;
T_30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c63cc311a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc30f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc30ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc30b60_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_000001c63cc276d0;
T_31 ;
    %wait E_000001c63cb94580;
    %load/vec4 v000001c63cc31ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000001c63cc311a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c63cc311a0_0, 0, 3;
    %jmp T_31.6;
T_31.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c63cc311a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc30f20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c63cc30ca0_0, 0, 32;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v000001c63cc30520_0;
    %store/vec4 v000001c63cc2f440_0, 0, 32;
    %load/vec4 v000001c63cc311a0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001c63cc311a0_0, 0, 3;
    %load/vec4 v000001c63cc30ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc30ca0_0, 0, 32;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v000001c63cc30f20_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_31.7, 5;
    %load/vec4 v000001c63cc2ef40_0;
    %store/vec4 v000001c63cc2f440_0, 0, 32;
    %load/vec4 v000001c63cc30ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc30ca0_0, 0, 32;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v000001c63cc2e180_0;
    %store/vec4 v000001c63cc30b60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c63cc311a0_0, 0, 3;
    %load/vec4 v000001c63cc30ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc30ca0_0, 0, 32;
T_31.8 ;
    %load/vec4 v000001c63cc30f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc30f20_0, 0, 32;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001c63cc273b0;
T_32 ;
    %wait E_000001c63cb94380;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c63cc26c00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v000001c63cc265c0_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc26c00_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v000001c63cc26c00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %store/vec4 v000001c63cc265c0_0, 0, 1;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v000001c63cc265c0_0;
    %inv;
    %store/vec4 v000001c63cc265c0_0, 0, 1;
T_32.6 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v000001c63cc26c00_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v000001c63cc265c0_0, 0, 1;
    %load/vec4 v000001c63cc26200_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %load/vec4 v000001c63cc265c0_0;
    %inv;
    %store/vec4 v000001c63cc265c0_0, 0, 1;
T_32.10 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001c63cc27ea0;
T_33 ;
    %wait E_000001c63cb94a40;
    %load/vec4 v000001c63cc290e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %load/vec4 v000001c63cc26520_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v000001c63cc26e80_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v000001c63cc26de0_0, 0, 32;
    %load/vec4 v000001c63cc290e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.2, 8;
    %load/vec4 v000001c63cc26e80_0;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v000001c63cc26520_0;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %store/vec4 v000001c63cc26f20_0, 0, 32;
    %load/vec4 v000001c63cc25c60_0;
    %load/vec4 v000001c63cc25800_0;
    %sub;
    %store/vec4 v000001c63cc28e60_0, 0, 8;
    %load/vec4 v000001c63cc260c0_0;
    %ix/getv 4, v000001c63cc28e60_0;
    %shiftr 4;
    %store/vec4 v000001c63cc26160_0, 0, 24;
    %load/vec4 v000001c63cc25ee0_0;
    %load/vec4 v000001c63cc258a0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_33.4, 8;
    %load/vec4 v000001c63cc25e40_0;
    %pad/u 25;
    %load/vec4 v000001c63cc26160_0;
    %pad/u 25;
    %add;
    %jmp/1 T_33.5, 8;
T_33.4 ; End of true expr.
    %load/vec4 v000001c63cc25e40_0;
    %pad/u 25;
    %load/vec4 v000001c63cc26160_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_33.5, 8;
 ; End of false expr.
    %blend;
T_33.5;
    %split/vec4 24;
    %store/vec4 v000001c63cc262a0_0, 0, 24;
    %store/vec4 v000001c63cc28640_0, 0, 1;
    %load/vec4 v000001c63cc25c60_0;
    %store/vec4 v000001c63cc25080_0, 0, 8;
    %load/vec4 v000001c63cc28640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v000001c63cc262a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c63cc262a0_0, 0, 24;
    %load/vec4 v000001c63cc25080_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_33.8, 8;
    %load/vec4 v000001c63cc25080_0;
    %addi 1, 0, 8;
    %jmp/1 T_33.9, 8;
T_33.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_33.9, 8;
 ; End of false expr.
    %blend;
T_33.9;
    %store/vec4 v000001c63cc25080_0, 0, 8;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v000001c63cc262a0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_33.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001c63cc262a0_0, 0, 24;
    %jmp T_33.11;
T_33.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc285a0_0, 0, 32;
T_33.12 ;
    %load/vec4 v000001c63cc262a0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_33.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c63cc25080_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_33.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.14, 9;
    %load/vec4 v000001c63cc285a0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz T_33.13, 8;
    %load/vec4 v000001c63cc262a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c63cc262a0_0, 0, 24;
    %load/vec4 v000001c63cc25080_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c63cc25080_0, 0, 8;
    %load/vec4 v000001c63cc285a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc285a0_0, 0, 32;
    %jmp T_33.12;
T_33.13 ;
T_33.11 ;
T_33.7 ;
    %load/vec4 v000001c63cc25ee0_0;
    %load/vec4 v000001c63cc25080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c63cc262a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc281e0_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001c63cbc5dd0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c63cc37ee0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001c63cc37da0_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_000001c63cbc5dd0;
T_35 ;
    %wait E_000001c63cb94580;
    %load/vec4 v000001c63cc37bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %vpi_call 5 440 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
    %jmp T_35.5;
T_35.0 ;
    %vpi_call 5 359 "$display", "State %d: A = %h ", v000001c63cc37bc0_0, v000001c63cc37940_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc36900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc37f80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c63cc37e40_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001c63cc369a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc37b20_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001c63cc37440_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001c63cc37da0_0, 0, 32;
    %jmp T_35.5;
T_35.1 ;
    %load/vec4 v000001c63cc37e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc37e40_0, 0, 32;
    %vpi_call 5 373 "$display", "State: %d Clock: %d", v000001c63cc37bc0_0, v000001c63cc37e40_0 {0 0 0};
    %vpi_call 5 374 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v000001c63cc37bc0_0, v000001c63cc37940_0, v000001c63cc369a0_0, v000001c63cc36f40_0 {0 0 0};
    %vpi_call 5 375 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v000001c63cc37bc0_0, 32'b00111111100000000000000000000000, v000001c63cc37b20_0, v000001c63cc36d60_0 {0 0 0};
    %vpi_call 5 376 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v000001c63cc37bc0_0, v000001c63cc36d60_0, v000001c63cc37440_0, v000001c63cc36c20_0 {0 0 0};
    %vpi_call 5 377 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v000001c63cc37bc0_0, v000001c63cc36f40_0, v000001c63cc36c20_0, v000001c63cc37a80_0 {0 0 0};
    %vpi_call 5 378 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v000001c63cc37bc0_0, v000001c63cc37a80_0, v000001c63cc37da0_0, v000001c63cc37760_0 {0 0 0};
    %load/vec4 v000001c63cc37bc0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c63cc37ee0_0, 0, 1;
    %jmp T_35.5;
T_35.2 ;
    %vpi_call 5 389 "$display", "clock: %d\012", v000001c63cc37e40_0 {0 0 0};
    %load/vec4 v000001c63cc36900_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.6, 5;
    %load/vec4 v000001c63cc37f80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_35.8, 5;
    %vpi_call 5 394 "$display", "index_division: %d\012", v000001c63cc37f80_0 {0 0 0};
    %load/vec4 v000001c63cc37e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc37e40_0, 0, 32;
    %load/vec4 v000001c63cc37f80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc37f80_0, 0, 32;
    %jmp T_35.9;
T_35.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c63cc37ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc37f80_0, 0, 32;
    %load/vec4 v000001c63cc36900_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc36900_0, 0, 32;
    %load/vec4 v000001c63cc37e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc37e40_0, 0, 32;
    %load/vec4 v000001c63cc37bc0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
T_35.9 ;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v000001c63cc37e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c63cc37e40_0, 0, 32;
    %load/vec4 v000001c63cc37760_0;
    %store/vec4 v000001c63cc374e0_0, 0, 32;
    %load/vec4 v000001c63cc37e40_0;
    %addi 1, 0, 32;
    %vpi_call 5 416 "$display", "State %d: clk = %d", v000001c63cc37bc0_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
T_35.7 ;
    %jmp T_35.5;
T_35.3 ;
    %load/vec4 v000001c63cc36f40_0;
    %store/vec4 v000001c63cc369a0_0, 0, 32;
    %load/vec4 v000001c63cc36d60_0;
    %store/vec4 v000001c63cc37b20_0, 0, 32;
    %load/vec4 v000001c63cc36c20_0;
    %store/vec4 v000001c63cc37440_0, 0, 32;
    %load/vec4 v000001c63cc37760_0;
    %store/vec4 v000001c63cc37da0_0, 0, 32;
    %vpi_call 5 428 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v000001c63cc37bc0_0, v000001c63cc37940_0, v000001c63cc369a0_0, v000001c63cc36f40_0 {0 0 0};
    %vpi_call 5 429 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v000001c63cc37bc0_0, 32'b00111111100000000000000000000000, v000001c63cc37b20_0, v000001c63cc36d60_0 {0 0 0};
    %vpi_call 5 430 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v000001c63cc37bc0_0, v000001c63cc36d60_0, v000001c63cc37440_0, v000001c63cc36c20_0 {0 0 0};
    %vpi_call 5 431 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v000001c63cc37bc0_0, v000001c63cc36f40_0, v000001c63cc36c20_0, v000001c63cc37a80_0 {0 0 0};
    %vpi_call 5 432 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v000001c63cc37bc0_0, v000001c63cc37a80_0, v000001c63cc37da0_0, v000001c63cc37760_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c63cc37bc0_0, 0, 3;
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35;
    .scope S_000001c63c74cf50;
T_36 ;
    %wait E_000001c63cb95200;
    %load/vec4 v000001c63cc36cc0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001c63cc36ea0_0, 0, 1;
    %load/vec4 v000001c63cc36cc0_0;
    %parti/s 8, 23, 6;
    %subi 127, 0, 8;
    %store/vec4 v000001c63cc36a40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001c63cc36cc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c63cc36fe0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc36e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc36ae0_0, 0, 32;
    %load/vec4 v000001c63cc36a40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c63cc36e00_0, 4, 8;
    %load/vec4 v000001c63cc36fe0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c63cc36ae0_0, 4, 24;
    %load/vec4 v000001c63cc36a40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.0, 5;
    %load/vec4 v000001c63cc36fe0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001c63cc36a40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001c63cc36e00_0, 0, 32;
T_36.0 ;
    %load/vec4 v000001c63cc36a40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.2, 5;
    %load/vec4 v000001c63cc36fe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001c63cc36a40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v000001c63cc36ae0_0, 0, 32;
    %load/vec4 v000001c63cc36ae0_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001c63cc36a40_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c63cc36ae0_0, 0, 32;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v000001c63cc36fe0_0;
    %pad/u 32;
    %load/vec4 v000001c63cc36a40_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001c63cc36ae0_0, 0, 32;
T_36.3 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001c63c74d0e0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c63cc37620_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_000001c63c74d0e0;
T_38 ;
    %wait E_000001c63cb95580;
    %load/vec4 v000001c63cc37120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v000001c63cc37580_0;
    %store/vec4 v000001c63cc37620_0, 0, 32;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001c63c97d400;
T_39 ;
    %wait E_000001c63cb96180;
    %load/vec4 v000001c63cc344c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c63cc35aa0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001c63cc367c0_0;
    %assign/vec4 v000001c63cc35aa0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\miscellaneous.v";
    ".\testbench\tb_neuron\tb_hidden_neuron.v";
    ".\neuron.v";
    ".\alu.v";
