Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 15:52:55 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SampleDisplay_control_sets_placed.rpt
| Design       : SampleDisplay
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |             170 |           35 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1150 |          173 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+
|          Clock Signal          |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                 |                                                   |                  |                1 |              4 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                2 |              8 |
|  seven_seg/clk_divider_reg[15] |                                                   | rst_IBUF         |                3 |             14 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |             16 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                2 |             16 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                4 |             22 |
|  clk_IBUF_BUFG                 | key_de/key                                        | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG                 | key_de/E[0]                                       | rst_IBUF         |                5 |             32 |
|  clk_IBUF_BUFG                 |                                                   | rst_IBUF         |               32 |            156 |
|  clk_IBUF_BUFG                 | key_de/op/E[0]                                    | rst_IBUF         |              150 |           1024 |
+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+


