/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

/*********************************************************************
* file: cslr_vps_dei_h.h
*
* Brief: This file contains the Register Description for vps_dei_h
*
*********************************************************************/
#ifndef _CSLR_VPS_DEI_H_H_
#define _CSLR_VPS_DEI_H_H_



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 DEI_CFG0;
    volatile Uint32 DEI_CFG1;
    volatile Uint32 MDT_CFG0;
    volatile Uint32 MDT_CFG1;
    volatile Uint32 MDT_CFG2;
    volatile Uint32 MDT_CFG3;
    volatile Uint32 MDT_CFG4;
    volatile Uint32 MDT_CFG5;
    volatile Uint32 MDT_CFG6;
    volatile Uint32 MDT_CFG7;
    volatile Uint32 MDT_CFG8;
    volatile Uint32 MDT_CFG9;
    volatile Uint32 EDI_CFG0;
    volatile Uint32 EDI_CFG1;
    volatile Uint32 EDI_CFG2;
    volatile Uint32 EDI_CFG3;
    volatile Uint32 EDI_CFG4;
    volatile Uint32 EDI_CFG5;
    volatile Uint32 EDI_CFG6;
    volatile Uint32 EDI_CFG7;
    volatile Uint32 TNR_CFG0;
    volatile Uint32 TNR_CFG1;
    volatile Uint32 TNR_CFG2;
    volatile Uint32 TNR_CFG3;
    volatile Uint32 TNR_CFG4;
    volatile Uint32 TNR_CFG5;
    volatile Uint32 TNR_CFG6;
    volatile Uint32 FMD_CFG0;
    volatile Uint32 FMD_CFG1;
    volatile Uint32 FMD_CFG2;
    volatile Uint32 FMD_CFG3;
    volatile Uint32 SNR_CFG0;
    volatile Uint32 SNR_CFG1;
    volatile Uint32 SNR_CFG2;
    volatile Uint32 GNM_CFG0;
    volatile Uint32 GNM_CFG1;
    volatile Uint32 GNM_CFG2;
    volatile Uint32 GNM_CFG3;
    volatile Uint32 FMD_STAT0;
    volatile Uint32 FMD_STAT1;
    volatile Uint32 FMD_STAT2;
    volatile Uint32 GNM_STAT0;
    volatile Uint32 GNM_STAT1;
    volatile Uint32 GNM_STAT2;
    volatile Uint32 GNM_STAT3;
    volatile Uint32 GNM_STAT4;
    volatile Uint32 GNM_STAT5;
    volatile Uint32 GNM_STAT6;
    volatile Uint32 GNM_STAT7;
} CSL_Vps_dei_hRegs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Vps_dei_hRegs          *CSL_VpsDeihRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* dei_cfg0 */

#define CSL_VPS_DEI_H_DEI_CFG0_HEIGHT_MASK (0x07FF0000u)
#define CSL_VPS_DEI_H_DEI_CFG0_HEIGHT_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_DEI_CFG0_WIDTH_MASK (0x000007FFu)
#define CSL_VPS_DEI_H_DEI_CFG0_WIDTH_SHIFT (0x00000000u)


/* dei_cfg1 */

#define CSL_VPS_DEI_H_DEI_CFG1_BYPASS_DEI_MASK (0x00010000u)
#define CSL_VPS_DEI_H_DEI_CFG1_BYPASS_DEI_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_DEI_CFG1_CHROMA_3D_ENABLE_MASK (0x00000100u)
#define CSL_VPS_DEI_H_DEI_CFG1_CHROMA_3D_ENABLE_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_DEI_CFG1_ENABLE_3D_MASK (0x00000010u)
#define CSL_VPS_DEI_H_DEI_CFG1_ENABLE_3D_SHIFT (0x00000004u)

#define CSL_VPS_DEI_H_DEI_CFG1_FID_POLARITY_MASK (0x00001000u)
#define CSL_VPS_DEI_H_DEI_CFG1_FID_POLARITY_SHIFT (0x0000000Cu)

#define CSL_VPS_DEI_H_DEI_CFG1_PROGRESSIVE_MASK (0x00000001u)
#define CSL_VPS_DEI_H_DEI_CFG1_PROGRESSIVE_SHIFT (0x00000000u)


/* mdt_cfg0 */

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_ADAPTIVE_COR_ENABLE_MASK (0x00000080u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_ADAPTIVE_COR_ENABLE_SHIFT (0x00000007u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_EN_FIELDCOMP_FLT_MASK (0x00000100u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_EN_FIELDCOMP_FLT_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_EN_PIX1X3FILT_MASK (0x08000000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_EN_PIX1X3FILT_SHIFT (0x0000001Bu)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_FORCE_F02_DIFF_MASK (0x00800000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_FORCE_F02_DIFF_SHIFT (0x00000017u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_FORCE_SLOMO_DIFF_MASK (0x00400000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_FORCE_SLOMO_DIFF_SHIFT (0x00000016u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_LC_MODE_MASK (0x00010000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_LC_MODE_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_MVIIR_ENABLE_MASK (0x00000040u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_MVIIR_ENABLE_SHIFT (0x00000006u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_MV_FORCE_2D_MASK (0x02000000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_MV_FORCE_2D_SHIFT (0x00000019u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_MV_FORCE_3D_MASK (0x01000000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_MV_FORCE_3D_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_NUM_FIELD_MODE_MASK (0x00000003u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_NUM_FIELD_MODE_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_SPATMAX_BYPASS_MASK (0x00000010u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_SPATMAX_BYPASS_SHIFT (0x00000004u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_TEMPMAX_BYPASS_MASK (0x00000020u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_TEMPMAX_BYPASS_SHIFT (0x00000005u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_USE_DYN_GAIN_MASK (0x04000000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_USE_DYN_GAIN_SHIFT (0x0000001Au)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_USE_EDGE_KD_MASK (0x00100000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_USE_EDGE_KD_SHIFT (0x00000014u)

#define CSL_VPS_DEI_H_MDT_CFG0_MDT_USE_EDGE_VARTH_MASK (0x00200000u)
#define CSL_VPS_DEI_H_MDT_CFG0_MDT_USE_EDGE_VARTH_SHIFT (0x00000015u)


/* mdt_cfg1 */

#define CSL_VPS_DEI_H_MDT_CFG1_MDT_MV_COR_THR_MASK (0x0F000000u)
#define CSL_VPS_DEI_H_MDT_CFG1_MDT_MV_COR_THR_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG1_MDT_MV_COR_THR_MAX_MASK (0xF0000000u)
#define CSL_VPS_DEI_H_MDT_CFG1_MDT_MV_COR_THR_MAX_SHIFT (0x0000001Cu)

#define CSL_VPS_DEI_H_MDT_CFG1_MDT_SF_SC_THR1_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG1_MDT_SF_SC_THR1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG1_MDT_SF_SC_THR2_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_MDT_CFG1_MDT_SF_SC_THR2_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG1_MDT_SF_SC_THR3_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_MDT_CFG1_MDT_SF_SC_THR3_SHIFT (0x00000010u)


/* mdt_cfg2 */

#define CSL_VPS_DEI_H_MDT_CFG2_MDT_MVSTMAX_COR_THR_MASK (0x0F000000u)
#define CSL_VPS_DEI_H_MDT_CFG2_MDT_MVSTMAX_COR_THR_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG2_MDT_SCENE_CHANGE_THR_MASK (0xF0000000u)
#define CSL_VPS_DEI_H_MDT_CFG2_MDT_SCENE_CHANGE_THR_SHIFT (0x0000001Cu)

#define CSL_VPS_DEI_H_MDT_CFG2_MDT_STF_FD_THR1_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG2_MDT_STF_FD_THR1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG2_MDT_STF_FD_THR2_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_MDT_CFG2_MDT_STF_FD_THR2_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG2_MDT_STF_FD_THR3_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_MDT_CFG2_MDT_STF_FD_THR3_SHIFT (0x00000010u)


/* mdt_cfg3 */

#define CSL_VPS_DEI_H_MDT_CFG3_MDT_ACT_TH_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_MDT_CFG3_MDT_ACT_TH_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_MDT_CFG3_MDT_EDG_RTSHIFT_MASK (0x0000F000u)
#define CSL_VPS_DEI_H_MDT_CFG3_MDT_EDG_RTSHIFT_SHIFT (0x0000000Cu)

#define CSL_VPS_DEI_H_MDT_CFG3_MDT_EDG_TH_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_MDT_CFG3_MDT_EDG_TH_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG3_MDT_VF_GAIN_MASK (0x00000F00u)
#define CSL_VPS_DEI_H_MDT_CFG3_MDT_VF_GAIN_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG3_MDT_VF_TH_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG3_MDT_VF_TH_SHIFT (0x00000000u)


/* mdt_cfg4 */

#define CSL_VPS_DEI_H_MDT_CFG4_MDT_EDG_RTSHIFT_VARTH_MASK (0x0000F000u)
#define CSL_VPS_DEI_H_MDT_CFG4_MDT_EDG_RTSHIFT_VARTH_SHIFT (0x0000000Cu)

#define CSL_VPS_DEI_H_MDT_CFG4_MDT_KDET_VAR_TH1_GA_MASK (0x003F0000u)
#define CSL_VPS_DEI_H_MDT_CFG4_MDT_KDET_VAR_TH1_GA_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_MDT_CFG4_MDT_TH1_VAR_LT_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_MDT_CFG4_MDT_TH1_VAR_LT_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG4_MDT_Y_DET_GA_MASK (0x00000F00u)
#define CSL_VPS_DEI_H_MDT_CFG4_MDT_Y_DET_GA_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG4_MDT_Y_DET_TH_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG4_MDT_Y_DET_TH_SHIFT (0x00000000u)


/* mdt_cfg5 */

#define CSL_VPS_DEI_H_MDT_CFG5_MDT_ACT_DET_TH1_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG5_MDT_ACT_DET_TH1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG5_MDT_ACT_DET_TH2_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_MDT_CFG5_MDT_ACT_DET_TH2_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG5_MDT_ACT_DET_TH3_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_MDT_CFG5_MDT_ACT_DET_TH3_SHIFT (0x00000010u)


/* mdt_cfg6 */

#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_GA1_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_GA1_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_GA2_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_GA2_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_TH1_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_TH1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_TH2_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_MDT_CFG6_MDT_F20_TH2_SHIFT (0x00000010u)


/* mdt_cfg7 */

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT0_MASK (0x00000007u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT0_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT1_MASK (0x00000070u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT1_SHIFT (0x00000004u)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT2_MASK (0x00000700u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT2_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT3_MASK (0x00007000u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT3_SHIFT (0x0000000Cu)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT4_MASK (0x00070000u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT4_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT5_MASK (0x00700000u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT5_SHIFT (0x00000014u)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT6_MASK (0x07000000u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT6_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT7_MASK (0x70000000u)
#define CSL_VPS_DEI_H_MDT_CFG7_MDT_FIKM_RTSHIFT7_SHIFT (0x0000001Cu)


/* mdt_cfg8 */

#define CSL_VPS_DEI_H_MDT_CFG8_MDT_PIXFLT_HF_CORE_MASK (0x000003FFu)
#define CSL_VPS_DEI_H_MDT_CFG8_MDT_PIXFLT_HF_CORE_SHIFT (0x00000000u)


/* mdt_cfg9 */

#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_GA1_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_GA1_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_GA2_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_GA2_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_TH1_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_TH1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_TH2_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_MDT_CFG9_MDT_F012_TH2_SHIFT (0x00000010u)


/* edi_cfg0 */

#define CSL_VPS_DEI_H_EDI_CFG0_EDI_CEI_ENABLE_MASK (0x00000010u)
#define CSL_VPS_DEI_H_EDI_CFG0_EDI_CEI_ENABLE_SHIFT (0x00000004u)

#define CSL_VPS_DEI_H_EDI_CFG0_EDI_INP_MODE_MASK (0x00000007u)
#define CSL_VPS_DEI_H_EDI_CFG0_EDI_INP_MODE_SHIFT (0x00000000u)


/* edi_cfg1 */

#define CSL_VPS_DEI_H_EDI_CFG1_EDI_CEI_THR_MASK (0x0000003Fu)
#define CSL_VPS_DEI_H_EDI_CFG1_EDI_CEI_THR_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG1_EDI_CHROMA3D_COR_THR_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_EDI_CFG1_EDI_CHROMA3D_COR_THR_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_EDI_CFG1_EDI_FLAT_AREA_THR_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_EDI_CFG1_EDI_FLAT_AREA_THR_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_EDI_CFG1_EDI_SPA_INT_THR_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_EDI_CFG1_EDI_SPA_INT_THR_SHIFT (0x00000010u)


/* edi_cfg2 */

#define CSL_VPS_DEI_H_EDI_CFG2_EDI_DIFF_THR1_MASK (0x000003FFu)
#define CSL_VPS_DEI_H_EDI_CFG2_EDI_DIFF_THR1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG2_EDI_DIFF_THR6_MASK (0x0FFF0000u)
#define CSL_VPS_DEI_H_EDI_CFG2_EDI_DIFF_THR6_SHIFT (0x00000010u)


/* edi_cfg3 */

#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR2_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR2_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR3_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR3_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR4_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR4_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR5_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_EDI_CFG3_EDI_DIFF_THR5_SHIFT (0x00000018u)


/* edi_cfg4 */

#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT0_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT0_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT1_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT1_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT2_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT2_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT3_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_EDI_CFG4_EDI_LUT3_SHIFT (0x00000018u)


/* edi_cfg5 */

#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT4_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT4_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT5_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT5_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT6_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT6_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT7_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_EDI_CFG5_EDI_LUT7_SHIFT (0x00000018u)


/* edi_cfg6 */

#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT10_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT10_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT11_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT11_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT8_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT8_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT9_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_EDI_CFG6_EDI_LUT9_SHIFT (0x00000008u)


/* edi_cfg7 */

#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT12_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT12_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT13_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT13_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT14_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT14_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT15_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_EDI_CFG7_EDI_LUT15_SHIFT (0x00000018u)


/* tnr_cfg0 */

#define CSL_VPS_DEI_H_TNR_CFG0_TNR_ADVANCED_MODE_MASK (0x00000030u)
#define CSL_VPS_DEI_H_TNR_CFG0_TNR_ADVANCED_MODE_SHIFT (0x00000004u)

#define CSL_VPS_DEI_H_TNR_CFG0_TNR_ADVANCED_SCALE_FACTOR_MASK (0x00000700u)
#define CSL_VPS_DEI_H_TNR_CFG0_TNR_ADVANCED_SCALE_FACTOR_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_TNR_CFG0_TNR_MAX_GAIN_SKINTONE_MASK (0x00F00000u)
#define CSL_VPS_DEI_H_TNR_CFG0_TNR_MAX_GAIN_SKINTONE_SHIFT (0x00000014u)

#define CSL_VPS_DEI_H_TNR_CFG0_TNR_MODE_MASK (0x0000000Fu)
#define CSL_VPS_DEI_H_TNR_CFG0_TNR_MODE_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_TNR_CFG0_TNR_SKINTONE_DET_ENABLE_MASK (0x00010000u)
#define CSL_VPS_DEI_H_TNR_CFG0_TNR_SKINTONE_DET_ENABLE_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_TNR_CFG0_TNR_SKINTONE_MINC_THR_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_TNR_CFG0_TNR_SKINTONE_MINC_THR_SHIFT (0x00000018u)


/* tnr_cfg1 */

#define CSL_VPS_DEI_H_TNR_CFG1_TNR_CHROMA_MV_LOW_THR_MASK (0x003F0000u)
#define CSL_VPS_DEI_H_TNR_CFG1_TNR_CHROMA_MV_LOW_THR_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_TNR_CFG1_TNR_CHROMA_MV_LOW_THR_MAX_MASK (0x3F000000u)
#define CSL_VPS_DEI_H_TNR_CFG1_TNR_CHROMA_MV_LOW_THR_MAX_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_TNR_CFG1_TNR_LUMA_MV_LOW_THR_MASK (0x0000003Fu)
#define CSL_VPS_DEI_H_TNR_CFG1_TNR_LUMA_MV_LOW_THR_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_TNR_CFG1_TNR_LUMA_MV_LOW_THR_MAX_MASK (0x00003F00u)
#define CSL_VPS_DEI_H_TNR_CFG1_TNR_LUMA_MV_LOW_THR_MAX_SHIFT (0x00000008u)


/* tnr_cfg2 */

#define CSL_VPS_DEI_H_TNR_CFG2_TNR_CHROMA_MV_SCALE_FACTOR_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_TNR_CFG2_TNR_CHROMA_MV_SCALE_FACTOR_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_TNR_CFG2_TNR_LUMA_MV_SCALE_FACTOR_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_TNR_CFG2_TNR_LUMA_MV_SCALE_FACTOR_SHIFT (0x00000000u)


/* tnr_cfg3 */

#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT0_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT0_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT1_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT1_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT2_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT2_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT3_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_TNR_CFG3_TNR_LUT3_SHIFT (0x00000018u)


/* tnr_cfg4 */

#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT4_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT4_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT5_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT5_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT6_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT6_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT7_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_TNR_CFG4_TNR_LUT7_SHIFT (0x00000018u)


/* tnr_cfg5 */

#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT10_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT10_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT11_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT11_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT8_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT8_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT9_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_TNR_CFG5_TNR_LUT9_SHIFT (0x00000008u)


/* tnr_cfg6 */

#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT12_MASK (0x0000001Fu)
#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT12_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT13_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT13_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT14_MASK (0x001F0000u)
#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT14_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT15_MASK (0x1F000000u)
#define CSL_VPS_DEI_H_TNR_CFG6_TNR_LUT15_SHIFT (0x00000018u)


/* fmd_cfg0 */

#define CSL_VPS_DEI_H_FMD_CFG0_FMD_BED_ENABLE_MASK (0x00000010u)
#define CSL_VPS_DEI_H_FMD_CFG0_FMD_BED_ENABLE_SHIFT (0x00000004u)

#define CSL_VPS_DEI_H_FMD_CFG0_FMD_FMP_ENABLE_MASK (0x00000001u)
#define CSL_VPS_DEI_H_FMD_CFG0_FMD_FMP_ENABLE_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_FMD_CFG0_FMD_JAM_DIR_MASK (0x01000000u)
#define CSL_VPS_DEI_H_FMD_CFG0_FMD_JAM_DIR_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_FMD_CFG0_FMD_LOCK_MASK (0x00010000u)
#define CSL_VPS_DEI_H_FMD_CFG0_FMD_LOCK_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_FMD_CFG0_FMD_WINDOW_ENABLE_MASK (0x00000100u)
#define CSL_VPS_DEI_H_FMD_CFG0_FMD_WINDOW_ENABLE_SHIFT (0x00000008u)


/* fmd_cfg1 */

#define CSL_VPS_DEI_H_FMD_CFG1_FMD_CAF_FIELD_THR_MASK (0x0000003Fu)
#define CSL_VPS_DEI_H_FMD_CFG1_FMD_CAF_FIELD_THR_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_FMD_CFG1_FMD_CAF_LINE_THR_MASK (0x00003F00u)
#define CSL_VPS_DEI_H_FMD_CFG1_FMD_CAF_LINE_THR_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_FMD_CFG1_FMD_CAF_THR_MASK (0xFFFF0000u)
#define CSL_VPS_DEI_H_FMD_CFG1_FMD_CAF_THR_SHIFT (0x00000010u)


/* fmd_cfg2 */

#define CSL_VPS_DEI_H_FMD_CFG2_FMD_WINDOW_MINX_MASK (0x000007FFu)
#define CSL_VPS_DEI_H_FMD_CFG2_FMD_WINDOW_MINX_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_FMD_CFG2_FMD_WINDOW_MINY_MASK (0x07FF0000u)
#define CSL_VPS_DEI_H_FMD_CFG2_FMD_WINDOW_MINY_SHIFT (0x00000010u)


/* fmd_cfg3 */

#define CSL_VPS_DEI_H_FMD_CFG3_FMD_WINDOW_MAXX_MASK (0x000007FFu)
#define CSL_VPS_DEI_H_FMD_CFG3_FMD_WINDOW_MAXX_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_FMD_CFG3_FMD_WINDOW_MAXY_MASK (0x07FF0000u)
#define CSL_VPS_DEI_H_FMD_CFG3_FMD_WINDOW_MAXY_SHIFT (0x00000010u)


/* snr_cfg0 */

#define CSL_VPS_DEI_H_SNR_CFG0_GNM_DEV_STABLE_THR_MASK (0x00001F00u)
#define CSL_VPS_DEI_H_SNR_CFG0_GNM_DEV_STABLE_THR_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_SNR_CFG0_SNR_GNR_MODE_MASK (0x0000000Fu)
#define CSL_VPS_DEI_H_SNR_CFG0_SNR_GNR_MODE_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_SNR_CFG0_SNR_INR_MODE_MASK (0x000000F0u)
#define CSL_VPS_DEI_H_SNR_CFG0_SNR_INR_MODE_SHIFT (0x00000004u)


/* snr_cfg1 */

#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR1_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR1_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR1_MAX_MASK (0x00FF0000u)
#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR1_MAX_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR2_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR2_SHIFT (0x00000008u)

#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR2_MAX_MASK (0xFF000000u)
#define CSL_VPS_DEI_H_SNR_CFG1_SNR_SIGMA_THR2_MAX_SHIFT (0x00000018u)


/* snr_cfg2 */

#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_MED_DELTA_THR_MASK (0x000000FFu)
#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_MED_DELTA_THR_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_SHIFT1_MASK (0x000F0000u)
#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_SHIFT1_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_SHIFT2_MASK (0x00F00000u)
#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_SHIFT2_SHIFT (0x00000014u)

#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_SHIFT3_MASK (0x0F000000u)
#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_SHIFT3_SHIFT (0x00000018u)

#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_TSM_DELTA_THR_MASK (0x0000FF00u)
#define CSL_VPS_DEI_H_SNR_CFG2_SNR_INR_TSM_DELTA_THR_SHIFT (0x00000008u)


/* gnm_cfg0 */

#define CSL_VPS_DEI_H_GNM_CFG0_GNM_C_NOISE_DEV_MASK (0x03FF0000u)
#define CSL_VPS_DEI_H_GNM_CFG0_GNM_C_NOISE_DEV_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_GNM_CFG0_GNM_Y_NOISE_DEV_MASK (0x000003FFu)
#define CSL_VPS_DEI_H_GNM_CFG0_GNM_Y_NOISE_DEV_SHIFT (0x00000000u)


/* gnm_cfg1 */

#define CSL_VPS_DEI_H_GNM_CFG1_GNM_C_DELTA_0_MASK (0x03FF0000u)
#define CSL_VPS_DEI_H_GNM_CFG1_GNM_C_DELTA_0_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_GNM_CFG1_GNM_Y_DELTA_0_MASK (0x000003FFu)
#define CSL_VPS_DEI_H_GNM_CFG1_GNM_Y_DELTA_0_SHIFT (0x00000000u)


/* gnm_cfg2 */

#define CSL_VPS_DEI_H_GNM_CFG2_GNM_C_DELTA_1_MASK (0x03FF0000u)
#define CSL_VPS_DEI_H_GNM_CFG2_GNM_C_DELTA_1_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_GNM_CFG2_GNM_Y_DELTA_1_MASK (0x000003FFu)
#define CSL_VPS_DEI_H_GNM_CFG2_GNM_Y_DELTA_1_SHIFT (0x00000000u)


/* gnm_cfg3 */

#define CSL_VPS_DEI_H_GNM_CFG3_GNM_C_DELTA_M_MASK (0x03FF0000u)
#define CSL_VPS_DEI_H_GNM_CFG3_GNM_C_DELTA_M_SHIFT (0x00000010u)

#define CSL_VPS_DEI_H_GNM_CFG3_GNM_Y_DELTA_M_MASK (0x000003FFu)
#define CSL_VPS_DEI_H_GNM_CFG3_GNM_Y_DELTA_M_SHIFT (0x00000000u)


/* fmd_stat0 */

#define CSL_VPS_DEI_H_FMD_STAT0_FMD_FRAME_DIFF_MASK (0x000FFFFFu)
#define CSL_VPS_DEI_H_FMD_STAT0_FMD_FRAME_DIFF_SHIFT (0x00000000u)


/* fmd_stat1 */

#define CSL_VPS_DEI_H_FMD_STAT1_FMD_FIELD_DIFF_MASK (0x3FFFFFFFu)
#define CSL_VPS_DEI_H_FMD_STAT1_FMD_FIELD_DIFF_SHIFT (0x00000000u)


/* fmd_stat2 */

#define CSL_VPS_DEI_H_FMD_STAT2_FMD_CAF_MASK (0x000FFFFFu)
#define CSL_VPS_DEI_H_FMD_STAT2_FMD_CAF_SHIFT (0x00000000u)

#define CSL_VPS_DEI_H_FMD_STAT2_FMD_RESET_MASK (0x01000000u)
#define CSL_VPS_DEI_H_FMD_STAT2_FMD_RESET_SHIFT (0x00000018u)


/* gnm_stat0 */

#define CSL_VPS_DEI_H_GNM_STAT0_GNM_Y_HIST_Z_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT0_GNM_Y_HIST_Z_SHIFT (0x00000000u)


/* gnm_stat1 */

#define CSL_VPS_DEI_H_GNM_STAT1_GNM_Y_HIST_0_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT1_GNM_Y_HIST_0_SHIFT (0x00000000u)


/* gnm_stat2 */

#define CSL_VPS_DEI_H_GNM_STAT2_GNM_Y_HIST_1_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT2_GNM_Y_HIST_1_SHIFT (0x00000000u)


/* gnm_stat3 */

#define CSL_VPS_DEI_H_GNM_STAT3_GNM_Y_HIST_M_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT3_GNM_Y_HIST_M_SHIFT (0x00000000u)


/* gnm_stat4 */

#define CSL_VPS_DEI_H_GNM_STAT4_GNM_C_HIST_Z_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT4_GNM_C_HIST_Z_SHIFT (0x00000000u)


/* gnm_stat5 */

#define CSL_VPS_DEI_H_GNM_STAT5_GNM_C_HIST_0_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT5_GNM_C_HIST_0_SHIFT (0x00000000u)


/* gnm_stat6 */

#define CSL_VPS_DEI_H_GNM_STAT6_GNM_C_HIST_1_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT6_GNM_C_HIST_1_SHIFT (0x00000000u)


/* gnm_stat7 */

#define CSL_VPS_DEI_H_GNM_STAT7_GNM_C_HIST_M_MASK (0x00FFFFFFu)
#define CSL_VPS_DEI_H_GNM_STAT7_GNM_C_HIST_M_SHIFT (0x00000000u)


#endif
