
---------- Begin Simulation Statistics ----------
final_tick                                 8514851000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678344                       # Number of bytes of host memory used
host_op_rate                                   365272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.49                       # Real time elapsed on the host
host_tick_rate                            17313825337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       94389                       # Number of instructions simulated
sim_ops                                        179612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008515                       # Number of seconds simulated
sim_ticks                                  8514851000                       # Number of ticks simulated
system.cpu.Branches                             18947                       # Number of branches fetched
system.cpu.committedInsts                       94389                       # Number of instructions committed
system.cpu.committedOps                        179612                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       23865                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            23                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       15142                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      126974                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           105                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          8514851                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               8514850.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                93850                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               54531                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        13819                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   5444                       # Number of float alu accesses
system.cpu.num_fp_insts                          5444                       # number of float instructions
system.cpu.num_fp_register_reads                 7340                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3766                       # number of times the floating registers were written
system.cpu.num_func_calls                        3798                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                174016                       # Number of integer alu accesses
system.cpu.num_int_insts                       174016                       # number of integer instructions
system.cpu.num_int_register_reads              338328                       # number of times the integer registers were read
system.cpu.num_int_register_writes             139301                       # number of times the integer registers were written
system.cpu.num_load_insts                       23830                       # Number of load instructions
system.cpu.num_mem_refs                         38960                       # number of memory refs
system.cpu.num_store_insts                      15130                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2819      1.57%      1.57% # Class of executed instruction
system.cpu.op_class::IntAlu                    134765     75.03%     76.60% # Class of executed instruction
system.cpu.op_class::IntMult                        6      0.00%     76.60% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.02%     76.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                     341      0.19%     76.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.01%     76.82% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.82% # Class of executed instruction
system.cpu.op_class::SimdAlu                      996      0.55%     77.37% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     77.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                      546      0.30%     77.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1134      0.63%     78.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::MemRead                    23102     12.86%     91.17% # Class of executed instruction
system.cpu.op_class::MemWrite                   13854      7.71%     98.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 728      0.41%     99.29% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1276      0.71%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     179617                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3003                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2048                       # Transaction distribution
system.membus.trans_dist::ReadExReq               551                       # Transaction distribution
system.membus.trans_dist::ReadExResp              551                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2048                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        83168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        83168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2599                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2599000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8664500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2059                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               393                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                551                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               551                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2059                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3927                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5613                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    83520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2610                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2610    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2610                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3003000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1678000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3542000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst       125203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           125203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       125203                       # number of overall hits
system.cpu.icache.overall_hits::total          125203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1771                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1771                       # number of overall misses
system.cpu.icache.overall_misses::total          1771                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    234750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    234750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234750000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       126974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       126974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       126974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       126974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013948                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013948                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013948                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013948                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 132552.230378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 132552.230378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 132552.230378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 132552.230378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1771                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1771                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1771                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1771                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231208000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231208000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013948                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013948                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013948                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013948                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 130552.230378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 130552.230378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 130552.230378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 130552.230378                       # average overall mshr miss latency
system.cpu.icache.replacements                    385                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       125203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          125203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1771                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    234750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       126974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       126974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 132552.230378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 132552.230378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231208000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231208000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013948                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013948                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 130552.230378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 130552.230378                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           953.883774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              126974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1771                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             71.696217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            137000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   953.883774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.465764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.465764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.676758                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            255719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           255719                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        38163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38163                       # number of overall hits
system.cpu.dcache.overall_hits::total           38163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          839                       # number of overall misses
system.cpu.dcache.overall_misses::total           839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    114113000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    114113000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    114113000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    114113000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        39002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        39002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 136010.727056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 136010.727056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 136010.727056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 136010.727056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data          839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          839                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    112435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    112435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    112435000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    112435000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 134010.727056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 134010.727056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 134010.727056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 134010.727056                       # average overall mshr miss latency
system.cpu.dcache.replacements                      8                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40338000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40338000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 140062.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 140062.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     39762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     39762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 138062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 138062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73775000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73775000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15138                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15138                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133892.921960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133892.921960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 131892.921960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 131892.921960                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           623.756989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               39002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.486293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            476000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   623.756989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.304569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.304569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          790                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.405762                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             78843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            78843                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   8514851000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  11                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::total                 11                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1760                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           839                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2599                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1760                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          839                       # number of overall misses
system.l2cache.overall_misses::total             2599                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    140854000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     69646000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    210500000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    140854000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     69646000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    210500000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1771                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          839                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2610                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1771                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          839                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2610                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.993789                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.995785                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.993789                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.995785                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 80030.681818                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83010.727056                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80992.689496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 80030.681818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83010.727056                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80992.689496                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         1760                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          839                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2599                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1760                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          839                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2599                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    105654000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     52866000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    158520000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    105654000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     52866000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    158520000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.993789                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.995785                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.993789                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.995785                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60030.681818                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63010.727056                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60992.689496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60030.681818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63010.727056                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60992.689496                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadExReq_misses::.cpu.data          551                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            551                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     44572000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     44572000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          551                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          551                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80892.921960                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80892.921960                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          551                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          551                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33552000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33552000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60892.921960                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60892.921960                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1760                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          288                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2048                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    140854000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     25074000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    165928000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1771                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          288                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2059                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.993789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.994658                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80030.681818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 87062.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81019.531250                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1760                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          288                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2048                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    105654000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19314000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    124968000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.993789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.994658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60030.681818                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67062.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61019.531250                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1711.691077                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3003                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2599                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.155444                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               116000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1083.286264                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   628.404813                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.033059                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.019177                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.052237                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2599                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2298                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.079315                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                26623                       # Number of tag accesses
system.l2cache.tags.data_accesses               26623                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           56320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           26848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               83168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        56320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          56320                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1760                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              839                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2599                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6614326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            3153079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9767405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6614326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6614326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6614326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           3153079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9767405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1760.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       839.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000576000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7384                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2599                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                201                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      23154250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    12995000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 71885500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8908.91                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27658.91                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1719                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  66.14                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   2599                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2599                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          877                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     189.153934                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    138.341509                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    164.385782                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           363     41.39%     41.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          253     28.85%     70.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          127     14.48%     84.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           66      7.53%     92.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           45      5.13%     97.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      1.48%     98.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      0.68%     99.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.23%     99.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            2      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           877                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  166336                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    83168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         19.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.15                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     8514626000                       # Total gap between requests
system.mem_ctrl.avgGap                     3276116.20                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        56320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        26848                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 6614325.958258106373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 3153079.249419631436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1760                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          839                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     47011000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24874500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26710.80                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29647.79                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     66.14                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               3748500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1988580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             10324440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      671801520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         890989800                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2519395680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          4098248520                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         481.305958                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   6541471500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    284180000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1689199500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2534700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1339635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              8232420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      671801520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         689604240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2688983520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          4062496035                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         477.107120                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   6984115750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    284180000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1246555250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8514851000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
