{"files":[{"patch":"@@ -112,2 +112,1 @@\n-    OrderAccess::release();\n-    \/\/ IC invalidation happens after we changed the instruction stream.\n+    \/\/ IC invalidate provides a leading full fence, it thus happens after we changed the instruction stream.\n","filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"}]}