Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/fibus/fs3/18/c00cds01/.cadence/rc.gui'.

                                                                      Cadence Encounter(R) RTL Compiler
                                                              Version v11.20-s017_1 (64-bit), built Jul 19 2012


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 6807651; 6832357; 7007247; 8127260 

WARNING: This version of RC is 1460 days old.
         Visit downloads.cadence.com for the latest release of RC.


=============================================================================================================================================================================
                                                                Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

               object  attribute
               ------  ---------
               design  dp_perform_rewriting_operations
               design  lp_map_to_srpg_cells
               design  lp_optimize_dynamic_power_first
               design  lp_srpg_pg_driver
             instance  black_box
             instance  dft_inherited_dont_scan
             instance  inherited_default_power_domain
             instance  lp_map_to_srpg_cells
             instance  lp_map_to_srpg_type
             instance  lp_srpg_pg_driver
              libcell  black_box
              libcell  location
                  net  logic0_driven
                  net  logic1_driven
    nominal_condition  operating_condition
                  pin  inherited_default_power_domain
                 port  inherited_default_power_domain
                 root  auto_ungroup_min_effort
                 root  degenerate_complex_seqs
                 root  dp_area_mode
                 root  dp_perform_csa_operations
                 root  dp_perform_rewriting_operations
                 root  dp_perform_sharing_operations
                 root  dp_perform_speculation_operations
                 root  exact_match_seqs_async_controls
                 root  hdl_flatten_array
                 root  hdl_old_reg_naming
                 root  hdl_reg_naming_style_scalar
                 root  hdl_reg_naming_style_vector
                 root  hdl_trim_target_index
                 root  ignore_unknown_embedded_commands
                 root  lbr_async_clr_pre_seqs_interchangable
                 root  ple_parameter_source_priority
                 root  pqos_virtual_buffer
                 root  retime_preserve_state_points
                 root  wlec_env_var
                 root  wlec_flat_r2n
                 root  wlec_no_exit
                 root  wlec_old_lp_ec_flow
                 root  wlec_save_ssion
                 root  wlec_sim_lib
                 root  wlec_sim_plus_lib
                 root  wlec_skip_iso_check_hier_compare
                 root  wlec_skip_lvl_check_hier_compare
                 root  wlec_verbose
            subdesign  allow_csa_subdesign
            subdesign  allow_sharing_subdesign
            subdesign  allow_speculation_subdesign
            subdesign  auto_ungroup_ok
            subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
=============================================================================================================================================================================

Sourcing './spi_mosi_rtlscript.g' (Mon Jul 18 16:32:51 +0200 2016)...
  Setting attribute of root '/': 'lib_search_path' = . /designtools/cds/cadence/kits/AMS4.10/liberty/c35_3.3V
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_CORELIB_TYP.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library c35_CORELIB_TYP.lib:
  ************************************************
  An unsupported construct was detected in this library. [LBR-40]: 3
  Found 'statetable' group in cell. [LBR-83]: 1
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_IOLIB_TYP.lib'.

  Message Summary for Library c35_IOLIB_TYP.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Library Information. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: '248', Usable cells: '233', Unusable cells: '15'.
	List of unusable cells: 'DLSG1 DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Library Information. [LBR-415]
        : Library: 'c35_IOLIB_TYP.lib', Total cells: '181', Usable cells: '0', Unusable cells: '181'.
	List of unusable cells: 'BBCD1P BBCD4P BBCD4SMP BBCD8P BBCD8SMP BBCD8SP BBCD16P BBCD16SMP BBCD16SP BBCD24P ... and others.'
  Setting attribute of root '/': 'library' = c35_CORELIB_TYP.lib c35_IOLIB_TYP.lib
Info    : Library Information. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: '248', Usable cells: '233', Unusable cells: '15'.
	List of unusable cells: 'DLSG1 DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH ... and others.'
Info    : Library Information. [LBR-415]
        : Library: 'c35_IOLIB_TYP.lib', Total cells: '181', Usable cells: '0', Unusable cells: '181'.
	List of unusable cells: 'BBCD1P BBCD4P BBCD4SMP BBCD8P BBCD8SMP BBCD8SP BBCD16P BBCD16SMP BBCD16SP BBCD24P ... and others.'
  Libraries have 143 usable logic and 88 usable sequential lib-cells.
  Elaborating top-level block 'spi_mosi' from file 'spi_mosi.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'spi_mosi' with default parameters value.
  Done elaborating 'spi_mosi'.
  Setting attribute of root '/': 'information_level' = 6
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 11 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_control_29_4', 'mux_control_34_36', 'mux_control_clk_29_4', 
'mux_data_47_4', 'mux_data_51_24', 'mux_point_73_4', 'mux_point_81_22', 
'mux_point_add_73_4', 'mux_point_add_81_22', 'mux_spi_mosi_out_73_4', 
'mux_spi_mosi_out_81_22'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'add_byte_reg[0]' and 'add_byte_reg[4]' in 'spi_mosi' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'add_byte_reg[0]' and 'add_byte_reg[6]' in 'spi_mosi' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'add_byte_reg[1]' and 'add_byte_reg[2]' in 'spi_mosi' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'add_byte_reg[1]' and 'add_byte_reg[3]' in 'spi_mosi' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'add_byte_reg[1]' and 'add_byte_reg[5]' in 'spi_mosi' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'add_byte_reg[1]' and 'add_byte_reg[7]' in 'spi_mosi' have been merged.
        Trying carrysave optimization (configuration 1 of 1) on module 'spi_mosi_csa_cluster_14'...
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'spi_mosi_csa_cluster_14'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'spi_mosi_csa_cluster_13'...
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'spi_mosi_csa_cluster_13'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'spi_mosi_csa_cluster'...
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'spi_mosi_csa_cluster'... Accepted.
      Timing increment_unsigned_12...
      Timing increment_unsigned_13...
      Removing temporary intermediate hierarchies under spi_mosi
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'add_byte_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'add_byte_reg[1]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'data_reg[7]'.
Mapping spi_mosi to gates.
      Mapping 'spi_mosi'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) spi_mosi...
            Starting partial collapsing (xors only) spi_mosi
            Finished partial collapsing.
            Starting partial collapsing  spi_mosi
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) spi_mosi
 
Global mapping target info
==========================
Cost Group 'default' target slack:  1500 ps
Target path end-point (Pin: spi_mosi_out_reg/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'spi_mosi'.
        : Use 'report timing -lint' for more information.
        Pin                    Type          Fanout  Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock spi_clk)      <<<  launch                                0 R 
point_reg[1]/clk                                                    
point_reg[1]/q       (u)  unmapped_d_flop         7 132.3           
g1317/in_1                                                          
g1317/z              (u)  unmapped_nand2          1  18.9           
g1310/in_1                                                          
g1310/z              (u)  unmapped_nand2          1  18.9           
g1334/in_1                                                          
g1334/z              (u)  unmapped_complex2       1  18.9           
g1275/in_0                                                          
g1275/z              (u)  unmapped_nand2          1  18.9           
g1341/in_0                                                          
g1341/z              (u)  unmapped_complex2       1  18.9           
g1253/in_1                                                          
g1253/z              (u)  unmapped_complex2       1  18.9           
g1251/in_0                                                          
g1251/z              (u)  unmapped_nand2          1  18.9           
g1247/in_0                                                          
g1247/z              (u)  unmapped_nand2          1  18.9           
g1245/in_0                                                          
g1245/z              (u)  unmapped_nand2          1  18.9           
g1244/in_0                                                          
g1244/z              (u)  unmapped_nand2          1  18.9           
g1243/in_0                                                          
g1243/z              (u)  unmapped_or2            1  18.9           
g1242/in_1                                                          
g1242/z              (u)  unmapped_nand2          1  18.9           
g1342/in_1                                                          
g1342/z              (u)  unmapped_complex2       1  18.9           
g1240/in_0                                                          
g1240/z              (u)  unmapped_nand2          1  18.9           
g1239/in_0                                                          
g1239/z              (u)  unmapped_complex2       1  18.9           
g1238/in_0                                                          
g1238/z              (u)  unmapped_nand2          1  18.9           
spi_mosi_out_reg/d   <<<  unmapped_d_flop                           
spi_mosi_out_reg/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock spi_clk)           capture                           50000 R 
--------------------------------------------------------------------
Start-point  : point_reg[1]/clk
End-point    : spi_mosi_out_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 33273ps.
 
          Restructuring (delay-based) spi_mosi...
          Done restructuring (delay-based) spi_mosi
        Optimizing component spi_mosi...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'spi_mosi'.
       Pin              Type     Fanout  Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock spi_clk)         launch                                 0 R 
point_reg[0]/C                                   0             0 R 
point_reg[0]/Q          DFC3          6 135.0  432  +842     842 F 
g1806/A                                               +0     842   
g1806/Q                 INV2          2  44.3  425  +229    1071 R 
g1791/A                                               +0    1071   
g1791/Q                 NOR21         3  57.5  584  +329    1400 F 
g1790/A                                               +0    1400   
g1790/Q                 INV3          2  55.3  389  +229    1629 R 
g1751/C                                               +0    1629   
g1751/Q                 OAI222        1  17.2  281   +81    1710 F 
g1742/C                                               +0    1711   
g1742/Q                 AOI211        1  18.2  466  +192    1902 R 
g1720/A                                               +0    1902   
g1720/Q                 AOI2111       1  19.2  425  +214    2116 F 
g1719/B                                               +0    2116   
g1719/Q                 IMUX21        1  28.2  586  +290    2406 R 
g1718/B                                               +0    2406   
g1718/Q                 OAI212        1  17.2  254   +87    2493 F 
g1717/A                                               +0    2493   
g1717/Q                 NAND22        1  18.2  322  +140    2634 R 
g1716/C                                               +0    2634   
g1716/Q                 OAI212        1  14.2  250   +61    2695 F 
spi_mosi_out_reg/D <<<  DFC3                          +0    2695   
spi_mosi_out_reg/C      setup                    0    +1    2696 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock spi_clk)         capture                            50000 R 
-------------------------------------------------------------------
Timing slack :   47304ps 
Start-point  : point_reg[0]/C
End-point    : spi_mosi_out_reg/D

 
 
Global mapping status
=====================
                          Worst 
                 Total  Weighted
Operation         Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map      12205        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack:  1000 ps
Target path end-point (Pin: spi_mosi_out_reg/D (DFC3/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'spi_mosi'.
       Pin              Type     Fanout  Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock spi_clk)    <<<  launch                      0 R 
point_reg[0]/C                                          
point_reg[0]/Q          DFC3          6 135.0           
g1806/A                                                 
g1806/Q                 INV2          2  44.3           
g1791/A                                                 
g1791/Q                 NOR21         3  57.5           
g1790/A                                                 
g1790/Q                 INV3          2  55.3           
g1751/C                                                 
g1751/Q                 OAI222        1  17.2           
g1742/C                                                 
g1742/Q                 AOI211        1  18.2           
g1720/A                                                 
g1720/Q                 AOI2111       1  19.2           
g1719/B                                                 
g1719/Q                 IMUX21        1  28.2           
g1718/B                                                 
g1718/Q                 OAI212        1  17.2           
g1717/A                                                 
g1717/Q                 NAND22        1  18.2           
g1716/C                                                 
g1716/Q                 OAI212        1  14.2           
spi_mosi_out_reg/D <<<  DFC3                            
spi_mosi_out_reg/C      setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock spi_clk)         capture                 50000 R 
--------------------------------------------------------
Start-point  : point_reg[0]/C
End-point    : spi_mosi_out_reg/D

The global mapper estimates a slack for this path of 33114ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'spi_mosi'.
       Pin              Type     Fanout  Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock spi_clk)         launch                                 0 R 
point_reg[0]/C                                   0             0 R 
point_reg[0]/Q          DFC3          6 135.0  432  +842     842 F 
g1806/A                                               +0     842   
g1806/Q                 INV2          2  44.3  425  +229    1071 R 
g1791/A                                               +0    1071   
g1791/Q                 NOR21         3  57.5  584  +329    1400 F 
g1790/A                                               +0    1400   
g1790/Q                 INV3          2  47.3  358  +211    1611 R 
g1751/C                                               +0    1611   
g1751/Q                 OAI222        1  17.2  281   +81    1692 F 
g1742/C                                               +0    1692   
g1742/Q                 AOI211        1  18.2  466  +192    1884 R 
g1720/A                                               +0    1884   
g1720/Q                 AOI2111       1  19.2  425  +214    2098 F 
g1719/B                                               +0    2098   
g1719/Q                 IMUX21        1  28.2  586  +290    2388 R 
g1718/B                                               +0    2388   
g1718/Q                 OAI212        1  17.2  254   +87    2475 F 
g1717/A                                               +0    2475   
g1717/Q                 NAND22        1  18.2  322  +140    2616 R 
g1716/C                                               +0    2616   
g1716/Q                 OAI212        1  14.2  250   +61    2677 F 
spi_mosi_out_reg/D <<<  DFC3                          +0    2677   
spi_mosi_out_reg/C      setup                    0    +1    2678 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock spi_clk)         capture                            50000 R 
-------------------------------------------------------------------
Timing slack :   47322ps 
Start-point  : point_reg[0]/C
End-point    : spi_mosi_out_reg/D

 
 
Global incremental optimization status
======================================
                          Worst 
                 Total  Weighted
Operation         Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_inc      12205        0  N/A

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC11.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'spi_mosi' in file 'fv/spi_mosi/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
Info    : 'Conformal LEC11.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'spi_mosi' in file 'fv/spi_mosi/rtl_to_g1_withoutovf.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt       12205        0         0        0
 hi_fo_buf       12205        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      12205        0         0        0
 init_drc        12205        0         0        0
 init_area       12205        0         0        0
 rem_inv_qb      11932        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      11932        0         0        0
 init_drc        11932        0         0        0
 init_area       11932        0         0        0
 
Incremental optimization status
===============================
                          Worst - - DRC Totals - -
                 Total  Weighted    Max       Max 
Operation         Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      11932        0         0        0
 init_drc        11932        0         0        0

  Done mapping spi_mosi
  Synthesis succeeded.
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'spi_mosi'.
        Initializing DRC engine.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
rc:/> exit
Normal exit.