--Verilog project file split out from test1_gen.prj
verilog work "C:\Users\ERIK\Dropbox\cmpen471\projects\pj6_best/test1.ant"
