# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/shifter.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/addsub32.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/instmem.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/selector.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/regfiles.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/pcreg.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/ext.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/dram.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/control_unit.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/adddd.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/cpu.v"
verilog xil_defaultlib  "../../../cpu_31.srcs/sources_1/new/cpu_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
