Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 22:55:03 2024
| Host         : ozy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.795    -3277.492                    732                 1000        0.117        0.000                      0                 1000        7.000        0.000                       0                   258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 10.000}     20.000          50.000          
  cpuclk                {0.000 10.000}     20.000          50.000          
clock_gen/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_pll_example  {0.000 14.286}     28.571          35.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                      15.517        0.000                      0                  244        0.117        0.000                      0                  244        9.500        0.000                       0                   134  
  cpuclk                     12.360        0.000                      0                  104        0.313        0.000                      0                  104        8.870        0.000                       0                   118  
clock_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_example        7.869        0.000                      0                   55        9.367        0.000                      0                   55       26.979        0.000                       0                     2  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pll_example  cpuclk                     -8.996    -2543.587                    660                  660        3.363        0.000                      0                  660  
cpuclk                clk_out1_pll_example      -12.795     -733.905                     72                   72        5.313        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpuclk             cpuclk                  18.689        0.000                      0                    1        0.433        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       15.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.928ns (23.162%)  route 3.079ns (76.838%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.804     8.861    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.463    24.602    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.162    24.765    
                         clock uncertainty           -0.035    24.729    
    SLICE_X1Y149         FDRE (Setup_fdre_C_R)       -0.352    24.377    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.928ns (23.162%)  route 3.079ns (76.838%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.804     8.861    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.463    24.602    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.162    24.765    
                         clock uncertainty           -0.035    24.729    
    SLICE_X1Y149         FDRE (Setup_fdre_C_R)       -0.352    24.377    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.928ns (23.162%)  route 3.079ns (76.838%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.804     8.861    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.463    24.602    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.162    24.765    
                         clock uncertainty           -0.035    24.729    
    SLICE_X1Y149         FDRE (Setup_fdre_C_R)       -0.352    24.377    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.928ns (23.162%)  route 3.079ns (76.838%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.804     8.861    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.463    24.602    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism              0.162    24.765    
                         clock uncertainty           -0.035    24.729    
    SLICE_X1Y149         FDRE (Setup_fdre_C_R)       -0.352    24.377    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.698ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.928ns (23.878%)  route 2.958ns (76.122%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.684     8.740    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    24.584    vga800x600at75/clk_50M
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.242    24.826    
                         clock uncertainty           -0.035    24.791    
    SLICE_X1Y151         FDRE (Setup_fdre_C_R)       -0.352    24.439    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 15.698    

Slack (MET) :             15.698ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.928ns (23.878%)  route 2.958ns (76.122%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.684     8.740    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    24.584    vga800x600at75/clk_50M
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.242    24.826    
                         clock uncertainty           -0.035    24.791    
    SLICE_X1Y151         FDRE (Setup_fdre_C_R)       -0.352    24.439    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 15.698    

Slack (MET) :             15.698ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.928ns (23.878%)  route 2.958ns (76.122%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.684     8.740    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    24.584    vga800x600at75/clk_50M
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.242    24.826    
                         clock uncertainty           -0.035    24.791    
    SLICE_X1Y151         FDRE (Setup_fdre_C_R)       -0.352    24.439    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 15.698    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.928ns (24.563%)  route 2.850ns (75.437%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.576     8.632    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    24.584    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.242    24.826    
                         clock uncertainty           -0.035    24.791    
    SLICE_X1Y150         FDRE (Setup_fdre_C_R)       -0.352    24.439    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.928ns (24.563%)  route 2.850ns (75.437%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.576     8.632    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    24.584    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.242    24.826    
                         clock uncertainty           -0.035    24.791    
    SLICE_X1Y150         FDRE (Setup_fdre_C_R)       -0.352    24.439    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.928ns (24.563%)  route 2.850ns (75.437%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.552     4.854    vga800x600at75/clk_50M
    SLICE_X2Y152         FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.433     5.287 f  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.896     6.183    vga800x600at75/hdata[4]
    SLICE_X3Y152         LUT4 (Prop_lut4_I3_O)        0.115     6.298 f  vga800x600at75/hdata[11]_i_4/O
                         net (fo=4, routed)           0.552     6.850    vga800x600at75/hdata[11]_i_4_n_0
    SLICE_X3Y154         LUT6 (Prop_lut6_I5_O)        0.275     7.125 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.826     7.951    vga800x600at75/vdata
    SLICE_X0Y150         LUT6 (Prop_lut6_I0_O)        0.105     8.056 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.576     8.632    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    24.584    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.242    24.826    
                         clock uncertainty           -0.035    24.791    
    SLICE_X1Y150         FDRE (Setup_fdre_C_R)       -0.352    24.439    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 15.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.355ns (72.516%)  route 0.135ns (27.484%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.658     1.605    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.134     1.879    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.039 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.040    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.094 r  vga800x600at75/vdata_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.094    vga800x600at75/vdata_reg[8]_i_1_n_7
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.926     2.123    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.366ns (73.120%)  route 0.135ns (26.880%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.658     1.605    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.134     1.879    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.039 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.040    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.105 r  vga800x600at75/vdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.105    vga800x600at75/vdata_reg[8]_i_1_n_5
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.926     2.123    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.391ns (74.399%)  route 0.135ns (25.601%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.658     1.605    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.134     1.879    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.039 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.040    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.130 r  vga800x600at75/vdata_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.130    vga800x600at75/vdata_reg[8]_i_1_n_6
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.926     2.123    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.391ns (74.399%)  route 0.135ns (25.601%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.658     1.605    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.134     1.879    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.039 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.040    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.130 r  vga800x600at75/vdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.130    vga800x600at75/vdata_reg[8]_i_1_n_4
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.926     2.123    vga800x600at75/clk_50M
    SLICE_X1Y150         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.394ns (74.544%)  route 0.135ns (25.456%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.658     1.605    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.134     1.879    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.039 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.040    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.079 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.079    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.133 r  vga800x600at75/vdata_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     2.133    vga800x600at75/vdata_reg[11]_i_3_n_7
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.926     2.123    vga800x600at75/clk_50M
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.650     1.597    clk_50M_IBUF_BUFG
    SLICE_X5Y196         FDRE                                         r  ext_uart_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  ext_uart_buffer_reg[0]/Q
                         net (fo=8, routed)           0.131     1.869    ext_uart_buffer_reg_n_0_[0]
    SLICE_X0Y196         FDRE                                         r  ext_uart_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.925     2.122    clk_50M_IBUF_BUFG
    SLICE_X0Y196         FDRE                                         r  ext_uart_tx_reg[0]/C
                         clock pessimism             -0.484     1.638    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.070     1.708    ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.405ns (75.063%)  route 0.135ns (24.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.658     1.605    vga800x600at75/clk_50M
    SLICE_X1Y149         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  vga800x600at75/vdata_reg[4]/Q
                         net (fo=5, routed)           0.134     1.879    vga800x600at75/vdata_reg_n_0_[4]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.039 r  vga800x600at75/vdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.040    vga800x600at75/vdata_reg[4]_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.079 r  vga800x600at75/vdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.079    vga800x600at75/vdata_reg[8]_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.144 r  vga800x600at75/vdata_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.144    vga800x600at75/vdata_reg[11]_i_3_n_5
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.926     2.123    vga800x600at75/clk_50M
    SLICE_X1Y151         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.580%)  route 0.122ns (46.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.650     1.597    clk_50M_IBUF_BUFG
    SLICE_X5Y196         FDRE                                         r  ext_uart_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  ext_uart_buffer_reg[7]/Q
                         net (fo=8, routed)           0.122     1.860    sel0[3]
    SLICE_X4Y195         FDRE                                         r  ext_uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.924     2.121    clk_50M_IBUF_BUFG
    SLICE_X4Y195         FDRE                                         r  ext_uart_tx_reg[7]/C
                         clock pessimism             -0.508     1.613    
    SLICE_X4Y195         FDRE (Hold_fdre_C_D)         0.070     1.683    ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.073%)  route 0.105ns (38.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.650     1.597    ext_uart_r/clk_50M
    SLICE_X6Y196         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y196         FDRE (Prop_fdre_C_Q)         0.164     1.761 r  ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=2, routed)           0.105     1.865    ext_uart_r/Q[7]
    SLICE_X4Y196         FDRE                                         r  ext_uart_r/RxD_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.924     2.121    ext_uart_r/clk_50M
    SLICE_X4Y196         FDRE                                         r  ext_uart_r/RxD_data_reg[6]/C
                         clock pessimism             -0.508     1.613    
    SLICE_X4Y196         FDRE (Hold_fdre_C_D)         0.075     1.688    ext_uart_r/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.968%)  route 0.125ns (47.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.651     1.598    clk_50M_IBUF_BUFG
    SLICE_X1Y196         FDRE                                         r  ext_uart_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  ext_uart_buffer_reg[5]/Q
                         net (fo=8, routed)           0.125     1.864    sel0[1]
    SLICE_X0Y195         FDRE                                         r  ext_uart_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.925     2.122    clk_50M_IBUF_BUFG
    SLICE_X0Y195         FDRE                                         r  ext_uart_tx_reg[5]/C
                         clock pessimism             -0.508     1.614    
    SLICE_X0Y195         FDRE (Hold_fdre_C_D)         0.070     1.684    ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y196    ext_uart_r/OversamplingCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y196    ext_uart_r/OversamplingCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y196    ext_uart_r/OversamplingCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y196    ext_uart_r/RxD_bit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y197    ext_uart_r/RxD_data_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y196    ext_uart_r/RxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y196    ext_uart_r/RxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y196    ext_uart_r/RxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y196    ext_uart_r/RxD_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y196    ext_uart_r/OversamplingCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y196    ext_uart_r/OversamplingCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y196    ext_uart_r/OversamplingCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y197    ext_uart_r/RxD_data_ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y196    ext_uart_r/RxD_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y196    ext_uart_r/RxD_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y196    ext_uart_r/RxD_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y196    ext_uart_r/RxD_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y196    ext_uart_r/RxD_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y196    ext_uart_r/RxD_data_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y196    ext_uart_r/RxD_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y196    ext_uart_r/RxD_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y193    ext_uart_t/tickgen/Acc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y193    ext_uart_t/tickgen/Acc_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y193    ext_uart_t/tickgen/Acc_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y193    ext_uart_t/tickgen/Acc_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y194    ext_uart_t/tickgen/Acc_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y194    ext_uart_t/tickgen/Acc_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y194    ext_uart_t/tickgen/Acc_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y194    ext_uart_t/tickgen/Acc_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       12.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.360ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 3.546ns (48.488%)  route 3.767ns (51.512%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.917 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.917    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.182 r  cpu/bne_addr_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.182    cpu/pc/D[17]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                 12.360    

Slack (MET) :             12.365ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 3.541ns (48.453%)  route 3.767ns (51.547%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.917 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.917    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.177 r  cpu/bne_addr_carry__3/O[3]
                         net (fo=1, routed)           0.000     9.177    cpu/pc/D[19]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 12.365    

Slack (MET) :             12.425ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 3.481ns (48.026%)  route 3.767ns (51.974%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.917 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.917    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.117 r  cpu/bne_addr_carry__3/O[2]
                         net (fo=1, routed)           0.000     9.117    cpu/pc/D[18]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[20]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                 12.425    

Slack (MET) :             12.444ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 3.462ns (47.890%)  route 3.767ns (52.110%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.917 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.917    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.098 r  cpu/bne_addr_carry__3/O[0]
                         net (fo=1, routed)           0.000     9.098    cpu/pc/D[16]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 12.444    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.448ns (47.788%)  route 3.767ns (52.212%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.084 r  cpu/bne_addr_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.084    cpu/pc/D[13]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.463ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 3.443ns (47.752%)  route 3.767ns (52.248%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.079 r  cpu/bne_addr_carry__2/O[3]
                         net (fo=1, routed)           0.000     9.079    cpu/pc/D[15]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 12.463    

Slack (MET) :             12.523ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 3.383ns (47.314%)  route 3.767ns (52.686%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.019 r  cpu/bne_addr_carry__2/O[2]
                         net (fo=1, routed)           0.000     9.019    cpu/pc/D[14]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[16]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 12.523    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 3.364ns (47.173%)  route 3.767ns (52.827%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646     8.274    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105     8.379 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.379    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.819 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.819    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.000 r  cpu/bne_addr_carry__2/O[0]
                         net (fo=1, routed)           0.000     9.000    cpu/pc/D[12]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
                         clock pessimism              0.013    21.605    
                         clock uncertainty           -0.122    21.483    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    21.542    cpu/pc/temp_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         21.542    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.572ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 3.546ns (49.933%)  route 3.556ns (50.067%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.435     8.063    cpu/alu/base_ram_data[28]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.105     8.168 r  cpu/alu/bne_addr_carry_i_7/O
                         net (fo=1, routed)           0.000     8.168    cpu/alu_n_63
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.608 r  cpu/bne_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     8.608    cpu/bne_addr_carry_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.706 r  cpu/bne_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.706    cpu/bne_addr_carry__0_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.971 r  cpu/bne_addr_carry__1/O[1]
                         net (fo=1, routed)           0.000     8.971    cpu/pc/D[9]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.593    21.593    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/C
                         clock pessimism              0.013    21.606    
                         clock uncertainty           -0.122    21.484    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.059    21.543    cpu/pc/temp_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                 12.572    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 3.541ns (49.897%)  route 3.556ns (50.103%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869     1.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     2.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593     3.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268     3.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233     4.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105     4.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.873 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978     5.851    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250     6.101 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853     6.955    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105     7.060 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464     7.523    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105     7.628 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.435     8.063    cpu/alu/base_ram_data[28]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.105     8.168 r  cpu/alu/bne_addr_carry_i_7/O
                         net (fo=1, routed)           0.000     8.168    cpu/alu_n_63
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.608 r  cpu/bne_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     8.608    cpu/bne_addr_carry_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.706 r  cpu/bne_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.706    cpu/bne_addr_carry__0_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.966 r  cpu/bne_addr_carry__1/O[3]
                         net (fo=1, routed)           0.000     8.966    cpu/pc/D[11]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.593    21.593    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/C
                         clock pessimism              0.013    21.606    
                         clock uncertainty           -0.122    21.484    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.059    21.543    cpu/pc/temp_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 12.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[21]/Q
                         net (fo=2, routed)           0.169     1.028    cpu/pc/Q[19]
    SLICE_X1Y66          LUT3 (Prop_lut3_I2_O)        0.045     1.073 r  cpu/pc/bne_addr_carry__3_i_4/O
                         net (fo=1, routed)           0.000     1.073    cpu/pc_n_37
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.136 r  cpu/bne_addr_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.136    cpu/pc/D[19]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.993     0.993    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/C
                         clock pessimism             -0.274     0.718    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     0.823    cpu/pc/temp_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.959%)  route 0.181ns (42.041%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y63          FDRE                                         r  cpu/pc/temp_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[9]/Q
                         net (fo=4, routed)           0.181     1.041    cpu/pc/Q[7]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.045     1.086 r  cpu/pc/bne_addr_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.086    cpu/pc_n_44
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.149 r  cpu/bne_addr_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.149    cpu/pc/D[7]
    SLICE_X1Y63          FDRE                                         r  cpu/pc/temp_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.995     0.995    cpu/pc/clk_out1
    SLICE_X1Y63          FDRE                                         r  cpu/pc/temp_pc_reg[9]/C
                         clock pessimism             -0.275     0.719    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     0.824    cpu/pc/temp_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.948%)  route 0.181ns (42.052%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[13]/Q
                         net (fo=4, routed)           0.181     1.041    cpu/pc/Q[11]
    SLICE_X1Y64          LUT5 (Prop_lut5_I2_O)        0.045     1.086 r  cpu/pc/bne_addr_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.086    cpu/pc_n_48
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.149 r  cpu/bne_addr_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.149    cpu/pc/D[11]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.995     0.995    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/C
                         clock pessimism             -0.275     0.719    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     0.824    cpu/pc/temp_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.948%)  route 0.181ns (42.052%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[17]/Q
                         net (fo=4, routed)           0.181     1.041    cpu/alu/Q[2]
    SLICE_X1Y65          LUT5 (Prop_lut5_I3_O)        0.045     1.086 r  cpu/alu/bne_addr_carry__2_i_5/O
                         net (fo=1, routed)           0.000     1.086    cpu/alu_n_62
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.149 r  cpu/bne_addr_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.149    cpu/pc/D[15]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.994     0.994    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
                         clock pessimism             -0.274     0.719    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     0.824    cpu/pc/temp_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (58.019%)  route 0.182ns (41.981%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[10]/Q
                         net (fo=4, routed)           0.182     1.042    cpu/pc/Q[8]
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.045     1.087 r  cpu/pc/bne_addr_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.087    cpu/pc_n_50
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.152 r  cpu/bne_addr_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.152    cpu/pc/D[9]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.995     0.995    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/C
                         clock pessimism             -0.275     0.719    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     0.824    cpu/pc/temp_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (58.019%)  route 0.182ns (41.981%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[14]/Q
                         net (fo=4, routed)           0.182     1.042    cpu/pc/Q[12]
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.045     1.087 r  cpu/pc/bne_addr_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.087    cpu/pc_n_53
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.152 r  cpu/bne_addr_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.152    cpu/pc/D[13]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.994     0.994    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/C
                         clock pessimism             -0.274     0.719    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     0.824    cpu/pc/temp_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (58.019%)  route 0.182ns (41.981%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.720     0.720    cpu/pc/clk_out1
    SLICE_X1Y62          FDRE                                         r  cpu/pc/temp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  cpu/pc/temp_pc_reg[2]/Q
                         net (fo=4, routed)           0.182     1.043    cpu/pc/Q[0]
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.045     1.088 r  cpu/pc/bne_addr_carry_i_6/O
                         net (fo=1, routed)           0.000     1.088    cpu/pc_n_43
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.153 r  cpu/bne_addr_carry/O[1]
                         net (fo=1, routed)           0.000     1.153    cpu/pc/D[1]
    SLICE_X1Y62          FDRE                                         r  cpu/pc/temp_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.996     0.996    cpu/pc/clk_out1
    SLICE_X1Y62          FDRE                                         r  cpu/pc/temp_pc_reg[3]/C
                         clock pessimism             -0.275     0.720    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     0.825    cpu/pc/temp_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (58.019%)  route 0.182ns (41.981%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y63          FDRE                                         r  cpu/pc/temp_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[6]/Q
                         net (fo=4, routed)           0.182     1.042    cpu/pc/Q[4]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045     1.087 r  cpu/pc/bne_addr_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.087    cpu/pc_n_46
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.152 r  cpu/bne_addr_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.152    cpu/pc/D[5]
    SLICE_X1Y63          FDRE                                         r  cpu/pc/temp_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.995     0.995    cpu/pc/clk_out1
    SLICE_X1Y63          FDRE                                         r  cpu/pc/temp_pc_reg[7]/C
                         clock pessimism             -0.275     0.719    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     0.824    cpu/pc/temp_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (58.019%)  route 0.182ns (41.981%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[18]/Q
                         net (fo=4, routed)           0.182     1.041    cpu/pc/Q[16]
    SLICE_X1Y66          LUT3 (Prop_lut3_I0_O)        0.045     1.086 r  cpu/pc/bne_addr_carry__3_i_6/O
                         net (fo=1, routed)           0.000     1.086    cpu/pc_n_39
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.151 r  cpu/bne_addr_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.151    cpu/pc/D[17]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.993     0.993    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
                         clock pessimism             -0.274     0.718    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     0.823    cpu/pc/temp_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.767%)  route 0.180ns (41.233%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[18]/Q
                         net (fo=4, routed)           0.180     1.039    cpu/pc/Q[16]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.045     1.084 r  cpu/pc/bne_addr_carry__3_i_7/O
                         net (fo=1, routed)           0.000     1.084    cpu/pc_n_40
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.154 r  cpu/bne_addr_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.154    cpu/pc/D[16]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.993     0.993    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
                         clock pessimism             -0.274     0.718    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     0.823    cpu/pc/temp_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/clk_out1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y64  cpu/pc/temp_pc_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y64  cpu/pc/temp_pc_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y64  cpu/pc/temp_pc_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y64  cpu/pc/temp_pc_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y65  cpu/pc/temp_pc_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y65  cpu/pc/temp_pc_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y65  cpu/pc/temp_pc_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y65  cpu/pc/temp_pc_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y66  cpu/pc/temp_pc_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y66  cpu/pc/temp_pc_reg[19]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y52  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y52  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y52  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y54  cpu/regfile/regfile_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y56  cpu/regfile/regfile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y52  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y52  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        7.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.367ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[15]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        13.570ns  (logic 4.837ns (35.647%)  route 8.733ns (64.353%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.882    12.881    ext_ram_data_IOBUF[15]_inst/T
    U24                  OBUFT (TriStatE_obuft_T_O)
                                                      3.320    16.202 r  ext_ram_data_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.202    ext_ram_data[15]
    U24                                                               r  ext_ram_data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -16.202    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[13]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        13.480ns  (logic 4.858ns (36.036%)  route 8.623ns (63.964%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.772    12.772    ext_ram_data_IOBUF[13]_inst/T
    U25                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341    16.113 r  ext_ram_data_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.113    ext_ram_data[13]
    U25                                                               r  ext_ram_data[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -16.113    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[14]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        13.362ns  (logic 4.858ns (36.359%)  route 8.504ns (63.641%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.653    12.653    ext_ram_data_IOBUF[14]_inst/T
    U26                  OBUFT (TriStatE_obuft_T_O)
                                                      3.342    15.994 r  ext_ram_data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.994    ext_ram_data[14]
    U26                                                               r  ext_ram_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[12]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        13.240ns  (logic 4.855ns (36.671%)  route 8.385ns (63.329%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.535    12.534    ext_ram_data_IOBUF[12]_inst/T
    V26                  OBUFT (TriStatE_obuft_T_O)
                                                      3.339    15.872 r  ext_ram_data_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.872    ext_ram_data[12]
    V26                                                               r  ext_ram_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[10]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 4.861ns (37.032%)  route 8.266ns (62.968%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.416    12.415    ext_ram_data_IOBUF[10]_inst/T
    W26                  OBUFT (TriStatE_obuft_T_O)
                                                      3.345    15.760 r  ext_ram_data_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.760    ext_ram_data[10]
    W26                                                               r  ext_ram_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.760    
  -------------------------------------------------------------------
                         slack                                  8.311    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[9]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.897ns  (logic 4.871ns (37.766%)  route 8.026ns (62.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.176    12.175    ext_ram_data_IOBUF[9]_inst/T
    W25                  OBUFT (TriStatE_obuft_T_O)
                                                      3.354    15.529 r  ext_ram_data_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.529    ext_ram_data[9]
    W25                                                               r  ext_ram_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.618ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[11]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.821ns  (logic 6.178ns (48.186%)  route 6.643ns (51.814%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    M20                                               0.000     2.632 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405     4.037 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249     7.286    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     7.405 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684     8.089    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268     8.357 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.357    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.797 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.895 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.895    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.160 r  cpu/alu/_inferred__1/i__carry__2/O[1]
                         net (fo=3, routed)           0.892    10.052    cpu/alu/i__carry__6_i_4[11]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.250    10.302 r  cpu/alu/ext_ram_addr_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.818    12.120    ext_ram_addr_OBUF[11]
    AB26                 OBUF (Prop_obuf_I_O)         3.333    15.453 r  ext_ram_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.453    ext_ram_addr[11]
    AB26                                                              r  ext_ram_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                  8.618    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[13]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.807ns  (logic 6.183ns (48.281%)  route 6.624ns (51.719%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    M20                                               0.000     2.632 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405     4.037 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249     7.286    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     7.405 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684     8.089    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268     8.357 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.357    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.797 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.895 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.895    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.155 r  cpu/alu/_inferred__1/i__carry__2/O[3]
                         net (fo=3, routed)           0.872    10.027    cpu/alu/i__carry__6_i_4[13]
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.257    10.284 r  cpu/alu/ext_ram_addr_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.818    12.102    ext_ram_addr_OBUF[13]
    AC26                 OBUF (Prop_obuf_I_O)         3.337    15.439 r  ext_ram_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.439    ext_ram_addr[13]
    AC26                                                              r  ext_ram_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[9]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.787ns  (logic 6.062ns (47.405%)  route 6.725ns (52.595%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    M20                                               0.000     2.632 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405     4.037 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249     7.286    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     7.405 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684     8.089    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268     8.357 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.357    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.797 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.057 r  cpu/alu/_inferred__1/i__carry__1/O[3]
                         net (fo=3, routed)           0.866     9.923    cpu/alu/i__carry__6_i_4[9]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.257    10.180 r  cpu/alu/ext_ram_addr_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.926    12.106    ext_ram_addr_OBUF[9]
    Y25                  OBUF (Prop_obuf_I_O)         3.313    15.420 r  ext_ram_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.420    ext_ram_addr[9]
    Y25                                                               r  ext_ram_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 base_ram_data[29]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[8]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            28.571ns  (clk_out1_pll_example rise@28.571ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.775ns  (logic 4.868ns (38.104%)  route 7.907ns (61.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 26.317 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807     1.807    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.632    
    N23                                               0.000     2.632 r  base_ram_data[29] (INOUT)
                         net (fo=0)                   0.000     2.632    base_ram_data[29]
    N23                  IBUF (Prop_ibuf_I_O)         1.412     4.044 r  base_ram_data_IBUF[29]_inst/O
                         net (fo=79, routed)          3.850     7.894    base_ram_data_IBUF[29]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.105     7.999 f  ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          4.057    12.056    ext_ram_data_IOBUF[8]_inst/T
    Y26                  OBUFT (TriStatE_obuft_T_O)
                                                      3.351    15.407 r  ext_ram_data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.407    ext_ram_data[8]
    Y26                                                               r  ext_ram_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     28.571    28.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    28.571 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689    30.261    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    26.317 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism             -0.113    26.204    
                         clock uncertainty           -0.133    26.071    
                         output delay                -2.000    24.071    
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                  8.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.367ns  (arrival time - required time)
  Source:                 base_ram_data[15]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[14]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.558ns (62.322%)  route 0.942ns (37.678%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    U21                                               0.000     4.064 r  base_ram_data[15] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[15]
    U21                  IBUF (Prop_ibuf_I_O)         0.232     4.297 r  base_ram_data_IBUF[15]_inst/O
                         net (fo=30, routed)          0.482     4.778    cpu/alu/base_ram_data_IBUF[15]
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.045     4.823 r  cpu/alu/ext_ram_addr_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.460     5.283    ext_ram_addr_OBUF[14]
    AC24                 OBUF (Prop_obuf_I_O)         1.280     6.564 r  ext_ram_addr_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.564    ext_ram_addr[14]
    AC24                                                              r  ext_ram_addr[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           6.564    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.520ns  (arrival time - required time)
  Source:                 base_ram_data[15]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[13]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.569ns (59.140%)  route 1.084ns (40.860%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    U21                                               0.000     4.064 r  base_ram_data[15] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[15]
    U21                  IBUF (Prop_ibuf_I_O)         0.232     4.297 r  base_ram_data_IBUF[15]_inst/O
                         net (fo=30, routed)          0.564     4.860    cpu/alu/base_ram_data_IBUF[15]
    SLICE_X1Y70          LUT6 (Prop_lut6_I4_O)        0.045     4.905 r  cpu/alu/ext_ram_addr_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.520     5.425    ext_ram_addr_OBUF[13]
    AC26                 OBUF (Prop_obuf_I_O)         1.291     6.717 r  ext_ram_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.717    ext_ram_addr[13]
    AC26                                                              r  ext_ram_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           6.717    
  -------------------------------------------------------------------
                         slack                                  9.520    

Slack (MET) :             9.563ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[11]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.601ns (59.386%)  route 1.095ns (40.614%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    V22                                               0.000     4.064 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         0.268     4.332 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           0.575     4.907    cpu/alu/base_ram_data_IBUF[13]
    SLICE_X1Y71          LUT6 (Prop_lut6_I4_O)        0.045     4.952 r  cpu/alu/ext_ram_addr_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.520     5.472    ext_ram_addr_OBUF[11]
    AB26                 OBUF (Prop_obuf_I_O)         1.288     6.760 r  ext_ram_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.760    ext_ram_addr[11]
    AB26                                                              r  ext_ram_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           6.760    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.601ns  (arrival time - required time)
  Source:                 base_ram_data[14]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[12]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.597ns (58.419%)  route 1.137ns (41.581%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    V23                                               0.000     4.064 r  base_ram_data[14] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[14]
    V23                  IBUF (Prop_ibuf_I_O)         0.267     4.331 r  base_ram_data_IBUF[14]_inst/O
                         net (fo=9, routed)           0.616     4.948    cpu/alu/base_ram_data_IBUF[14]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.045     4.993 r  cpu/alu/ext_ram_addr_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.521     5.513    ext_ram_addr_OBUF[12]
    AB25                 OBUF (Prop_obuf_I_O)         1.285     6.798 r  ext_ram_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.798    ext_ram_addr[12]
    AB25                                                              r  ext_ram_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           6.798    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.739ns  (arrival time - required time)
  Source:                 base_ram_data[11]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[9]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.598ns (55.648%)  route 1.273ns (44.352%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    W24                                               0.000     4.064 r  base_ram_data[11] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[11]
    W24                  IBUF (Prop_ibuf_I_O)         0.285     4.349 r  base_ram_data_IBUF[11]_inst/O
                         net (fo=9, routed)           0.710     5.059    cpu/alu/base_ram_data_IBUF[11]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.045     5.104 r  cpu/alu/ext_ram_addr_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.563     5.667    ext_ram_addr_OBUF[9]
    Y25                  OBUF (Prop_obuf_I_O)         1.268     6.936 r  ext_ram_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.936    ext_ram_addr[9]
    Y25                                                               r  ext_ram_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           6.936    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.767ns  (arrival time - required time)
  Source:                 base_ram_data[12]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[10]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 1.594ns (54.965%)  route 1.306ns (45.035%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    W23                                               0.000     4.064 r  base_ram_data[12] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[12]
    W23                  IBUF (Prop_ibuf_I_O)         0.269     4.333 r  base_ram_data_IBUF[12]_inst/O
                         net (fo=9, routed)           0.713     5.046    cpu/alu/base_ram_data_IBUF[12]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.045     5.091 r  cpu/alu/ext_ram_addr_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.593     5.684    ext_ram_addr_OBUF[10]
    AA25                 OBUF (Prop_obuf_I_O)         1.280     6.964 r  ext_ram_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.964    ext_ram_addr[10]
    AA25                                                              r  ext_ram_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           6.964    
  -------------------------------------------------------------------
                         slack                                  9.767    

Slack (MET) :             10.092ns  (arrival time - required time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[31]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.574ns (48.820%)  route 1.650ns (51.180%))
  Logic Levels:           3  (IBUF=1 OBUFT=1 RAMD32=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    M21                                               0.000     4.064 r  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         0.244     4.308 r  base_ram_data_IBUF[17]_inst/O
                         net (fo=37, routed)          1.242     5.550    cpu/regfile/regfile_reg_r2_0_31_30_31/ADDRA1
    SLICE_X2Y51          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.045     5.595 r  cpu/regfile/regfile_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=4, routed)           0.408     6.003    ext_ram_data_IOBUF[31]_inst/I
    AC23                 OBUFT (Prop_obuft_I_O)       1.286     7.289 r  ext_ram_data_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.289    ext_ram_data[31]
    AC23                                                              r  ext_ram_data[31] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           7.289    
  -------------------------------------------------------------------
                         slack                                 10.092    

Slack (MET) :             10.133ns  (arrival time - required time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.557ns (47.695%)  route 1.708ns (52.305%))
  Logic Levels:           3  (IBUF=1 OBUFT=1 RAMD32=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    M21                                               0.000     4.064 r  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         0.244     4.308 r  base_ram_data_IBUF[17]_inst/O
                         net (fo=37, routed)          1.303     5.611    cpu/regfile/regfile_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y46          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.045     5.656 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.405     6.061    ext_ram_data_IOBUF[1]_inst/I
    AE23                 OBUFT (Prop_obuft_I_O)       1.269     7.329 r  ext_ram_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.329    ext_ram_data[1]
    AE23                                                              r  ext_ram_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           7.329    
  -------------------------------------------------------------------
                         slack                                 10.133    

Slack (MET) :             10.148ns  (arrival time - required time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_data[5]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.554ns (47.360%)  route 1.727ns (52.640%))
  Logic Levels:           3  (IBUF=1 OBUFT=1 RAMD32=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    M21                                               0.000     4.064 r  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         0.244     4.308 r  base_ram_data_IBUF[17]_inst/O
                         net (fo=37, routed)          1.237     5.545    cpu/regfile/regfile_reg_r2_0_31_0_5/ADDRC1
    SLICE_X2Y46          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.045     5.590 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.490     6.080    ext_ram_data_IOBUF[5]_inst/I
    AE21                 OBUFT (Prop_obuft_I_O)       1.265     7.345 r  ext_ram_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.345    ext_ram_data[5]
    AE21                                                              r  ext_ram_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.160ns  (arrival time - required time)
  Source:                 base_ram_data[6]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            ext_ram_addr[4]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.603ns (48.683%)  route 1.690ns (51.317%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           2.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.747     0.747    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     4.064    
    P26                                               0.000     4.064 r  base_ram_data[6] (INOUT)
                         net (fo=0)                   0.000     4.064    base_ram_data[6]
    P26                  IBUF (Prop_ibuf_I_O)         0.265     4.329 r  base_ram_data_IBUF[6]_inst/O
                         net (fo=8, routed)           1.415     5.744    cpu/alu/base_ram_data_IBUF[6]
    SLICE_X1Y41          LUT6 (Prop_lut6_I4_O)        0.045     5.789 r  cpu/alu/ext_ram_addr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.274     6.064    ext_ram_addr_OBUF[4]
    AD26                 OBUF (Prop_obuf_I_O)         1.293     7.357 r  ext_ram_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.357    ext_ram_addr[4]
    AD26                                                              r  ext_ram_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.080    -0.936    
                         clock uncertainty            0.133    -0.803    
                         output delay                -2.000    -2.803    
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           7.357    
  -------------------------------------------------------------------
                         slack                                 10.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         28.571      26.979     BUFGCTRL_X0Y0    clock_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         28.571      27.322     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       28.571      184.789    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  cpuclk

Setup :          660  Failing Endpoints,  Worst Slack       -8.996ns,  Total Violation    -2543.587ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.996ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.739ns  (logic 3.865ns (35.987%)  route 6.874ns (64.013%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.249 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000    70.249    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    70.514 r  cpu/bne_addr_carry__3/O[1]
                         net (fo=1, routed)           0.000    70.514    cpu/pc/D[17]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.514    
  -------------------------------------------------------------------
                         slack                                 -8.996    

Slack (VIOLATED) :        -8.991ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.734ns  (logic 3.860ns (35.957%)  route 6.874ns (64.043%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.249 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000    70.249    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    70.509 r  cpu/bne_addr_carry__3/O[3]
                         net (fo=1, routed)           0.000    70.509    cpu/pc/D[19]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.509    
  -------------------------------------------------------------------
                         slack                                 -8.991    

Slack (VIOLATED) :        -8.931ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.674ns  (logic 3.800ns (35.597%)  route 6.874ns (64.403%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.249 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000    70.249    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    70.449 r  cpu/bne_addr_carry__3/O[2]
                         net (fo=1, routed)           0.000    70.449    cpu/pc/D[18]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[20]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.449    
  -------------------------------------------------------------------
                         slack                                 -8.931    

Slack (VIOLATED) :        -8.912ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.655ns  (logic 3.781ns (35.482%)  route 6.874ns (64.518%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.249 r  cpu/bne_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000    70.249    cpu/bne_addr_carry__2_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    70.430 r  cpu/bne_addr_carry__3/O[0]
                         net (fo=1, routed)           0.000    70.430    cpu/pc/D[16]
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.430    
  -------------------------------------------------------------------
                         slack                                 -8.912    

Slack (VIOLATED) :        -8.898ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.641ns  (logic 3.767ns (35.397%)  route 6.874ns (64.603%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    70.416 r  cpu/bne_addr_carry__2/O[1]
                         net (fo=1, routed)           0.000    70.416    cpu/pc/D[13]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.416    
  -------------------------------------------------------------------
                         slack                                 -8.898    

Slack (VIOLATED) :        -8.893ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.636ns  (logic 3.762ns (35.367%)  route 6.874ns (64.633%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    70.411 r  cpu/bne_addr_carry__2/O[3]
                         net (fo=1, routed)           0.000    70.411    cpu/pc/D[15]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.411    
  -------------------------------------------------------------------
                         slack                                 -8.893    

Slack (VIOLATED) :        -8.833ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.576ns  (logic 3.702ns (35.000%)  route 6.874ns (65.000%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    70.351 r  cpu/bne_addr_carry__2/O[2]
                         net (fo=1, routed)           0.000    70.351    cpu/pc/D[14]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[16]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.351    
  -------------------------------------------------------------------
                         slack                                 -8.833    

Slack (VIOLATED) :        -8.814ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.557ns  (logic 3.683ns (34.883%)  route 6.874ns (65.117%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 61.592 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.646    69.606    cpu/pc/temp_pc_reg[5]_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I3_O)        0.105    69.711 r  cpu/pc/bne_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000    69.711    cpu/pc_n_51
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.151 r  cpu/bne_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.151    cpu/bne_addr_carry__1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    70.332 r  cpu/bne_addr_carry__2/O[0]
                         net (fo=1, routed)           0.000    70.332    cpu/pc/D[12]
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    61.592    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
                         clock pessimism              0.000    61.592    
                         clock uncertainty           -0.133    61.459    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.059    61.518    cpu/pc/temp_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         61.518    
                         arrival time                         -70.332    
  -------------------------------------------------------------------
                         slack                                 -8.814    

Slack (VIOLATED) :        -8.783ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.527ns  (logic 3.865ns (36.710%)  route 6.663ns (63.290%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 61.593 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.435    69.394    cpu/alu/base_ram_data[28]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.105    69.499 r  cpu/alu/bne_addr_carry_i_7/O
                         net (fo=1, routed)           0.000    69.499    cpu/alu_n_63
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    69.939 r  cpu/bne_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    69.939    cpu/bne_addr_carry_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.037 r  cpu/bne_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    70.037    cpu/bne_addr_carry__0_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    70.302 r  cpu/bne_addr_carry__1/O[1]
                         net (fo=1, routed)           0.000    70.302    cpu/pc/D[9]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.593    61.593    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/C
                         clock pessimism              0.000    61.593    
                         clock uncertainty           -0.133    61.460    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.059    61.519    cpu/pc/temp_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         61.519    
                         arrival time                         -70.302    
  -------------------------------------------------------------------
                         slack                                 -8.783    

Slack (VIOLATED) :        -8.778ns  (required time - arrival time)
  Source:                 base_ram_data[21]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (cpuclk rise@60.000ns - clk_out1_pll_example rise@57.143ns)
  Data Path Delay:        10.522ns  (logic 3.860ns (36.680%)  route 6.663ns (63.320%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 61.593 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.368ns = ( 54.775 - 57.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     57.143    57.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    57.143 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.807    58.950    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    54.775 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000    59.775    
    M20                                               0.000    59.775 r  base_ram_data[21] (INOUT)
                         net (fo=0)                   0.000    59.775    base_ram_data[21]
    M20                  IBUF (Prop_ibuf_I_O)         1.405    61.180 r  base_ram_data_IBUF[21]_inst/O
                         net (fo=36, routed)          3.249    64.429    cpu/regfile/regfile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X2Y47          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    64.548 r  cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.684    65.232    cpu/regfile/read_data1[4]
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.268    65.500 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    65.500    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    65.940 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.940    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    66.205 f  cpu/alu/_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.978    67.183    cpu/alu/i__carry__6_i_4[7]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.250    67.433 f  cpu/alu/bne_addr_carry_i_15/O
                         net (fo=1, routed)           0.853    68.286    cpu/alu/bne_addr_carry_i_15_n_0
    SLICE_X1Y59          LUT6 (Prop_lut6_I5_O)        0.105    68.391 f  cpu/alu/bne_addr_carry_i_10/O
                         net (fo=2, routed)           0.464    68.855    cpu/alu/bne_addr_carry_i_10_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.105    68.960 r  cpu/alu/bne_addr_carry_i_8/O
                         net (fo=31, routed)          0.435    69.394    cpu/alu/base_ram_data[28]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.105    69.499 r  cpu/alu/bne_addr_carry_i_7/O
                         net (fo=1, routed)           0.000    69.499    cpu/alu_n_63
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    69.939 r  cpu/bne_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    69.939    cpu/bne_addr_carry_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.037 r  cpu/bne_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    70.037    cpu/bne_addr_carry__0_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    70.297 r  cpu/bne_addr_carry__1/O[3]
                         net (fo=1, routed)           0.000    70.297    cpu/pc/D[11]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.593    61.593    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/C
                         clock pessimism              0.000    61.593    
                         clock uncertainty           -0.133    61.460    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.059    61.519    cpu/pc/temp_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         61.519    
                         arrival time                         -70.297    
  -------------------------------------------------------------------
                         slack                                 -8.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.363ns  (arrival time - required time)
  Source:                 ext_ram_data[28]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 1.447ns (52.427%)  route 1.313ns (47.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    AD21                                              0.000     2.745 r  ext_ram_data[28] (INOUT)
                         net (fo=1, unset)            0.000     2.745    ext_ram_data_IOBUF[28]_inst/IO
    AD21                 IBUF (Prop_ibuf_I_O)         1.363     4.108 r  ext_ram_data_IOBUF[28]_inst/IBUF/O
                         net (fo=1, routed)           1.081     5.189    cpu/regfile/ext_ram_data_IBUF[28]
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.084     5.273 r  cpu/regfile/regfile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.232     5.504    cpu/regfile/regfile_reg_r2_0_31_24_29/DIC0
    SLICE_X2Y52          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y52          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.296     2.142    cpu/regfile/regfile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           5.504    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.371ns  (arrival time - required time)
  Source:                 base_ram_data[10]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.573ns (58.110%)  route 1.134ns (41.890%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V21                                               0.000     2.745 r  base_ram_data[10] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[10]
    V21                  IBUF (Prop_ibuf_I_O)         1.332     4.077 r  base_ram_data_IBUF[10]_inst/O
                         net (fo=8, routed)           1.134     5.212    cpu/pc/base_ram_data_IBUF[10]
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.084     5.296 r  cpu/pc/bne_addr_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.296    cpu/pc_n_49
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.157     5.453 r  cpu/bne_addr_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.453    cpu/pc/D[10]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.706     1.706    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[12]/C
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.243     2.082    cpu/pc/temp_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           5.453    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.373ns  (arrival time - required time)
  Source:                 base_ram_data[10]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.572ns (58.031%)  route 1.137ns (41.969%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V21                                               0.000     2.745 r  base_ram_data[10] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[10]
    V21                  IBUF (Prop_ibuf_I_O)         1.332     4.077 r  base_ram_data_IBUF[10]_inst/O
                         net (fo=8, routed)           1.137     5.215    cpu/pc/base_ram_data_IBUF[10]
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.084     5.299 r  cpu/pc/bne_addr_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.299    cpu/pc_n_48
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.156     5.455 r  cpu/bne_addr_carry__1/O[3]
                         net (fo=1, routed)           0.000     5.455    cpu/pc/D[11]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.706     1.706    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[13]/C
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.243     2.082    cpu/pc/temp_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           5.455    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.377ns  (arrival time - required time)
  Source:                 base_ram_data[9]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/pc/temp_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 1.591ns (58.633%)  route 1.122ns (41.367%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    Y23                                               0.000     2.745 r  base_ram_data[9] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[9]
    Y23                  IBUF (Prop_ibuf_I_O)         1.364     4.109 r  base_ram_data_IBUF[9]_inst/O
                         net (fo=8, routed)           1.122     5.231    cpu/pc/base_ram_data_IBUF[9]
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.084     5.315 r  cpu/pc/bne_addr_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.315    cpu/pc_n_50
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.143     5.458 r  cpu/bne_addr_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.458    cpu/pc/D[9]
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.706     1.706    cpu/pc/clk_out1
    SLICE_X1Y64          FDRE                                         r  cpu/pc/temp_pc_reg[11]/C
                         clock pessimism              0.000     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.243     2.082    cpu/pc/temp_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           5.458    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.449ns (48.038%)  route 1.567ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V22                                               0.000     2.745 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     4.110 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           1.173     5.283    cpu/regfile/base_ram_data_IBUF[13]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.084     5.367 r  cpu/regfile/regfile_reg_r1_0_31_0_5_i_10/O
                         net (fo=96, routed)          0.394     5.761    cpu/regfile/regfile_reg_r1_0_31_12_17/ADDRD2
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.501     2.347    cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.449ns (48.038%)  route 1.567ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V22                                               0.000     2.745 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     4.110 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           1.173     5.283    cpu/regfile/base_ram_data_IBUF[13]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.084     5.367 r  cpu/regfile/regfile_reg_r1_0_31_0_5_i_10/O
                         net (fo=96, routed)          0.394     5.761    cpu/regfile/regfile_reg_r1_0_31_12_17/ADDRD2
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.501     2.347    cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.449ns (48.038%)  route 1.567ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V22                                               0.000     2.745 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     4.110 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           1.173     5.283    cpu/regfile/base_ram_data_IBUF[13]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.084     5.367 r  cpu/regfile/regfile_reg_r1_0_31_0_5_i_10/O
                         net (fo=96, routed)          0.394     5.761    cpu/regfile/regfile_reg_r1_0_31_12_17/ADDRD2
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.501     2.347    cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.449ns (48.038%)  route 1.567ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V22                                               0.000     2.745 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     4.110 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           1.173     5.283    cpu/regfile/base_ram_data_IBUF[13]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.084     5.367 r  cpu/regfile/regfile_reg_r1_0_31_0_5_i_10/O
                         net (fo=96, routed)          0.394     5.761    cpu/regfile/regfile_reg_r1_0_31_12_17/ADDRD2
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.501     2.347    cpu/regfile/regfile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.449ns (48.038%)  route 1.567ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V22                                               0.000     2.745 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     4.110 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           1.173     5.283    cpu/regfile/base_ram_data_IBUF[13]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.084     5.367 r  cpu/regfile/regfile_reg_r1_0_31_0_5_i_10/O
                         net (fo=96, routed)          0.394     5.761    cpu/regfile/regfile_reg_r1_0_31_12_17/ADDRD2
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.501     2.347    cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.449ns (48.038%)  route 1.567ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689     1.689    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     2.745    
    V22                                               0.000     2.745 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     2.745    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     4.110 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=9, routed)           1.173     5.283    cpu/regfile/base_ram_data_IBUF[13]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.084     5.367 r  cpu/regfile/regfile_reg_r1_0_31_0_5_i_10/O
                         net (fo=96, routed)          0.394     5.761    cpu/regfile/regfile_reg_r1_0_31_12_17/ADDRD2
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.713     1.713    cpu/regfile/regfile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y55          RAMD32                                       r  cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.133     1.846    
    SLICE_X2Y55          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.501     2.347    cpu/regfile/regfile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           5.761    
  -------------------------------------------------------------------
                         slack                                  3.415    





---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  clk_out1_pll_example

Setup :           72  Failing Endpoints,  Worst Slack      -12.795ns,  Total Violation     -733.905ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.795ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[11]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.395ns  (logic 5.859ns (62.364%)  route 3.536ns (37.636%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   144.971 r  cpu/alu/_inferred__1/i__carry__2/O[1]
                         net (fo=3, routed)           0.892   145.863    cpu/alu/i__carry__6_i_4[11]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.250   146.113 r  cpu/alu/ext_ram_addr_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.818   147.931    ext_ram_addr_OBUF[11]
    AB26                 OBUF (Prop_obuf_I_O)         3.333   151.264 r  ext_ram_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000   151.264    ext_ram_addr[11]
    AB26                                                              r  ext_ram_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.264    
  -------------------------------------------------------------------
                         slack                                -12.795    

Slack (VIOLATED) :        -12.781ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[13]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.381ns  (logic 5.865ns (62.516%)  route 3.516ns (37.484%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260   144.966 r  cpu/alu/_inferred__1/i__carry__2/O[3]
                         net (fo=3, routed)           0.872   145.839    cpu/alu/i__carry__6_i_4[13]
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.257   146.096 r  cpu/alu/ext_ram_addr_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.818   147.914    ext_ram_addr_OBUF[13]
    AC26                 OBUF (Prop_obuf_I_O)         3.337   151.250 r  ext_ram_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000   151.250    ext_ram_addr[13]
    AC26                                                              r  ext_ram_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.250    
  -------------------------------------------------------------------
                         slack                                -12.781    

Slack (VIOLATED) :        -12.761ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[9]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.362ns  (logic 5.743ns (61.350%)  route 3.618ns (38.650%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260   144.868 r  cpu/alu/_inferred__1/i__carry__1/O[3]
                         net (fo=3, routed)           0.866   145.734    cpu/alu/i__carry__6_i_4[9]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.257   145.991 r  cpu/alu/ext_ram_addr_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.926   147.917    ext_ram_addr_OBUF[9]
    Y25                  OBUF (Prop_obuf_I_O)         3.313   151.231 r  ext_ram_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000   151.231    ext_ram_addr[9]
    Y25                                                               r  ext_ram_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.231    
  -------------------------------------------------------------------
                         slack                                -12.761    

Slack (VIOLATED) :        -12.737ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[15]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.338ns  (logic 5.933ns (63.539%)  route 3.405ns (36.461%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.804 r  cpu/alu/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001   144.805    cpu/alu/_inferred__1/i__carry__2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   145.070 r  cpu/alu/_inferred__1/i__carry__3/O[1]
                         net (fo=3, routed)           0.768   145.838    cpu/alu/p_1_in[17]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.250   146.088 r  cpu/alu/ext_ram_addr_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.810   147.898    ext_ram_addr_OBUF[15]
    AF17                 OBUF (Prop_obuf_I_O)         3.309   151.207 r  ext_ram_addr_OBUF[15]_inst/O
                         net (fo=0)                   0.000   151.207    ext_ram_addr[15]
    AF17                                                              r  ext_ram_addr[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.207    
  -------------------------------------------------------------------
                         slack                                -12.737    

Slack (VIOLATED) :        -12.718ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.318ns  (logic 5.867ns (62.964%)  route 3.451ns (37.036%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.804 r  cpu/alu/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001   144.805    cpu/alu/_inferred__1/i__carry__2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200   145.005 r  cpu/alu/_inferred__1/i__carry__3/O[2]
                         net (fo=3, routed)           1.259   146.264    cpu/alu/p_1_in[18]
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.253   146.517 r  cpu/alu/ext_ram_addr_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.365   147.882    ext_ram_addr_OBUF[16]
    AE17                 OBUF (Prop_obuf_I_O)         3.305   151.188 r  ext_ram_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000   151.188    ext_ram_addr[16]
    AE17                                                              r  ext_ram_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.188    
  -------------------------------------------------------------------
                         slack                                -12.718    

Slack (VIOLATED) :        -12.674ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[17]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.274ns  (logic 5.932ns (63.961%)  route 3.342ns (36.039%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.804 r  cpu/alu/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001   144.805    cpu/alu/_inferred__1/i__carry__2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260   145.065 r  cpu/alu/_inferred__1/i__carry__3/O[3]
                         net (fo=3, routed)           0.737   145.802    cpu/alu/p_1_in[19]
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.257   146.059 r  cpu/alu/ext_ram_addr_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.778   147.838    ext_ram_addr_OBUF[17]
    AF18                 OBUF (Prop_obuf_I_O)         3.306   151.144 r  ext_ram_addr_OBUF[17]_inst/O
                         net (fo=0)                   0.000   151.144    ext_ram_addr[17]
    AF18                                                              r  ext_ram_addr[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.143    
  -------------------------------------------------------------------
                         slack                                -12.674    

Slack (VIOLATED) :        -12.650ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[10]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.250ns  (logic 5.766ns (62.329%)  route 3.485ns (37.671%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180   144.886 r  cpu/alu/_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           0.732   145.619    cpu/alu/i__carry__6_i_4[10]
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.249   145.868 r  cpu/alu/ext_ram_addr_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.926   147.794    ext_ram_addr_OBUF[10]
    AA25                 OBUF (Prop_obuf_I_O)         3.326   151.119 r  ext_ram_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000   151.119    ext_ram_addr[10]
    AA25                                                              r  ext_ram_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.119    
  -------------------------------------------------------------------
                         slack                                -12.650    

Slack (VIOLATED) :        -12.605ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[12]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.205ns  (logic 5.794ns (62.944%)  route 3.411ns (37.056%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200   144.906 r  cpu/alu/_inferred__1/i__carry__2/O[2]
                         net (fo=3, routed)           0.860   145.767    cpu/alu/i__carry__6_i_4[12]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.253   146.020 r  cpu/alu/ext_ram_addr_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.725   147.744    ext_ram_addr_OBUF[12]
    AB25                 OBUF (Prop_obuf_I_O)         3.330   151.074 r  ext_ram_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000   151.074    ext_ram_addr[12]
    AB25                                                              r  ext_ram_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.074    
  -------------------------------------------------------------------
                         slack                                -12.605    

Slack (VIOLATED) :        -12.590ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[18]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.191ns  (logic 5.938ns (64.607%)  route 3.253ns (35.393%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.706 r  cpu/alu/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   144.706    cpu/alu/_inferred__1/i__carry__1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.804 r  cpu/alu/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001   144.805    cpu/alu/_inferred__1/i__carry__2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   144.903 r  cpu/alu/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000   144.903    cpu/alu/_inferred__1/i__carry__3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180   145.083 r  cpu/alu/_inferred__1/i__carry__4/O[0]
                         net (fo=3, routed)           0.440   145.523    cpu/alu/p_1_in[20]
    SLICE_X1Y43          LUT6 (Prop_lut6_I1_O)        0.249   145.772 r  cpu/alu/ext_ram_addr_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           1.986   147.758    ext_ram_addr_OBUF[18]
    AE18                 OBUF (Prop_obuf_I_O)         3.302   151.060 r  ext_ram_addr_OBUF[18]_inst/O
                         net (fo=0)                   0.000   151.060    ext_ram_addr[18]
    AE18                                                              r  ext_ram_addr[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.060    
  -------------------------------------------------------------------
                         slack                                -12.590    

Slack (VIOLATED) :        -12.577ns  (required time - arrival time)
  Source:                 cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[6]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            2.857ns  (clk_out1_pll_example rise@142.857ns - cpuclk rise@140.000ns)
  Data Path Delay:        9.178ns  (logic 5.610ns (61.123%)  route 3.568ns (38.877%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 140.602 - 142.857 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 141.869 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   140.000   140.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   140.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.869   141.869    cpu/regfile/regfile_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y46          RAMD32                                       r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100   142.969 r  cpu/regfile/regfile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.593   143.563    cpu/regfile/read_data2[4]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.268   143.831 r  cpu/regfile/i__carry__0_i_8/O
                         net (fo=1, routed)           0.233   144.063    cpu/regfile/i__carry__0_i_8_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I3_O)        0.105   144.168 r  cpu/regfile/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   144.168    cpu/alu/regfile_reg_r1_0_31_0_5_i_7[0]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   144.608 r  cpu/alu/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   144.608    cpu/alu/_inferred__1/i__carry__0_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180   144.788 r  cpu/alu/_inferred__1/i__carry__1/O[0]
                         net (fo=3, routed)           0.480   145.268    cpu/alu/i__carry__6_i_4[6]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.249   145.517 r  cpu/alu/ext_ram_addr_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.262   147.779    ext_ram_addr_OBUF[6]
    Y17                  OBUF (Prop_obuf_I_O)         3.268   151.047 r  ext_ram_addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000   151.047    ext_ram_addr[6]
    Y17                                                               r  ext_ram_addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    142.857   142.857 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   142.857 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.689   144.546    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   140.602 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000   140.602    
                         clock uncertainty           -0.133   140.470    
                         output delay                -2.000   138.470    
  -------------------------------------------------------------------
                         required time                        138.470    
                         arrival time                        -151.047    
  -------------------------------------------------------------------
                         slack                                -12.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.313ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 1.345ns (78.682%)  route 0.364ns (21.318%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.720     0.720    cpu/pc/clk_out1
    SLICE_X1Y62          FDRE                                         r  cpu/pc/temp_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  cpu/pc/temp_pc_reg[3]/Q
                         net (fo=4, routed)           0.364     1.226    base_ram_addr_OBUF[1]
    V18                  OBUF (Prop_obuf_I_O)         1.204     2.430 r  base_ram_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.430    base_ram_addr[1]
    V18                                                               r  base_ram_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[0]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 1.359ns (78.771%)  route 0.366ns (21.229%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.720     0.720    cpu/pc/clk_out1
    SLICE_X1Y62          FDRE                                         r  cpu/pc/temp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  cpu/pc/temp_pc_reg[2]/Q
                         net (fo=4, routed)           0.366     1.227    base_ram_addr_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.218     2.446 r  base_ram_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.446    base_ram_addr[0]
    T19                                                               r  base_ram_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.342ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[17]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 1.386ns (79.622%)  route 0.355ns (20.378%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[19]/Q
                         net (fo=4, routed)           0.355     1.214    base_ram_addr_OBUF[17]
    W20                  OBUF (Prop_obuf_I_O)         1.245     2.459 r  base_ram_addr_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.459    base_ram_addr[17]
    W20                                                               r  base_ram_addr[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.347ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[13]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.388ns (79.594%)  route 0.356ns (20.406%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[15]/Q
                         net (fo=4, routed)           0.356     1.216    base_ram_addr_OBUF[13]
    Y20                  OBUF (Prop_obuf_I_O)         1.247     2.463 r  base_ram_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.463    base_ram_addr[13]
    Y20                                                               r  base_ram_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.363ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[2]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 1.338ns (76.060%)  route 0.421ns (23.940%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.720     0.720    cpu/pc/clk_out1
    SLICE_X1Y62          FDRE                                         r  cpu/pc/temp_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  cpu/pc/temp_pc_reg[4]/Q
                         net (fo=4, routed)           0.421     1.282    base_ram_addr_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         1.197     2.479 r  base_ram_addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.479    base_ram_addr[2]
    T18                                                               r  base_ram_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.364ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[19]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.362ns (77.308%)  route 0.400ns (22.692%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[21]/Q
                         net (fo=2, routed)           0.400     1.259    base_ram_addr_OBUF[19]
    V19                  OBUF (Prop_obuf_I_O)         1.221     2.480 r  base_ram_addr_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.480    base_ram_addr[19]
    V19                                                               r  base_ram_addr[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.377ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[18]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 1.354ns (76.272%)  route 0.421ns (23.728%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[20]/Q
                         net (fo=3, routed)           0.421     1.280    base_ram_addr_OBUF[18]
    W18                  OBUF (Prop_obuf_I_O)         1.213     2.493 r  base_ram_addr_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.493    base_ram_addr[18]
    W18                                                               r  base_ram_addr[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.381ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[15]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 1.367ns (76.863%)  route 0.411ns (23.137%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[17]/Q
                         net (fo=4, routed)           0.411     1.272    base_ram_addr_OBUF[15]
    W19                  OBUF (Prop_obuf_I_O)         1.226     2.497 r  base_ram_addr_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.497    base_ram_addr[15]
    W19                                                               r  base_ram_addr[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.407ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 1.380ns (76.435%)  route 0.425ns (23.565%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.718     0.718    cpu/pc/clk_out1
    SLICE_X1Y66          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.859 r  cpu/pc/temp_pc_reg[18]/Q
                         net (fo=4, routed)           0.425     1.285    base_ram_addr_OBUF[16]
    W21                  OBUF (Prop_obuf_I_O)         1.239     2.524 r  base_ram_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.524    base_ram_addr[16]
    W21                                                               r  base_ram_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.411ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[12]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 1.383ns (76.469%)  route 0.425ns (23.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    cpu/pc/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/pc/temp_pc_reg[14]/Q
                         net (fo=4, routed)           0.425     1.286    base_ram_addr_OBUF[12]
    Y21                  OBUF (Prop_obuf_I_O)         1.242     2.527 r  base_ram_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.527    base_ram_addr[12]
    Y21                                                               r  base_ram_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.024     1.024    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.000    -1.016    
                         clock uncertainty            0.133    -0.883    
                         output delay                -2.000    -2.883    
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  5.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       18.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (recovery check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.379ns (43.519%)  route 0.492ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.705     1.705    clk_10M
    SLICE_X0Y65          FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.379     2.084 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.492     2.576    reset_of_clk10M
    SLICE_X0Y66          FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         1.592    21.592    clk_10M
    SLICE_X0Y66          FDPE                                         r  rst_reg/C
                         clock pessimism              0.087    21.679    
                         clock uncertainty           -0.122    21.557    
    SLICE_X0Y66          FDPE (Recov_fdpe_C_PRE)     -0.292    21.265    rst_reg
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                 18.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (removal check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.185%)  route 0.210ns (59.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.719     0.719    clk_10M
    SLICE_X0Y65          FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.141     0.860 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.210     1.070    reset_of_clk10M
    SLICE_X0Y66          FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=118, routed)         0.993     0.993    clk_10M
    SLICE_X0Y66          FDPE                                         r  rst_reg/C
                         clock pessimism             -0.260     0.732    
    SLICE_X0Y66          FDPE (Remov_fdpe_C_PRE)     -0.095     0.637    rst_reg
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.433    





