
Master_Node.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003dc8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00003dc8  00003e5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  0080007a  0080007a  00003e76  2**0
                  ALLOC
  3 .stab         0000459c  00000000  00000000  00003e78  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000021fd  00000000  00000000  00008414  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  0000a611  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  0000a771  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  0000a900  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000c945  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000da46  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000e9c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000eb48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000ee0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000f698  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 0b 0b 	jmp	0x1616	; 0x1616 <__vector_1>
       8:	0c 94 3e 0b 	jmp	0x167c	; 0x167c <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 73 07 	jmp	0xee6	; 0xee6 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ec       	ldi	r30, 0xC8	; 200
      68:	fd e3       	ldi	r31, 0x3D	; 61
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3a       	cpi	r26, 0xA0	; 160
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 c3 1c 	call	0x3986	; 0x3986 <main>
      8a:	0c 94 e2 1e 	jmp	0x3dc4	; 0x3dc4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ab 1e 	jmp	0x3d56	; 0x3d56 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ac e6       	ldi	r26, 0x6C	; 108
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c7 1e 	jmp	0x3d8e	; 0x3d8e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b7 1e 	jmp	0x3d6e	; 0x3d6e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d3 1e 	jmp	0x3da6	; 0x3da6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b7 1e 	jmp	0x3d6e	; 0x3d6e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d3 1e 	jmp	0x3da6	; 0x3da6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ab 1e 	jmp	0x3d56	; 0x3d56 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8c e6       	ldi	r24, 0x6C	; 108
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c7 1e 	jmp	0x3d8e	; 0x3d8e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b3 1e 	jmp	0x3d66	; 0x3d66 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6c e6       	ldi	r22, 0x6C	; 108
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 cf 1e 	jmp	0x3d9e	; 0x3d9e <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 b7 1e 	jmp	0x3d6e	; 0x3d6e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 d3 1e 	jmp	0x3da6	; 0x3da6 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 b7 1e 	jmp	0x3d6e	; 0x3d6e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 d3 1e 	jmp	0x3da6	; 0x3da6 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 b7 1e 	jmp	0x3d6e	; 0x3d6e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 d3 1e 	jmp	0x3da6	; 0x3da6 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 bb 1e 	jmp	0x3d76	; 0x3d76 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 d7 1e 	jmp	0x3dae	; 0x3dae <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <USART_init>:

/********************************************* Functions Implementations **************************************/

/*********************************************************************************************/
USART_Error_t USART_init(USART_Config_t * Copy_StrPtr)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <USART_init+0x6>
     ca4:	0f 92       	push	r0
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	9b 83       	std	Y+3, r25	; 0x03
     cac:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	89 83       	std	Y+1, r24	; 0x01
	if(NULL == Copy_StrPtr)
     cb2:	8a 81       	ldd	r24, Y+2	; 0x02
     cb4:	9b 81       	ldd	r25, Y+3	; 0x03
     cb6:	00 97       	sbiw	r24, 0x00	; 0
     cb8:	19 f4       	brne	.+6      	; 0xcc0 <USART_init+0x22>
	{
		Local_ErrorState = USART_Error_t_RT_NULL_PTR;
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	89 83       	std	Y+1, r24	; 0x01
     cbe:	99 c0       	rjmp	.+306    	; 0xdf2 <USART_init+0x154>

#elif USART_MODE == USART_OperMode_t_Async
		//set the Asynchronous operation mode --> doNothing (because we can't set the USREL bit and clear the UMSEL bit at the same instruction)

		// set the speed mode
		USART_UCSRA &= (~(1<<1));
     cc0:	ab e2       	ldi	r26, 0x2B	; 43
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	eb e2       	ldi	r30, 0x2B	; 43
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	80 81       	ld	r24, Z
     cca:	8d 7f       	andi	r24, 0xFD	; 253
     ccc:	8c 93       	st	X, r24
		USART_UCSRA |= ((Copy_StrPtr->usart_speed_slct)<<1);
     cce:	ab e2       	ldi	r26, 0x2B	; 43
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	eb e2       	ldi	r30, 0x2B	; 43
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	28 2f       	mov	r18, r24
     cda:	ea 81       	ldd	r30, Y+2	; 0x02
     cdc:	fb 81       	ldd	r31, Y+3	; 0x03
     cde:	84 81       	ldd	r24, Z+4	; 0x04
     ce0:	88 2f       	mov	r24, r24
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	88 0f       	add	r24, r24
     ce6:	99 1f       	adc	r25, r25
     ce8:	82 2b       	or	r24, r18
     cea:	8c 93       	st	X, r24

		//set Baud rate to 9600
		if(USART_Speed_t_NormalSpeed == Copy_StrPtr->usart_speed_slct)
     cec:	ea 81       	ldd	r30, Y+2	; 0x02
     cee:	fb 81       	ldd	r31, Y+3	; 0x03
     cf0:	84 81       	ldd	r24, Z+4	; 0x04
     cf2:	88 23       	and	r24, r24
     cf4:	41 f4       	brne	.+16     	; 0xd06 <USART_init+0x68>
		{
			USART_UBRRH_UCSRC = 0;
     cf6:	e0 e4       	ldi	r30, 0x40	; 64
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	10 82       	st	Z, r1
			USART_UBRRL = 51;
     cfc:	e9 e2       	ldi	r30, 0x29	; 41
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	83 e3       	ldi	r24, 0x33	; 51
     d02:	80 83       	st	Z, r24
     d04:	0e c0       	rjmp	.+28     	; 0xd22 <USART_init+0x84>

		}
		else if(USART_Speed_t_DoubleSpeed == Copy_StrPtr->usart_speed_slct)
     d06:	ea 81       	ldd	r30, Y+2	; 0x02
     d08:	fb 81       	ldd	r31, Y+3	; 0x03
     d0a:	84 81       	ldd	r24, Z+4	; 0x04
     d0c:	81 30       	cpi	r24, 0x01	; 1
     d0e:	41 f4       	brne	.+16     	; 0xd20 <USART_init+0x82>
		{
			USART_UBRRH_UCSRC = 0;
     d10:	e0 e4       	ldi	r30, 0x40	; 64
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	10 82       	st	Z, r1
			USART_UBRRL = 103;
     d16:	e9 e2       	ldi	r30, 0x29	; 41
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	87 e6       	ldi	r24, 0x67	; 103
     d1c:	80 83       	st	Z, r24
     d1e:	01 c0       	rjmp	.+2      	; 0xd22 <USART_init+0x84>
		}
		else{
			Local_ErrorState = USART_Error_t_RT_WRONG_CONFIG;
     d20:	19 82       	std	Y+1, r1	; 0x01
		Local_ErrorState = USART_Error_t_RT_WRONG_CONFIG;
#error "Wrong Operation Mode"
#endif

		// set the data size
		if(Copy_StrPtr->usart_charSize_slct == USART_CharcterSize_t_5)
     d22:	ea 81       	ldd	r30, Y+2	; 0x02
     d24:	fb 81       	ldd	r31, Y+3	; 0x03
     d26:	81 81       	ldd	r24, Z+1	; 0x01
     d28:	88 23       	and	r24, r24
     d2a:	21 f1       	breq	.+72     	; 0xd74 <USART_init+0xd6>
		{
			//DoNothing --> Because we can't set URSEL and clear  UCSZ1 and UCSZ0 at the same time.
		}
		else if(Copy_StrPtr->usart_charSize_slct == USART_CharcterSize_t_9)
     d2c:	ea 81       	ldd	r30, Y+2	; 0x02
     d2e:	fb 81       	ldd	r31, Y+3	; 0x03
     d30:	81 81       	ldd	r24, Z+1	; 0x01
     d32:	84 30       	cpi	r24, 0x04	; 4
     d34:	79 f4       	brne	.+30     	; 0xd54 <USART_init+0xb6>
		{
			USART_UCSRB |= (1<<2);
     d36:	aa e2       	ldi	r26, 0x2A	; 42
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	ea e2       	ldi	r30, 0x2A	; 42
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	84 60       	ori	r24, 0x04	; 4
     d42:	8c 93       	st	X, r24
			USART_UBRRH_UCSRC |= ((1<<7) | (0b11<<1));
     d44:	a0 e4       	ldi	r26, 0x40	; 64
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	e0 e4       	ldi	r30, 0x40	; 64
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	86 68       	ori	r24, 0x86	; 134
     d50:	8c 93       	st	X, r24
     d52:	10 c0       	rjmp	.+32     	; 0xd74 <USART_init+0xd6>
		}
		else
		{
			USART_UBRRH_UCSRC |= ((1<<7) | (Copy_StrPtr->usart_charSize_slct << 1));
     d54:	a0 e4       	ldi	r26, 0x40	; 64
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	e0 e4       	ldi	r30, 0x40	; 64
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	28 2f       	mov	r18, r24
     d60:	ea 81       	ldd	r30, Y+2	; 0x02
     d62:	fb 81       	ldd	r31, Y+3	; 0x03
     d64:	81 81       	ldd	r24, Z+1	; 0x01
     d66:	88 2f       	mov	r24, r24
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	80 68       	ori	r24, 0x80	; 128
     d70:	82 2b       	or	r24, r18
     d72:	8c 93       	st	X, r24
		}


		//set the parity mode
		if(Copy_StrPtr->usart_parity == USART_ParityMode_t_Disable)
     d74:	ea 81       	ldd	r30, Y+2	; 0x02
     d76:	fb 81       	ldd	r31, Y+3	; 0x03
     d78:	82 81       	ldd	r24, Z+2	; 0x02
     d7a:	88 23       	and	r24, r24
     d7c:	a1 f0       	breq	.+40     	; 0xda6 <USART_init+0x108>
		{
			//DoNothing --> Because we can't set URSEL and clear UPM1 and UPM0 at the same time.
		}
		else
		{
			USART_UBRRH_UCSRC |= ((1<<7) | (Copy_StrPtr->usart_parity << 4));
     d7e:	a0 e4       	ldi	r26, 0x40	; 64
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	e0 e4       	ldi	r30, 0x40	; 64
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	28 2f       	mov	r18, r24
     d8a:	ea 81       	ldd	r30, Y+2	; 0x02
     d8c:	fb 81       	ldd	r31, Y+3	; 0x03
     d8e:	82 81       	ldd	r24, Z+2	; 0x02
     d90:	88 2f       	mov	r24, r24
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	82 95       	swap	r24
     d96:	92 95       	swap	r25
     d98:	90 7f       	andi	r25, 0xF0	; 240
     d9a:	98 27       	eor	r25, r24
     d9c:	80 7f       	andi	r24, 0xF0	; 240
     d9e:	98 27       	eor	r25, r24
     da0:	80 68       	ori	r24, 0x80	; 128
     da2:	82 2b       	or	r24, r18
     da4:	8c 93       	st	X, r24
		}

		// set the stop bit
		if(Copy_StrPtr->usart_stopBits_slct == USART_StopBitSlct_t_OneBit)
     da6:	ea 81       	ldd	r30, Y+2	; 0x02
     da8:	fb 81       	ldd	r31, Y+3	; 0x03
     daa:	83 81       	ldd	r24, Z+3	; 0x03
     dac:	88 23       	and	r24, r24
     dae:	39 f0       	breq	.+14     	; 0xdbe <USART_init+0x120>
		{
			//DoNothing --> Because we can't set URSEL and clear USBS at the same time.
		}
		else
		{
			USART_UBRRH_UCSRC |= ((1 << 7) | (1 << 3));
     db0:	a0 e4       	ldi	r26, 0x40	; 64
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	e0 e4       	ldi	r30, 0x40	; 64
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	88 68       	ori	r24, 0x88	; 136
     dbc:	8c 93       	st	X, r24
		}

		// enable the usart
		USART_UCSRB &= (~(0b11<<3));			//to clear bit3 and bit4
     dbe:	aa e2       	ldi	r26, 0x2A	; 42
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	ea e2       	ldi	r30, 0x2A	; 42
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	87 7e       	andi	r24, 0xE7	; 231
     dca:	8c 93       	st	X, r24
		USART_UCSRB |= (Copy_StrPtr->usart_circuit_enable << 3);
     dcc:	aa e2       	ldi	r26, 0x2A	; 42
     dce:	b0 e0       	ldi	r27, 0x00	; 0
     dd0:	ea e2       	ldi	r30, 0x2A	; 42
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 81       	ld	r24, Z
     dd6:	28 2f       	mov	r18, r24
     dd8:	ea 81       	ldd	r30, Y+2	; 0x02
     dda:	fb 81       	ldd	r31, Y+3	; 0x03
     ddc:	80 81       	ld	r24, Z
     dde:	88 2f       	mov	r24, r24
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	88 0f       	add	r24, r24
     de8:	99 1f       	adc	r25, r25
     dea:	88 0f       	add	r24, r24
     dec:	99 1f       	adc	r25, r25
     dee:	82 2b       	or	r24, r18
     df0:	8c 93       	st	X, r24
	}

	return Local_ErrorState;
     df2:	89 81       	ldd	r24, Y+1	; 0x01
}
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	08 95       	ret

00000e00 <USART_SendData>:
/*********************************************************************************************/

/*********************************************************************************************/
USART_Error_t USART_SendData(s16 Copy_s16Data)
{
     e00:	df 93       	push	r29
     e02:	cf 93       	push	r28
     e04:	00 d0       	rcall	.+0      	; 0xe06 <USART_SendData+0x6>
     e06:	0f 92       	push	r0
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	9b 83       	std	Y+3, r25	; 0x03
     e0e:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	89 83       	std	Y+1, r24	; 0x01

	while(!GET_BIT(USART_UCSRA,5));
     e14:	eb e2       	ldi	r30, 0x2B	; 43
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	80 81       	ld	r24, Z
     e1a:	82 95       	swap	r24
     e1c:	86 95       	lsr	r24
     e1e:	87 70       	andi	r24, 0x07	; 7
     e20:	88 2f       	mov	r24, r24
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	81 70       	andi	r24, 0x01	; 1
     e26:	90 70       	andi	r25, 0x00	; 0
     e28:	00 97       	sbiw	r24, 0x00	; 0
     e2a:	a1 f3       	breq	.-24     	; 0xe14 <USART_SendData+0x14>

	USART_UDR = Copy_s16Data;
     e2c:	ec e2       	ldi	r30, 0x2C	; 44
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	8a 81       	ldd	r24, Y+2	; 0x02
     e32:	80 83       	st	Z, r24

	return Local_ErrorState;
     e34:	89 81       	ldd	r24, Y+1	; 0x01

}
     e36:	0f 90       	pop	r0
     e38:	0f 90       	pop	r0
     e3a:	0f 90       	pop	r0
     e3c:	cf 91       	pop	r28
     e3e:	df 91       	pop	r29
     e40:	08 95       	ret

00000e42 <USART_ReceiveData>:
/*********************************************************************************************/

/*********************************************************************************************/
USART_Error_t USART_ReceiveData(s16 * Copy_Ps16Data)
{
     e42:	df 93       	push	r29
     e44:	cf 93       	push	r28
     e46:	00 d0       	rcall	.+0      	; 0xe48 <USART_ReceiveData+0x6>
     e48:	0f 92       	push	r0
     e4a:	cd b7       	in	r28, 0x3d	; 61
     e4c:	de b7       	in	r29, 0x3e	; 62
     e4e:	9b 83       	std	Y+3, r25	; 0x03
     e50:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	89 83       	std	Y+1, r24	; 0x01

	if(NULL == Copy_Ps16Data)
     e56:	8a 81       	ldd	r24, Y+2	; 0x02
     e58:	9b 81       	ldd	r25, Y+3	; 0x03
     e5a:	00 97       	sbiw	r24, 0x00	; 0
     e5c:	19 f4       	brne	.+6      	; 0xe64 <USART_ReceiveData+0x22>
	{
		Local_ErrorState = USART_Error_t_RT_NULL_PTR;
     e5e:	82 e0       	ldi	r24, 0x02	; 2
     e60:	89 83       	std	Y+1, r24	; 0x01
     e62:	0e c0       	rjmp	.+28     	; 0xe80 <USART_ReceiveData+0x3e>
	}
	else
	{
		while(!GET_BIT(USART_UCSRA, 7));
     e64:	eb e2       	ldi	r30, 0x2B	; 43
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	88 23       	and	r24, r24
     e6c:	dc f7       	brge	.-10     	; 0xe64 <USART_ReceiveData+0x22>

		*Copy_Ps16Data = (u16)USART_UDR;
     e6e:	ec e2       	ldi	r30, 0x2C	; 44
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	80 81       	ld	r24, Z
     e74:	88 2f       	mov	r24, r24
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	ea 81       	ldd	r30, Y+2	; 0x02
     e7a:	fb 81       	ldd	r31, Y+3	; 0x03
     e7c:	91 83       	std	Z+1, r25	; 0x01
     e7e:	80 83       	st	Z, r24
	}

	return Local_ErrorState;
     e80:	89 81       	ldd	r24, Y+1	; 0x01
}
     e82:	0f 90       	pop	r0
     e84:	0f 90       	pop	r0
     e86:	0f 90       	pop	r0
     e88:	cf 91       	pop	r28
     e8a:	df 91       	pop	r29
     e8c:	08 95       	ret

00000e8e <USART_ReceiveData_interrupt>:
/*********************************************************************************************/

/*********************************************************************************************/
USART_Error_t USART_ReceiveData_interrupt(void(* Local_Fptr)(u8))
{
     e8e:	df 93       	push	r29
     e90:	cf 93       	push	r28
     e92:	00 d0       	rcall	.+0      	; 0xe94 <USART_ReceiveData_interrupt+0x6>
     e94:	0f 92       	push	r0
     e96:	cd b7       	in	r28, 0x3d	; 61
     e98:	de b7       	in	r29, 0x3e	; 62
     e9a:	9b 83       	std	Y+3, r25	; 0x03
     e9c:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	89 83       	std	Y+1, r24	; 0x01

	if(NULL != Local_Fptr)
     ea2:	8a 81       	ldd	r24, Y+2	; 0x02
     ea4:	9b 81       	ldd	r25, Y+3	; 0x03
     ea6:	00 97       	sbiw	r24, 0x00	; 0
     ea8:	a9 f0       	breq	.+42     	; 0xed4 <USART_ReceiveData_interrupt+0x46>
	{
		USART_FPTR = Local_Fptr;
     eaa:	8a 81       	ldd	r24, Y+2	; 0x02
     eac:	9b 81       	ldd	r25, Y+3	; 0x03
     eae:	90 93 7b 00 	sts	0x007B, r25
     eb2:	80 93 7a 00 	sts	0x007A, r24

		//Enable The Global Interrupt
		LIB_SREG |= (1<<7);
     eb6:	af e5       	ldi	r26, 0x5F	; 95
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	ef e5       	ldi	r30, 0x5F	; 95
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	80 68       	ori	r24, 0x80	; 128
     ec2:	8c 93       	st	X, r24

		//Enable RX Complete Interrupt
		USART_UCSRB |= (1<<7);
     ec4:	aa e2       	ldi	r26, 0x2A	; 42
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
     ec8:	ea e2       	ldi	r30, 0x2A	; 42
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	80 68       	ori	r24, 0x80	; 128
     ed0:	8c 93       	st	X, r24
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <USART_ReceiveData_interrupt+0x4a>
	}
	else
	{
		Local_ErrorState = USART_Error_t_RT_NULL_PTR;
     ed4:	82 e0       	ldi	r24, 0x02	; 2
     ed6:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_ErrorState;
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
}
     eda:	0f 90       	pop	r0
     edc:	0f 90       	pop	r0
     ede:	0f 90       	pop	r0
     ee0:	cf 91       	pop	r28
     ee2:	df 91       	pop	r29
     ee4:	08 95       	ret

00000ee6 <__vector_13>:
/*********************************************************************************************/

ISR(USART_RXC_vect)
{
     ee6:	1f 92       	push	r1
     ee8:	0f 92       	push	r0
     eea:	0f b6       	in	r0, 0x3f	; 63
     eec:	0f 92       	push	r0
     eee:	11 24       	eor	r1, r1
     ef0:	2f 93       	push	r18
     ef2:	3f 93       	push	r19
     ef4:	4f 93       	push	r20
     ef6:	5f 93       	push	r21
     ef8:	6f 93       	push	r22
     efa:	7f 93       	push	r23
     efc:	8f 93       	push	r24
     efe:	9f 93       	push	r25
     f00:	af 93       	push	r26
     f02:	bf 93       	push	r27
     f04:	ef 93       	push	r30
     f06:	ff 93       	push	r31
     f08:	df 93       	push	r29
     f0a:	cf 93       	push	r28
     f0c:	0f 92       	push	r0
     f0e:	cd b7       	in	r28, 0x3d	; 61
     f10:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8_Received_Data = USART_UDR;
     f12:	ec e2       	ldi	r30, 0x2C	; 44
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	89 83       	std	Y+1, r24	; 0x01

	if(NULL != USART_FPTR)
     f1a:	80 91 7a 00 	lds	r24, 0x007A
     f1e:	90 91 7b 00 	lds	r25, 0x007B
     f22:	00 97       	sbiw	r24, 0x00	; 0
     f24:	31 f0       	breq	.+12     	; 0xf32 <__vector_13+0x4c>
	{
		USART_FPTR(Local_u8_Received_Data);
     f26:	e0 91 7a 00 	lds	r30, 0x007A
     f2a:	f0 91 7b 00 	lds	r31, 0x007B
     f2e:	89 81       	ldd	r24, Y+1	; 0x01
     f30:	09 95       	icall
	}

}
     f32:	0f 90       	pop	r0
     f34:	cf 91       	pop	r28
     f36:	df 91       	pop	r29
     f38:	ff 91       	pop	r31
     f3a:	ef 91       	pop	r30
     f3c:	bf 91       	pop	r27
     f3e:	af 91       	pop	r26
     f40:	9f 91       	pop	r25
     f42:	8f 91       	pop	r24
     f44:	7f 91       	pop	r23
     f46:	6f 91       	pop	r22
     f48:	5f 91       	pop	r21
     f4a:	4f 91       	pop	r20
     f4c:	3f 91       	pop	r19
     f4e:	2f 91       	pop	r18
     f50:	0f 90       	pop	r0
     f52:	0f be       	out	0x3f, r0	; 63
     f54:	0f 90       	pop	r0
     f56:	1f 90       	pop	r1
     f58:	18 95       	reti

00000f5a <MSPI_voidSpiMasterInit>:
 @Brief     :
 @Parameter :
 @Return    :
 */
void MSPI_voidSpiMasterInit(void)
{
     f5a:	df 93       	push	r29
     f5c:	cf 93       	push	r28
     f5e:	0f 92       	push	r0
     f60:	cd b7       	in	r28, 0x3d	; 61
     f62:	de b7       	in	r29, 0x3e	; 62
	u8 temp_SPCR = 0;
     f64:	19 82       	std	Y+1, r1	; 0x01

	// Set MOSI pin direction output
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_4,DIO_OUTPUT);
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	64 e0       	ldi	r22, 0x04	; 4
     f6a:	41 e0       	ldi	r20, 0x01	; 1
     f6c:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_5,DIO_OUTPUT);
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	65 e0       	ldi	r22, 0x05	; 5
     f74:	41 e0       	ldi	r20, 0x01	; 1
     f76:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_6,DIO_INPUT);
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	66 e0       	ldi	r22, 0x06	; 6
     f7e:	40 e0       	ldi	r20, 0x00	; 0
     f80:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
	DIO_u8setPinVal(DIO_PORT_B,DIO_PIN_6,DIO_HIGH);
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	66 e0       	ldi	r22, 0x06	; 6
     f88:	41 e0       	ldi	r20, 0x01	; 1
     f8a:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_7,DIO_OUTPUT);
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	67 e0       	ldi	r22, 0x07	; 7
     f92:	41 e0       	ldi	r20, 0x01	; 1
     f94:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
//	DIO_VidSetPinValue(DIO_PORTB, DIO_PIN7, DIO_LOW);

	// enable SPI
	SET_BIT(temp_SPCR, 6);
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	80 64       	ori	r24, 0x40	; 64
     f9c:	89 83       	std	Y+1, r24	; 0x01

	// data order >>>> transmit MSB first
	CLR_BIT(temp_SPCR, 5);
     f9e:	89 81       	ldd	r24, Y+1	; 0x01
     fa0:	8f 7d       	andi	r24, 0xDF	; 223
     fa2:	89 83       	std	Y+1, r24	; 0x01

	// configure SS pin as output and choose master spi mode
	//DIO_VidSetPinDirection(DIO_PORTB, DIO_PIN4, DIO_OUTPUT);
	//DIO_VidSetPinValue(DIO_PORTB, DIO_PIN4, DIO_HIGH);
	SET_BIT(temp_SPCR, 4);
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	80 61       	ori	r24, 0x10	; 16
     fa8:	89 83       	std	Y+1, r24	; 0x01


	// clock polarity >>> leading rising edge
	CLR_BIT(temp_SPCR, 3);
     faa:	89 81       	ldd	r24, Y+1	; 0x01
     fac:	87 7f       	andi	r24, 0xF7	; 247
     fae:	89 83       	std	Y+1, r24	; 0x01

	// clock phase >>>> sampling at rising edge
	CLR_BIT(temp_SPCR, 2);
     fb0:	89 81       	ldd	r24, Y+1	; 0x01
     fb2:	8b 7f       	andi	r24, 0xFB	; 251
     fb4:	89 83       	std	Y+1, r24	; 0x01

	// clock oscillator >> F_CPU / 8
	SET_BIT(temp_SPCR, 0);
     fb6:	89 81       	ldd	r24, Y+1	; 0x01
     fb8:	81 60       	ori	r24, 0x01	; 1
     fba:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(temp_SPCR, 1);
     fbc:	89 81       	ldd	r24, Y+1	; 0x01
     fbe:	8d 7f       	andi	r24, 0xFD	; 253
     fc0:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(SPSR, 0);
     fc2:	ae e2       	ldi	r26, 0x2E	; 46
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	ee e2       	ldi	r30, 0x2E	; 46
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	81 60       	ori	r24, 0x01	; 1
     fce:	8c 93       	st	X, r24

	SPCR = temp_SPCR;
     fd0:	ed e2       	ldi	r30, 0x2D	; 45
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	89 81       	ldd	r24, Y+1	; 0x01
     fd6:	80 83       	st	Z, r24
}
     fd8:	0f 90       	pop	r0
     fda:	cf 91       	pop	r28
     fdc:	df 91       	pop	r29
     fde:	08 95       	ret

00000fe0 <MSPI_voidSetPreSca>:
 @Brief     :
 @Parameter :
 @Return    :
 */
void MSPI_voidSetPreSca(u8 Copy_u8Presca_value)
{
     fe0:	df 93       	push	r29
     fe2:	cf 93       	push	r28
     fe4:	00 d0       	rcall	.+0      	; 0xfe6 <MSPI_voidSetPreSca+0x6>
     fe6:	0f 92       	push	r0
     fe8:	cd b7       	in	r28, 0x3d	; 61
     fea:	de b7       	in	r29, 0x3e	; 62
     fec:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Presca_value)
     fee:	89 81       	ldd	r24, Y+1	; 0x01
     ff0:	28 2f       	mov	r18, r24
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	3b 83       	std	Y+3, r19	; 0x03
     ff6:	2a 83       	std	Y+2, r18	; 0x02
     ff8:	8a 81       	ldd	r24, Y+2	; 0x02
     ffa:	9b 81       	ldd	r25, Y+3	; 0x03
     ffc:	83 30       	cpi	r24, 0x03	; 3
     ffe:	91 05       	cpc	r25, r1
    1000:	09 f4       	brne	.+2      	; 0x1004 <MSPI_voidSetPreSca+0x24>
    1002:	6a c0       	rjmp	.+212    	; 0x10d8 <MSPI_voidSetPreSca+0xf8>
    1004:	2a 81       	ldd	r18, Y+2	; 0x02
    1006:	3b 81       	ldd	r19, Y+3	; 0x03
    1008:	24 30       	cpi	r18, 0x04	; 4
    100a:	31 05       	cpc	r19, r1
    100c:	84 f4       	brge	.+32     	; 0x102e <MSPI_voidSetPreSca+0x4e>
    100e:	8a 81       	ldd	r24, Y+2	; 0x02
    1010:	9b 81       	ldd	r25, Y+3	; 0x03
    1012:	81 30       	cpi	r24, 0x01	; 1
    1014:	91 05       	cpc	r25, r1
    1016:	a1 f1       	breq	.+104    	; 0x1080 <MSPI_voidSetPreSca+0xa0>
    1018:	2a 81       	ldd	r18, Y+2	; 0x02
    101a:	3b 81       	ldd	r19, Y+3	; 0x03
    101c:	22 30       	cpi	r18, 0x02	; 2
    101e:	31 05       	cpc	r19, r1
    1020:	0c f0       	brlt	.+2      	; 0x1024 <MSPI_voidSetPreSca+0x44>
    1022:	44 c0       	rjmp	.+136    	; 0x10ac <MSPI_voidSetPreSca+0xcc>
    1024:	8a 81       	ldd	r24, Y+2	; 0x02
    1026:	9b 81       	ldd	r25, Y+3	; 0x03
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	a1 f0       	breq	.+40     	; 0x1054 <MSPI_voidSetPreSca+0x74>
    102c:	ad c0       	rjmp	.+346    	; 0x1188 <MSPI_voidSetPreSca+0x1a8>
    102e:	2a 81       	ldd	r18, Y+2	; 0x02
    1030:	3b 81       	ldd	r19, Y+3	; 0x03
    1032:	25 30       	cpi	r18, 0x05	; 5
    1034:	31 05       	cpc	r19, r1
    1036:	09 f4       	brne	.+2      	; 0x103a <MSPI_voidSetPreSca+0x5a>
    1038:	7b c0       	rjmp	.+246    	; 0x1130 <MSPI_voidSetPreSca+0x150>
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	9b 81       	ldd	r25, Y+3	; 0x03
    103e:	85 30       	cpi	r24, 0x05	; 5
    1040:	91 05       	cpc	r25, r1
    1042:	0c f4       	brge	.+2      	; 0x1046 <MSPI_voidSetPreSca+0x66>
    1044:	5f c0       	rjmp	.+190    	; 0x1104 <MSPI_voidSetPreSca+0x124>
    1046:	2a 81       	ldd	r18, Y+2	; 0x02
    1048:	3b 81       	ldd	r19, Y+3	; 0x03
    104a:	26 30       	cpi	r18, 0x06	; 6
    104c:	31 05       	cpc	r19, r1
    104e:	09 f4       	brne	.+2      	; 0x1052 <MSPI_voidSetPreSca+0x72>
    1050:	85 c0       	rjmp	.+266    	; 0x115c <MSPI_voidSetPreSca+0x17c>
    1052:	9a c0       	rjmp	.+308    	; 0x1188 <MSPI_voidSetPreSca+0x1a8>
	{
		/************************ ***/
		case 0:
			CLR_BIT(SPCR, 0);
    1054:	ad e2       	ldi	r26, 0x2D	; 45
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	ed e2       	ldi	r30, 0x2D	; 45
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	80 81       	ld	r24, Z
    105e:	8e 7f       	andi	r24, 0xFE	; 254
    1060:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    1062:	ad e2       	ldi	r26, 0x2D	; 45
    1064:	b0 e0       	ldi	r27, 0x00	; 0
    1066:	ed e2       	ldi	r30, 0x2D	; 45
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	8d 7f       	andi	r24, 0xFD	; 253
    106e:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    1070:	ae e2       	ldi	r26, 0x2E	; 46
    1072:	b0 e0       	ldi	r27, 0x00	; 0
    1074:	ee e2       	ldi	r30, 0x2E	; 46
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	8e 7f       	andi	r24, 0xFE	; 254
    107c:	8c 93       	st	X, r24
    107e:	99 c0       	rjmp	.+306    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 1:
			SET_BIT(SPCR, 0);
    1080:	ad e2       	ldi	r26, 0x2D	; 45
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	ed e2       	ldi	r30, 0x2D	; 45
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	81 60       	ori	r24, 0x01	; 1
    108c:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    108e:	ad e2       	ldi	r26, 0x2D	; 45
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	ed e2       	ldi	r30, 0x2D	; 45
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	8d 7f       	andi	r24, 0xFD	; 253
    109a:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    109c:	ae e2       	ldi	r26, 0x2E	; 46
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	ee e2       	ldi	r30, 0x2E	; 46
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	8e 7f       	andi	r24, 0xFE	; 254
    10a8:	8c 93       	st	X, r24
    10aa:	83 c0       	rjmp	.+262    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 2:
			CLR_BIT(SPCR, 0);
    10ac:	ad e2       	ldi	r26, 0x2D	; 45
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	ed e2       	ldi	r30, 0x2D	; 45
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	8e 7f       	andi	r24, 0xFE	; 254
    10b8:	8c 93       	st	X, r24
			SET_BIT(SPCR, 1);
    10ba:	ad e2       	ldi	r26, 0x2D	; 45
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	ed e2       	ldi	r30, 0x2D	; 45
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	82 60       	ori	r24, 0x02	; 2
    10c6:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    10c8:	ae e2       	ldi	r26, 0x2E	; 46
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	ee e2       	ldi	r30, 0x2E	; 46
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	8e 7f       	andi	r24, 0xFE	; 254
    10d4:	8c 93       	st	X, r24
    10d6:	6d c0       	rjmp	.+218    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 3:
			SET_BIT(SPCR, 0);
    10d8:	ad e2       	ldi	r26, 0x2D	; 45
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	ed e2       	ldi	r30, 0x2D	; 45
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	81 60       	ori	r24, 0x01	; 1
    10e4:	8c 93       	st	X, r24
			SET_BIT(SPCR, 1);
    10e6:	ad e2       	ldi	r26, 0x2D	; 45
    10e8:	b0 e0       	ldi	r27, 0x00	; 0
    10ea:	ed e2       	ldi	r30, 0x2D	; 45
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	82 60       	ori	r24, 0x02	; 2
    10f2:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    10f4:	ae e2       	ldi	r26, 0x2E	; 46
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	ee e2       	ldi	r30, 0x2E	; 46
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	8e 7f       	andi	r24, 0xFE	; 254
    1100:	8c 93       	st	X, r24
    1102:	57 c0       	rjmp	.+174    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 4:
			CLR_BIT(SPCR, 0);
    1104:	ad e2       	ldi	r26, 0x2D	; 45
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	ed e2       	ldi	r30, 0x2D	; 45
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	8e 7f       	andi	r24, 0xFE	; 254
    1110:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    1112:	ad e2       	ldi	r26, 0x2D	; 45
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	ed e2       	ldi	r30, 0x2D	; 45
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	8d 7f       	andi	r24, 0xFD	; 253
    111e:	8c 93       	st	X, r24
			SET_BIT(SPSR, 0);
    1120:	ae e2       	ldi	r26, 0x2E	; 46
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	ee e2       	ldi	r30, 0x2E	; 46
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	81 60       	ori	r24, 0x01	; 1
    112c:	8c 93       	st	X, r24
    112e:	41 c0       	rjmp	.+130    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 5:
			SET_BIT(SPCR, 0);
    1130:	ad e2       	ldi	r26, 0x2D	; 45
    1132:	b0 e0       	ldi	r27, 0x00	; 0
    1134:	ed e2       	ldi	r30, 0x2D	; 45
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	81 60       	ori	r24, 0x01	; 1
    113c:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    113e:	ad e2       	ldi	r26, 0x2D	; 45
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	ed e2       	ldi	r30, 0x2D	; 45
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	8d 7f       	andi	r24, 0xFD	; 253
    114a:	8c 93       	st	X, r24
			SET_BIT(SPSR, 0);
    114c:	ae e2       	ldi	r26, 0x2E	; 46
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	ee e2       	ldi	r30, 0x2E	; 46
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	81 60       	ori	r24, 0x01	; 1
    1158:	8c 93       	st	X, r24
    115a:	2b c0       	rjmp	.+86     	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 6:
			CLR_BIT(SPCR, 0);
    115c:	ad e2       	ldi	r26, 0x2D	; 45
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	ed e2       	ldi	r30, 0x2D	; 45
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	8e 7f       	andi	r24, 0xFE	; 254
    1168:	8c 93       	st	X, r24
			SET_BIT(SPCR, 1);
    116a:	ad e2       	ldi	r26, 0x2D	; 45
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	ed e2       	ldi	r30, 0x2D	; 45
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	82 60       	ori	r24, 0x02	; 2
    1176:	8c 93       	st	X, r24
			SET_BIT(SPSR, 0);
    1178:	ae e2       	ldi	r26, 0x2E	; 46
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	ee e2       	ldi	r30, 0x2E	; 46
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	81 60       	ori	r24, 0x01	; 1
    1184:	8c 93       	st	X, r24
    1186:	15 c0       	rjmp	.+42     	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		default :
			CLR_BIT(SPCR, 0);
    1188:	ad e2       	ldi	r26, 0x2D	; 45
    118a:	b0 e0       	ldi	r27, 0x00	; 0
    118c:	ed e2       	ldi	r30, 0x2D	; 45
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	8e 7f       	andi	r24, 0xFE	; 254
    1194:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    1196:	ad e2       	ldi	r26, 0x2D	; 45
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	ed e2       	ldi	r30, 0x2D	; 45
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	8d 7f       	andi	r24, 0xFD	; 253
    11a2:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    11a4:	ae e2       	ldi	r26, 0x2E	; 46
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	ee e2       	ldi	r30, 0x2E	; 46
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	8e 7f       	andi	r24, 0xFE	; 254
    11b0:	8c 93       	st	X, r24

		break;
	}
}
    11b2:	0f 90       	pop	r0
    11b4:	0f 90       	pop	r0
    11b6:	0f 90       	pop	r0
    11b8:	cf 91       	pop	r28
    11ba:	df 91       	pop	r29
    11bc:	08 95       	ret

000011be <MSPI_VidChipSelect>:
 @Brief     :
 @Parameter :
 @Return    :
 */
void MSPI_VidChipSelect(u8 state)
{
    11be:	df 93       	push	r29
    11c0:	cf 93       	push	r28
    11c2:	0f 92       	push	r0
    11c4:	cd b7       	in	r28, 0x3d	; 61
    11c6:	de b7       	in	r29, 0x3e	; 62
    11c8:	89 83       	std	Y+1, r24	; 0x01
	if(state == 1)
    11ca:	89 81       	ldd	r24, Y+1	; 0x01
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	31 f4       	brne	.+12     	; 0x11dc <MSPI_VidChipSelect+0x1e>
	{
		//MCAL_DIO_voidSETBIT(PB,PB4,LOW);
		DIO_u8setPinVal(DIO_PORT_B,DIO_PIN_4,DIO_LOW);
    11d0:	81 e0       	ldi	r24, 0x01	; 1
    11d2:	64 e0       	ldi	r22, 0x04	; 4
    11d4:	40 e0       	ldi	r20, 0x00	; 0
    11d6:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
    11da:	05 c0       	rjmp	.+10     	; 0x11e6 <MSPI_VidChipSelect+0x28>
	}
	else
	{
		DIO_u8setPinVal(DIO_PORT_B,DIO_PIN_4,DIO_HIGH);
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	64 e0       	ldi	r22, 0x04	; 4
    11e0:	41 e0       	ldi	r20, 0x01	; 1
    11e2:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	}
}
    11e6:	0f 90       	pop	r0
    11e8:	cf 91       	pop	r28
    11ea:	df 91       	pop	r29
    11ec:	08 95       	ret

000011ee <MSPI_U8MasterTransmit>:
 @Brief     :
 @Parameter :
 @Return    :
 */
u8 MSPI_U8MasterTransmit(u8 Copy_u8SpiMessage)
{
    11ee:	df 93       	push	r29
    11f0:	cf 93       	push	r28
    11f2:	00 d0       	rcall	.+0      	; 0x11f4 <MSPI_U8MasterTransmit+0x6>
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
    11f8:	8a 83       	std	Y+2, r24	; 0x02
	u8 dataRead=0;
    11fa:	19 82       	std	Y+1, r1	; 0x01
	SPDR = Copy_u8SpiMessage;
    11fc:	ef e2       	ldi	r30, 0x2F	; 47
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	80 83       	st	Z, r24
	while(GET_BIT(SPSR, 7)==0);
    1204:	ee e2       	ldi	r30, 0x2E	; 46
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	88 23       	and	r24, r24
    120c:	dc f7       	brge	.-10     	; 0x1204 <MSPI_U8MasterTransmit+0x16>
	dataRead = SPDR;
    120e:	ef e2       	ldi	r30, 0x2F	; 47
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	80 81       	ld	r24, Z
    1214:	89 83       	std	Y+1, r24	; 0x01
	return dataRead;
    1216:	89 81       	ldd	r24, Y+1	; 0x01
}
    1218:	0f 90       	pop	r0
    121a:	0f 90       	pop	r0
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	08 95       	ret

00001222 <EXTI_u8SetSource>:

static void (*INT0_Cbf_ptr)(void) = NULL;
static void (*INT1_Cbf_ptr)(void) = NULL;

//this function sets the interrupt source, it takes the external interrupt number and event;
u8 EXTI_u8SetSource(u8 Copy_u8INTx, u8 Copy_u8Source){
    1222:	df 93       	push	r29
    1224:	cf 93       	push	r28
    1226:	cd b7       	in	r28, 0x3d	; 61
    1228:	de b7       	in	r29, 0x3e	; 62
    122a:	2b 97       	sbiw	r28, 0x0b	; 11
    122c:	0f b6       	in	r0, 0x3f	; 63
    122e:	f8 94       	cli
    1230:	de bf       	out	0x3e, r29	; 62
    1232:	0f be       	out	0x3f, r0	; 63
    1234:	cd bf       	out	0x3d, r28	; 61
    1236:	8a 83       	std	Y+2, r24	; 0x02
    1238:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Status = 0;
    123a:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8INTx){
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	28 2f       	mov	r18, r24
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	3b 87       	std	Y+11, r19	; 0x0b
    1244:	2a 87       	std	Y+10, r18	; 0x0a
    1246:	8a 85       	ldd	r24, Y+10	; 0x0a
    1248:	9b 85       	ldd	r25, Y+11	; 0x0b
    124a:	81 30       	cpi	r24, 0x01	; 1
    124c:	91 05       	cpc	r25, r1
    124e:	09 f4       	brne	.+2      	; 0x1252 <EXTI_u8SetSource+0x30>
    1250:	77 c0       	rjmp	.+238    	; 0x1340 <EXTI_u8SetSource+0x11e>
    1252:	2a 85       	ldd	r18, Y+10	; 0x0a
    1254:	3b 85       	ldd	r19, Y+11	; 0x0b
    1256:	22 30       	cpi	r18, 0x02	; 2
    1258:	31 05       	cpc	r19, r1
    125a:	09 f4       	brne	.+2      	; 0x125e <EXTI_u8SetSource+0x3c>
    125c:	dd c0       	rjmp	.+442    	; 0x1418 <EXTI_u8SetSource+0x1f6>
    125e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1260:	9b 85       	ldd	r25, Y+11	; 0x0b
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	09 f0       	breq	.+2      	; 0x1268 <EXTI_u8SetSource+0x46>
    1266:	09 c1       	rjmp	.+530    	; 0x147a <EXTI_u8SetSource+0x258>
	case EXTI_INT_0:
		CLR_BIT(EXTI_DDRD_REG, EXTI_PIN_2);  // make pd2 => input
    1268:	a1 e3       	ldi	r26, 0x31	; 49
    126a:	b0 e0       	ldi	r27, 0x00	; 0
    126c:	e1 e3       	ldi	r30, 0x31	; 49
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	8b 7f       	andi	r24, 0xFB	; 251
    1274:	8c 93       	st	X, r24
		SET_BIT(EXTI_PORTD_REG, EXTI_PIN_2);  //pull_up
    1276:	a2 e3       	ldi	r26, 0x32	; 50
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	e2 e3       	ldi	r30, 0x32	; 50
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	84 60       	ori	r24, 0x04	; 4
    1282:	8c 93       	st	X, r24
		switch(Copy_u8Source){
    1284:	8b 81       	ldd	r24, Y+3	; 0x03
    1286:	28 2f       	mov	r18, r24
    1288:	30 e0       	ldi	r19, 0x00	; 0
    128a:	39 87       	std	Y+9, r19	; 0x09
    128c:	28 87       	std	Y+8, r18	; 0x08
    128e:	88 85       	ldd	r24, Y+8	; 0x08
    1290:	99 85       	ldd	r25, Y+9	; 0x09
    1292:	81 30       	cpi	r24, 0x01	; 1
    1294:	91 05       	cpc	r25, r1
    1296:	21 f1       	breq	.+72     	; 0x12e0 <EXTI_u8SetSource+0xbe>
    1298:	28 85       	ldd	r18, Y+8	; 0x08
    129a:	39 85       	ldd	r19, Y+9	; 0x09
    129c:	22 30       	cpi	r18, 0x02	; 2
    129e:	31 05       	cpc	r19, r1
    12a0:	2c f4       	brge	.+10     	; 0x12ac <EXTI_u8SetSource+0x8a>
    12a2:	88 85       	ldd	r24, Y+8	; 0x08
    12a4:	99 85       	ldd	r25, Y+9	; 0x09
    12a6:	00 97       	sbiw	r24, 0x00	; 0
    12a8:	61 f0       	breq	.+24     	; 0x12c2 <EXTI_u8SetSource+0xa0>
    12aa:	47 c0       	rjmp	.+142    	; 0x133a <EXTI_u8SetSource+0x118>
    12ac:	28 85       	ldd	r18, Y+8	; 0x08
    12ae:	39 85       	ldd	r19, Y+9	; 0x09
    12b0:	22 30       	cpi	r18, 0x02	; 2
    12b2:	31 05       	cpc	r19, r1
    12b4:	21 f1       	breq	.+72     	; 0x12fe <EXTI_u8SetSource+0xdc>
    12b6:	88 85       	ldd	r24, Y+8	; 0x08
    12b8:	99 85       	ldd	r25, Y+9	; 0x09
    12ba:	83 30       	cpi	r24, 0x03	; 3
    12bc:	91 05       	cpc	r25, r1
    12be:	71 f1       	breq	.+92     	; 0x131c <EXTI_u8SetSource+0xfa>
    12c0:	3c c0       	rjmp	.+120    	; 0x133a <EXTI_u8SetSource+0x118>
		case EXTI_LOW_LEVEL:
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_0);
    12c2:	a5 e5       	ldi	r26, 0x55	; 85
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	e5 e5       	ldi	r30, 0x55	; 85
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	8e 7f       	andi	r24, 0xFE	; 254
    12ce:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    12d0:	a5 e5       	ldi	r26, 0x55	; 85
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	e5 e5       	ldi	r30, 0x55	; 85
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	8d 7f       	andi	r24, 0xFD	; 253
    12dc:	8c 93       	st	X, r24
    12de:	cf c0       	rjmp	.+414    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_ANY_CHANGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_0);
    12e0:	a5 e5       	ldi	r26, 0x55	; 85
    12e2:	b0 e0       	ldi	r27, 0x00	; 0
    12e4:	e5 e5       	ldi	r30, 0x55	; 85
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	81 60       	ori	r24, 0x01	; 1
    12ec:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    12ee:	a5 e5       	ldi	r26, 0x55	; 85
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	e5 e5       	ldi	r30, 0x55	; 85
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	8d 7f       	andi	r24, 0xFD	; 253
    12fa:	8c 93       	st	X, r24
    12fc:	c0 c0       	rjmp	.+384    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_FALLING_EDGE:
			CLR_BIT(EXTI_MCUCR_REG,  EXTI_PIN_0);
    12fe:	a5 e5       	ldi	r26, 0x55	; 85
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	e5 e5       	ldi	r30, 0x55	; 85
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	8e 7f       	andi	r24, 0xFE	; 254
    130a:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    130c:	a5 e5       	ldi	r26, 0x55	; 85
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e5 e5       	ldi	r30, 0x55	; 85
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	82 60       	ori	r24, 0x02	; 2
    1318:	8c 93       	st	X, r24
    131a:	b1 c0       	rjmp	.+354    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_RISING_EDGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_0);
    131c:	a5 e5       	ldi	r26, 0x55	; 85
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	e5 e5       	ldi	r30, 0x55	; 85
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	81 60       	ori	r24, 0x01	; 1
    1328:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    132a:	a5 e5       	ldi	r26, 0x55	; 85
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e5 e5       	ldi	r30, 0x55	; 85
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	82 60       	ori	r24, 0x02	; 2
    1336:	8c 93       	st	X, r24
    1338:	a2 c0       	rjmp	.+324    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		default:Local_u8Status = 1;
    133a:	81 e0       	ldi	r24, 0x01	; 1
    133c:	89 83       	std	Y+1, r24	; 0x01
    133e:	9f c0       	rjmp	.+318    	; 0x147e <EXTI_u8SetSource+0x25c>
		}
		break;

	case EXTI_INT_1:
		CLR_BIT(EXTI_DDRD_REG, EXTI_PIN_3);  // make pd2 => input
    1340:	a1 e3       	ldi	r26, 0x31	; 49
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	e1 e3       	ldi	r30, 0x31	; 49
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	80 81       	ld	r24, Z
    134a:	87 7f       	andi	r24, 0xF7	; 247
    134c:	8c 93       	st	X, r24
		SET_BIT(EXTI_PORTD_REG, EXTI_PIN_3);  //pull_up
    134e:	a2 e3       	ldi	r26, 0x32	; 50
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e2 e3       	ldi	r30, 0x32	; 50
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	88 60       	ori	r24, 0x08	; 8
    135a:	8c 93       	st	X, r24
		switch(Copy_u8Source){
    135c:	8b 81       	ldd	r24, Y+3	; 0x03
    135e:	28 2f       	mov	r18, r24
    1360:	30 e0       	ldi	r19, 0x00	; 0
    1362:	3f 83       	std	Y+7, r19	; 0x07
    1364:	2e 83       	std	Y+6, r18	; 0x06
    1366:	8e 81       	ldd	r24, Y+6	; 0x06
    1368:	9f 81       	ldd	r25, Y+7	; 0x07
    136a:	81 30       	cpi	r24, 0x01	; 1
    136c:	91 05       	cpc	r25, r1
    136e:	21 f1       	breq	.+72     	; 0x13b8 <EXTI_u8SetSource+0x196>
    1370:	2e 81       	ldd	r18, Y+6	; 0x06
    1372:	3f 81       	ldd	r19, Y+7	; 0x07
    1374:	22 30       	cpi	r18, 0x02	; 2
    1376:	31 05       	cpc	r19, r1
    1378:	2c f4       	brge	.+10     	; 0x1384 <EXTI_u8SetSource+0x162>
    137a:	8e 81       	ldd	r24, Y+6	; 0x06
    137c:	9f 81       	ldd	r25, Y+7	; 0x07
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	61 f0       	breq	.+24     	; 0x139a <EXTI_u8SetSource+0x178>
    1382:	47 c0       	rjmp	.+142    	; 0x1412 <EXTI_u8SetSource+0x1f0>
    1384:	2e 81       	ldd	r18, Y+6	; 0x06
    1386:	3f 81       	ldd	r19, Y+7	; 0x07
    1388:	22 30       	cpi	r18, 0x02	; 2
    138a:	31 05       	cpc	r19, r1
    138c:	21 f1       	breq	.+72     	; 0x13d6 <EXTI_u8SetSource+0x1b4>
    138e:	8e 81       	ldd	r24, Y+6	; 0x06
    1390:	9f 81       	ldd	r25, Y+7	; 0x07
    1392:	83 30       	cpi	r24, 0x03	; 3
    1394:	91 05       	cpc	r25, r1
    1396:	71 f1       	breq	.+92     	; 0x13f4 <EXTI_u8SetSource+0x1d2>
    1398:	3c c0       	rjmp	.+120    	; 0x1412 <EXTI_u8SetSource+0x1f0>
		case EXTI_LOW_LEVEL:
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_2);
    139a:	a5 e5       	ldi	r26, 0x55	; 85
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	e5 e5       	ldi	r30, 0x55	; 85
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	8b 7f       	andi	r24, 0xFB	; 251
    13a6:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    13a8:	a5 e5       	ldi	r26, 0x55	; 85
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	e5 e5       	ldi	r30, 0x55	; 85
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	87 7f       	andi	r24, 0xF7	; 247
    13b4:	8c 93       	st	X, r24
    13b6:	63 c0       	rjmp	.+198    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_ANY_CHANGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_2);
    13b8:	a5 e5       	ldi	r26, 0x55	; 85
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e5 e5       	ldi	r30, 0x55	; 85
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	84 60       	ori	r24, 0x04	; 4
    13c4:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    13c6:	a5 e5       	ldi	r26, 0x55	; 85
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e5 e5       	ldi	r30, 0x55	; 85
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	87 7f       	andi	r24, 0xF7	; 247
    13d2:	8c 93       	st	X, r24
    13d4:	54 c0       	rjmp	.+168    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_FALLING_EDGE:
			CLR_BIT(EXTI_MCUCR_REG,  EXTI_PIN_2);
    13d6:	a5 e5       	ldi	r26, 0x55	; 85
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	e5 e5       	ldi	r30, 0x55	; 85
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	8b 7f       	andi	r24, 0xFB	; 251
    13e2:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    13e4:	a5 e5       	ldi	r26, 0x55	; 85
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e5 e5       	ldi	r30, 0x55	; 85
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	88 60       	ori	r24, 0x08	; 8
    13f0:	8c 93       	st	X, r24
    13f2:	45 c0       	rjmp	.+138    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_RISING_EDGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_2);
    13f4:	a5 e5       	ldi	r26, 0x55	; 85
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	e5 e5       	ldi	r30, 0x55	; 85
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	84 60       	ori	r24, 0x04	; 4
    1400:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    1402:	a5 e5       	ldi	r26, 0x55	; 85
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e5 e5       	ldi	r30, 0x55	; 85
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	88 60       	ori	r24, 0x08	; 8
    140e:	8c 93       	st	X, r24
    1410:	36 c0       	rjmp	.+108    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		default:Local_u8Status = 1;
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	89 83       	std	Y+1, r24	; 0x01
    1416:	33 c0       	rjmp	.+102    	; 0x147e <EXTI_u8SetSource+0x25c>
		}
		break;

	case EXTI_INT_2:
		CLR_BIT(EXTI_DDRB_REG, EXTI_PIN_2);  // make pd2 => input
    1418:	a7 e3       	ldi	r26, 0x37	; 55
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	e7 e3       	ldi	r30, 0x37	; 55
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	8b 7f       	andi	r24, 0xFB	; 251
    1424:	8c 93       	st	X, r24
		SET_BIT(EXTI_PORTB_REG, EXTI_PIN_2);  //pull_up
    1426:	a8 e3       	ldi	r26, 0x38	; 56
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e8 e3       	ldi	r30, 0x38	; 56
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	84 60       	ori	r24, 0x04	; 4
    1432:	8c 93       	st	X, r24
		switch(Copy_u8Source){
    1434:	8b 81       	ldd	r24, Y+3	; 0x03
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	3d 83       	std	Y+5, r19	; 0x05
    143c:	2c 83       	std	Y+4, r18	; 0x04
    143e:	8c 81       	ldd	r24, Y+4	; 0x04
    1440:	9d 81       	ldd	r25, Y+5	; 0x05
    1442:	82 30       	cpi	r24, 0x02	; 2
    1444:	91 05       	cpc	r25, r1
    1446:	31 f0       	breq	.+12     	; 0x1454 <EXTI_u8SetSource+0x232>
    1448:	2c 81       	ldd	r18, Y+4	; 0x04
    144a:	3d 81       	ldd	r19, Y+5	; 0x05
    144c:	23 30       	cpi	r18, 0x03	; 3
    144e:	31 05       	cpc	r19, r1
    1450:	49 f0       	breq	.+18     	; 0x1464 <EXTI_u8SetSource+0x242>
    1452:	10 c0       	rjmp	.+32     	; 0x1474 <EXTI_u8SetSource+0x252>
		case EXTI_FALLING_EDGE:
			CLR_BIT(EXTI_MCUCSR_REG,  EXTI_PIN_6);
    1454:	a4 e5       	ldi	r26, 0x54	; 84
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	e4 e5       	ldi	r30, 0x54	; 84
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	8f 7b       	andi	r24, 0xBF	; 191
    1460:	8c 93       	st	X, r24
    1462:	0d c0       	rjmp	.+26     	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_RISING_EDGE:
			SET_BIT(EXTI_MCUCSR_REG, EXTI_PIN_6);
    1464:	a4 e5       	ldi	r26, 0x54	; 84
    1466:	b0 e0       	ldi	r27, 0x00	; 0
    1468:	e4 e5       	ldi	r30, 0x54	; 84
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	80 81       	ld	r24, Z
    146e:	80 64       	ori	r24, 0x40	; 64
    1470:	8c 93       	st	X, r24
    1472:	05 c0       	rjmp	.+10     	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		default:Local_u8Status = 1;
    1474:	81 e0       	ldi	r24, 0x01	; 1
    1476:	89 83       	std	Y+1, r24	; 0x01
    1478:	02 c0       	rjmp	.+4      	; 0x147e <EXTI_u8SetSource+0x25c>
		}
		break;
		default: Local_u8Status = 1;
    147a:	81 e0       	ldi	r24, 0x01	; 1
    147c:	89 83       	std	Y+1, r24	; 0x01
				SET_BIT(MCUCSR, PIN_6);
				break;
			default: Local_u8Status = 1;
			}
		}*/
	return Local_u8Status;
    147e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1480:	2b 96       	adiw	r28, 0x0b	; 11
    1482:	0f b6       	in	r0, 0x3f	; 63
    1484:	f8 94       	cli
    1486:	de bf       	out	0x3e, r29	; 62
    1488:	0f be       	out	0x3f, r0	; 63
    148a:	cd bf       	out	0x3d, r28	; 61
    148c:	cf 91       	pop	r28
    148e:	df 91       	pop	r29
    1490:	08 95       	ret

00001492 <EXTI_u8EnablePIE>:

/*
	this function used to enable the PIE (set the corresponding bit in GICR to 1),
	it takes the external interrupt number;
 */
u8 EXTI_u8EnablePIE(u8 Copy_u8INTx){
    1492:	df 93       	push	r29
    1494:	cf 93       	push	r28
    1496:	00 d0       	rcall	.+0      	; 0x1498 <EXTI_u8EnablePIE+0x6>
    1498:	00 d0       	rcall	.+0      	; 0x149a <EXTI_u8EnablePIE+0x8>
    149a:	cd b7       	in	r28, 0x3d	; 61
    149c:	de b7       	in	r29, 0x3e	; 62
    149e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Status = 0;
    14a0:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8INTx){
    14a2:	8a 81       	ldd	r24, Y+2	; 0x02
    14a4:	28 2f       	mov	r18, r24
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	3c 83       	std	Y+4, r19	; 0x04
    14aa:	2b 83       	std	Y+3, r18	; 0x03
    14ac:	8b 81       	ldd	r24, Y+3	; 0x03
    14ae:	9c 81       	ldd	r25, Y+4	; 0x04
    14b0:	81 30       	cpi	r24, 0x01	; 1
    14b2:	91 05       	cpc	r25, r1
    14b4:	89 f0       	breq	.+34     	; 0x14d8 <EXTI_u8EnablePIE+0x46>
    14b6:	2b 81       	ldd	r18, Y+3	; 0x03
    14b8:	3c 81       	ldd	r19, Y+4	; 0x04
    14ba:	22 30       	cpi	r18, 0x02	; 2
    14bc:	31 05       	cpc	r19, r1
    14be:	a1 f0       	breq	.+40     	; 0x14e8 <EXTI_u8EnablePIE+0x56>
    14c0:	8b 81       	ldd	r24, Y+3	; 0x03
    14c2:	9c 81       	ldd	r25, Y+4	; 0x04
    14c4:	00 97       	sbiw	r24, 0x00	; 0
    14c6:	c1 f4       	brne	.+48     	; 0x14f8 <EXTI_u8EnablePIE+0x66>
	case EXTI_INT_0:
		SET_BIT(EXTI_GICR_REG, EXTI_PIN_6);
    14c8:	ab e5       	ldi	r26, 0x5B	; 91
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	eb e5       	ldi	r30, 0x5B	; 91
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	80 64       	ori	r24, 0x40	; 64
    14d4:	8c 93       	st	X, r24
    14d6:	12 c0       	rjmp	.+36     	; 0x14fc <EXTI_u8EnablePIE+0x6a>
		break;
	case EXTI_INT_1:
		SET_BIT(EXTI_GICR_REG, EXTI_PIN_7);
    14d8:	ab e5       	ldi	r26, 0x5B	; 91
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	eb e5       	ldi	r30, 0x5B	; 91
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	80 68       	ori	r24, 0x80	; 128
    14e4:	8c 93       	st	X, r24
    14e6:	0a c0       	rjmp	.+20     	; 0x14fc <EXTI_u8EnablePIE+0x6a>
		break;
	case EXTI_INT_2:
		SET_BIT(EXTI_GICR_REG, EXTI_PIN_5);
    14e8:	ab e5       	ldi	r26, 0x5B	; 91
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	eb e5       	ldi	r30, 0x5B	; 91
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	80 62       	ori	r24, 0x20	; 32
    14f4:	8c 93       	st	X, r24
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <EXTI_u8EnablePIE+0x6a>
		break;
	default: Local_u8Status = 1;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Status;
    14fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <EXTI_u8DisablePIE>:

/*
	this function used to enable the PIE (set the corresponding bit in GICR to 1),
	it takes the external interrupt number;
 */
u8 EXTI_u8DisablePIE(u8 Copy_u8INTx){
    150c:	df 93       	push	r29
    150e:	cf 93       	push	r28
    1510:	00 d0       	rcall	.+0      	; 0x1512 <EXTI_u8DisablePIE+0x6>
    1512:	00 d0       	rcall	.+0      	; 0x1514 <EXTI_u8DisablePIE+0x8>
    1514:	cd b7       	in	r28, 0x3d	; 61
    1516:	de b7       	in	r29, 0x3e	; 62
    1518:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Status = 0;
    151a:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8INTx){
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	3c 83       	std	Y+4, r19	; 0x04
    1524:	2b 83       	std	Y+3, r18	; 0x03
    1526:	8b 81       	ldd	r24, Y+3	; 0x03
    1528:	9c 81       	ldd	r25, Y+4	; 0x04
    152a:	81 30       	cpi	r24, 0x01	; 1
    152c:	91 05       	cpc	r25, r1
    152e:	89 f0       	breq	.+34     	; 0x1552 <EXTI_u8DisablePIE+0x46>
    1530:	2b 81       	ldd	r18, Y+3	; 0x03
    1532:	3c 81       	ldd	r19, Y+4	; 0x04
    1534:	22 30       	cpi	r18, 0x02	; 2
    1536:	31 05       	cpc	r19, r1
    1538:	a1 f0       	breq	.+40     	; 0x1562 <EXTI_u8DisablePIE+0x56>
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	9c 81       	ldd	r25, Y+4	; 0x04
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	c1 f4       	brne	.+48     	; 0x1572 <EXTI_u8DisablePIE+0x66>
	case EXTI_INT_0:
		CLR_BIT(EXTI_GICR_REG, EXTI_PIN_6);
    1542:	ab e5       	ldi	r26, 0x5B	; 91
    1544:	b0 e0       	ldi	r27, 0x00	; 0
    1546:	eb e5       	ldi	r30, 0x5B	; 91
    1548:	f0 e0       	ldi	r31, 0x00	; 0
    154a:	80 81       	ld	r24, Z
    154c:	8f 7b       	andi	r24, 0xBF	; 191
    154e:	8c 93       	st	X, r24
    1550:	12 c0       	rjmp	.+36     	; 0x1576 <EXTI_u8DisablePIE+0x6a>
		break;
	case EXTI_INT_1:
		CLR_BIT(EXTI_GICR_REG, EXTI_PIN_7);
    1552:	ab e5       	ldi	r26, 0x5B	; 91
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	eb e5       	ldi	r30, 0x5B	; 91
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	8f 77       	andi	r24, 0x7F	; 127
    155e:	8c 93       	st	X, r24
    1560:	0a c0       	rjmp	.+20     	; 0x1576 <EXTI_u8DisablePIE+0x6a>
		break;
	case EXTI_INT_2:
		CLR_BIT(EXTI_GICR_REG, EXTI_PIN_5);
    1562:	ab e5       	ldi	r26, 0x5B	; 91
    1564:	b0 e0       	ldi	r27, 0x00	; 0
    1566:	eb e5       	ldi	r30, 0x5B	; 91
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	80 81       	ld	r24, Z
    156c:	8f 7d       	andi	r24, 0xDF	; 223
    156e:	8c 93       	st	X, r24
    1570:	02 c0       	rjmp	.+4      	; 0x1576 <EXTI_u8DisablePIE+0x6a>
		break;
	default: Local_u8Status = 1;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Status;
    1576:	89 81       	ldd	r24, Y+1	; 0x01
}
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	0f 90       	pop	r0
    157e:	0f 90       	pop	r0
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <EXTI_voidEnableGIE>:

//this function used to enable the GIE (set the I_bit in SREG to 1)
void EXTI_voidEnableGIE(){
    1586:	df 93       	push	r29
    1588:	cf 93       	push	r28
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EXTI_SREG_REG, EXTI_PIN_7);
    158e:	af e5       	ldi	r26, 0x5F	; 95
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	ef e5       	ldi	r30, 0x5F	; 95
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	80 68       	ori	r24, 0x80	; 128
    159a:	8c 93       	st	X, r24
}
    159c:	cf 91       	pop	r28
    159e:	df 91       	pop	r29
    15a0:	08 95       	ret

000015a2 <EXTI_voidDisableGIE>:

//this function used to disable the GIE (set the I_bit in SREG to 0)
void EXTI_voidDisableGIE(){
    15a2:	df 93       	push	r29
    15a4:	cf 93       	push	r28
    15a6:	cd b7       	in	r28, 0x3d	; 61
    15a8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_SREG_REG, EXTI_PIN_7);
    15aa:	af e5       	ldi	r26, 0x5F	; 95
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	ef e5       	ldi	r30, 0x5F	; 95
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	8f 77       	andi	r24, 0x7F	; 127
    15b6:	8c 93       	st	X, r24
}
    15b8:	cf 91       	pop	r28
    15ba:	df 91       	pop	r29
    15bc:	08 95       	ret

000015be <EXTI_voidSet_INT0_Cbf>:

//This function used to set INT0 call back function.
void EXTI_voidSet_INT0_Cbf(void (*fptr)(void)){
    15be:	df 93       	push	r29
    15c0:	cf 93       	push	r28
    15c2:	00 d0       	rcall	.+0      	; 0x15c4 <EXTI_voidSet_INT0_Cbf+0x6>
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	9a 83       	std	Y+2, r25	; 0x02
    15ca:	89 83       	std	Y+1, r24	; 0x01
	if(fptr != NULL){
    15cc:	89 81       	ldd	r24, Y+1	; 0x01
    15ce:	9a 81       	ldd	r25, Y+2	; 0x02
    15d0:	00 97       	sbiw	r24, 0x00	; 0
    15d2:	31 f0       	breq	.+12     	; 0x15e0 <EXTI_voidSet_INT0_Cbf+0x22>
		INT0_Cbf_ptr = fptr;
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	9a 81       	ldd	r25, Y+2	; 0x02
    15d8:	90 93 7d 00 	sts	0x007D, r25
    15dc:	80 93 7c 00 	sts	0x007C, r24
	}
}
    15e0:	0f 90       	pop	r0
    15e2:	0f 90       	pop	r0
    15e4:	cf 91       	pop	r28
    15e6:	df 91       	pop	r29
    15e8:	08 95       	ret

000015ea <EXTI_voidSet_INT1_Cbf>:

//This function used to set INT1 call back function.
void EXTI_voidSet_INT1_Cbf(void (*fptr)(void))
{
    15ea:	df 93       	push	r29
    15ec:	cf 93       	push	r28
    15ee:	00 d0       	rcall	.+0      	; 0x15f0 <EXTI_voidSet_INT1_Cbf+0x6>
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	9a 83       	std	Y+2, r25	; 0x02
    15f6:	89 83       	std	Y+1, r24	; 0x01
	if(fptr != NULL)
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
    15fa:	9a 81       	ldd	r25, Y+2	; 0x02
    15fc:	00 97       	sbiw	r24, 0x00	; 0
    15fe:	31 f0       	breq	.+12     	; 0x160c <EXTI_voidSet_INT1_Cbf+0x22>
	{
		INT1_Cbf_ptr = fptr;
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	9a 81       	ldd	r25, Y+2	; 0x02
    1604:	90 93 7f 00 	sts	0x007F, r25
    1608:	80 93 7e 00 	sts	0x007E, r24
	}
}
    160c:	0f 90       	pop	r0
    160e:	0f 90       	pop	r0
    1610:	cf 91       	pop	r28
    1612:	df 91       	pop	r29
    1614:	08 95       	ret

00001616 <__vector_1>:

ISR(INT0_vect){
    1616:	1f 92       	push	r1
    1618:	0f 92       	push	r0
    161a:	0f b6       	in	r0, 0x3f	; 63
    161c:	0f 92       	push	r0
    161e:	11 24       	eor	r1, r1
    1620:	2f 93       	push	r18
    1622:	3f 93       	push	r19
    1624:	4f 93       	push	r20
    1626:	5f 93       	push	r21
    1628:	6f 93       	push	r22
    162a:	7f 93       	push	r23
    162c:	8f 93       	push	r24
    162e:	9f 93       	push	r25
    1630:	af 93       	push	r26
    1632:	bf 93       	push	r27
    1634:	ef 93       	push	r30
    1636:	ff 93       	push	r31
    1638:	df 93       	push	r29
    163a:	cf 93       	push	r28
    163c:	cd b7       	in	r28, 0x3d	; 61
    163e:	de b7       	in	r29, 0x3e	; 62
	if(INT0_Cbf_ptr != NULL){
    1640:	80 91 7c 00 	lds	r24, 0x007C
    1644:	90 91 7d 00 	lds	r25, 0x007D
    1648:	00 97       	sbiw	r24, 0x00	; 0
    164a:	29 f0       	breq	.+10     	; 0x1656 <__vector_1+0x40>
		INT0_Cbf_ptr();
    164c:	e0 91 7c 00 	lds	r30, 0x007C
    1650:	f0 91 7d 00 	lds	r31, 0x007D
    1654:	09 95       	icall
	}
}
    1656:	cf 91       	pop	r28
    1658:	df 91       	pop	r29
    165a:	ff 91       	pop	r31
    165c:	ef 91       	pop	r30
    165e:	bf 91       	pop	r27
    1660:	af 91       	pop	r26
    1662:	9f 91       	pop	r25
    1664:	8f 91       	pop	r24
    1666:	7f 91       	pop	r23
    1668:	6f 91       	pop	r22
    166a:	5f 91       	pop	r21
    166c:	4f 91       	pop	r20
    166e:	3f 91       	pop	r19
    1670:	2f 91       	pop	r18
    1672:	0f 90       	pop	r0
    1674:	0f be       	out	0x3f, r0	; 63
    1676:	0f 90       	pop	r0
    1678:	1f 90       	pop	r1
    167a:	18 95       	reti

0000167c <__vector_2>:

ISR(INT1_vect){
    167c:	1f 92       	push	r1
    167e:	0f 92       	push	r0
    1680:	0f b6       	in	r0, 0x3f	; 63
    1682:	0f 92       	push	r0
    1684:	11 24       	eor	r1, r1
    1686:	2f 93       	push	r18
    1688:	3f 93       	push	r19
    168a:	4f 93       	push	r20
    168c:	5f 93       	push	r21
    168e:	6f 93       	push	r22
    1690:	7f 93       	push	r23
    1692:	8f 93       	push	r24
    1694:	9f 93       	push	r25
    1696:	af 93       	push	r26
    1698:	bf 93       	push	r27
    169a:	ef 93       	push	r30
    169c:	ff 93       	push	r31
    169e:	df 93       	push	r29
    16a0:	cf 93       	push	r28
    16a2:	cd b7       	in	r28, 0x3d	; 61
    16a4:	de b7       	in	r29, 0x3e	; 62
	if(INT1_Cbf_ptr != NULL)
    16a6:	80 91 7e 00 	lds	r24, 0x007E
    16aa:	90 91 7f 00 	lds	r25, 0x007F
    16ae:	00 97       	sbiw	r24, 0x00	; 0
    16b0:	29 f0       	breq	.+10     	; 0x16bc <__vector_2+0x40>
	{
		INT1_Cbf_ptr();
    16b2:	e0 91 7e 00 	lds	r30, 0x007E
    16b6:	f0 91 7f 00 	lds	r31, 0x007F
    16ba:	09 95       	icall
	}
}
    16bc:	cf 91       	pop	r28
    16be:	df 91       	pop	r29
    16c0:	ff 91       	pop	r31
    16c2:	ef 91       	pop	r30
    16c4:	bf 91       	pop	r27
    16c6:	af 91       	pop	r26
    16c8:	9f 91       	pop	r25
    16ca:	8f 91       	pop	r24
    16cc:	7f 91       	pop	r23
    16ce:	6f 91       	pop	r22
    16d0:	5f 91       	pop	r21
    16d2:	4f 91       	pop	r20
    16d4:	3f 91       	pop	r19
    16d6:	2f 91       	pop	r18
    16d8:	0f 90       	pop	r0
    16da:	0f be       	out	0x3f, r0	; 63
    16dc:	0f 90       	pop	r0
    16de:	1f 90       	pop	r1
    16e0:	18 95       	reti

000016e2 <DIO_u8setPortDir>:
#include"DIO_init.h"


//PORT Functions
//set PORT direction
u8 DIO_u8setPortDir(u8 Copy_u8port, u8 Copy_u8dir){
    16e2:	df 93       	push	r29
    16e4:	cf 93       	push	r28
    16e6:	00 d0       	rcall	.+0      	; 0x16e8 <DIO_u8setPortDir+0x6>
    16e8:	00 d0       	rcall	.+0      	; 0x16ea <DIO_u8setPortDir+0x8>
    16ea:	0f 92       	push	r0
    16ec:	cd b7       	in	r28, 0x3d	; 61
    16ee:	de b7       	in	r29, 0x3e	; 62
    16f0:	8a 83       	std	Y+2, r24	; 0x02
    16f2:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8statues = 0;
    16f4:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8port){
    16f6:	8a 81       	ldd	r24, Y+2	; 0x02
    16f8:	28 2f       	mov	r18, r24
    16fa:	30 e0       	ldi	r19, 0x00	; 0
    16fc:	3d 83       	std	Y+5, r19	; 0x05
    16fe:	2c 83       	std	Y+4, r18	; 0x04
    1700:	8c 81       	ldd	r24, Y+4	; 0x04
    1702:	9d 81       	ldd	r25, Y+5	; 0x05
    1704:	81 30       	cpi	r24, 0x01	; 1
    1706:	91 05       	cpc	r25, r1
    1708:	d1 f0       	breq	.+52     	; 0x173e <DIO_u8setPortDir+0x5c>
    170a:	2c 81       	ldd	r18, Y+4	; 0x04
    170c:	3d 81       	ldd	r19, Y+5	; 0x05
    170e:	22 30       	cpi	r18, 0x02	; 2
    1710:	31 05       	cpc	r19, r1
    1712:	2c f4       	brge	.+10     	; 0x171e <DIO_u8setPortDir+0x3c>
    1714:	8c 81       	ldd	r24, Y+4	; 0x04
    1716:	9d 81       	ldd	r25, Y+5	; 0x05
    1718:	00 97       	sbiw	r24, 0x00	; 0
    171a:	61 f0       	breq	.+24     	; 0x1734 <DIO_u8setPortDir+0x52>
    171c:	1f c0       	rjmp	.+62     	; 0x175c <DIO_u8setPortDir+0x7a>
    171e:	2c 81       	ldd	r18, Y+4	; 0x04
    1720:	3d 81       	ldd	r19, Y+5	; 0x05
    1722:	22 30       	cpi	r18, 0x02	; 2
    1724:	31 05       	cpc	r19, r1
    1726:	81 f0       	breq	.+32     	; 0x1748 <DIO_u8setPortDir+0x66>
    1728:	8c 81       	ldd	r24, Y+4	; 0x04
    172a:	9d 81       	ldd	r25, Y+5	; 0x05
    172c:	83 30       	cpi	r24, 0x03	; 3
    172e:	91 05       	cpc	r25, r1
    1730:	81 f0       	breq	.+32     	; 0x1752 <DIO_u8setPortDir+0x70>
    1732:	14 c0       	rjmp	.+40     	; 0x175c <DIO_u8setPortDir+0x7a>
	case DIO_PORT_A:	DDRA_REG = Copy_u8dir;  break;
    1734:	ea e3       	ldi	r30, 0x3A	; 58
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	8b 81       	ldd	r24, Y+3	; 0x03
    173a:	80 83       	st	Z, r24
    173c:	11 c0       	rjmp	.+34     	; 0x1760 <DIO_u8setPortDir+0x7e>
	case DIO_PORT_B:	DDRB_REG = Copy_u8dir;  break;
    173e:	e7 e3       	ldi	r30, 0x37	; 55
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	8b 81       	ldd	r24, Y+3	; 0x03
    1744:	80 83       	st	Z, r24
    1746:	0c c0       	rjmp	.+24     	; 0x1760 <DIO_u8setPortDir+0x7e>
	case DIO_PORT_C:	DDRC_REG = Copy_u8dir;  break;
    1748:	e4 e3       	ldi	r30, 0x34	; 52
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	8b 81       	ldd	r24, Y+3	; 0x03
    174e:	80 83       	st	Z, r24
    1750:	07 c0       	rjmp	.+14     	; 0x1760 <DIO_u8setPortDir+0x7e>
	case DIO_PORT_D:	DDRD_REG = Copy_u8dir;  break;
    1752:	e1 e3       	ldi	r30, 0x31	; 49
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	8b 81       	ldd	r24, Y+3	; 0x03
    1758:	80 83       	st	Z, r24
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <DIO_u8setPortDir+0x7e>

	default: Local_u8statues = 1;
    175c:	81 e0       	ldi	r24, 0x01	; 1
    175e:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1760:	89 81       	ldd	r24, Y+1	; 0x01
}
    1762:	0f 90       	pop	r0
    1764:	0f 90       	pop	r0
    1766:	0f 90       	pop	r0
    1768:	0f 90       	pop	r0
    176a:	0f 90       	pop	r0
    176c:	cf 91       	pop	r28
    176e:	df 91       	pop	r29
    1770:	08 95       	ret

00001772 <DIO_u8setPortVal>:

//set PORT value
u8 DIO_u8setPortVal(u8 Copy_u8port, u8 Copy_u8val)
{
    1772:	df 93       	push	r29
    1774:	cf 93       	push	r28
    1776:	00 d0       	rcall	.+0      	; 0x1778 <DIO_u8setPortVal+0x6>
    1778:	00 d0       	rcall	.+0      	; 0x177a <DIO_u8setPortVal+0x8>
    177a:	0f 92       	push	r0
    177c:	cd b7       	in	r28, 0x3d	; 61
    177e:	de b7       	in	r29, 0x3e	; 62
    1780:	8a 83       	std	Y+2, r24	; 0x02
    1782:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8statues = 0;
    1784:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8port){
    1786:	8a 81       	ldd	r24, Y+2	; 0x02
    1788:	28 2f       	mov	r18, r24
    178a:	30 e0       	ldi	r19, 0x00	; 0
    178c:	3d 83       	std	Y+5, r19	; 0x05
    178e:	2c 83       	std	Y+4, r18	; 0x04
    1790:	8c 81       	ldd	r24, Y+4	; 0x04
    1792:	9d 81       	ldd	r25, Y+5	; 0x05
    1794:	81 30       	cpi	r24, 0x01	; 1
    1796:	91 05       	cpc	r25, r1
    1798:	d1 f0       	breq	.+52     	; 0x17ce <DIO_u8setPortVal+0x5c>
    179a:	2c 81       	ldd	r18, Y+4	; 0x04
    179c:	3d 81       	ldd	r19, Y+5	; 0x05
    179e:	22 30       	cpi	r18, 0x02	; 2
    17a0:	31 05       	cpc	r19, r1
    17a2:	2c f4       	brge	.+10     	; 0x17ae <DIO_u8setPortVal+0x3c>
    17a4:	8c 81       	ldd	r24, Y+4	; 0x04
    17a6:	9d 81       	ldd	r25, Y+5	; 0x05
    17a8:	00 97       	sbiw	r24, 0x00	; 0
    17aa:	61 f0       	breq	.+24     	; 0x17c4 <DIO_u8setPortVal+0x52>
    17ac:	1f c0       	rjmp	.+62     	; 0x17ec <DIO_u8setPortVal+0x7a>
    17ae:	2c 81       	ldd	r18, Y+4	; 0x04
    17b0:	3d 81       	ldd	r19, Y+5	; 0x05
    17b2:	22 30       	cpi	r18, 0x02	; 2
    17b4:	31 05       	cpc	r19, r1
    17b6:	81 f0       	breq	.+32     	; 0x17d8 <DIO_u8setPortVal+0x66>
    17b8:	8c 81       	ldd	r24, Y+4	; 0x04
    17ba:	9d 81       	ldd	r25, Y+5	; 0x05
    17bc:	83 30       	cpi	r24, 0x03	; 3
    17be:	91 05       	cpc	r25, r1
    17c0:	81 f0       	breq	.+32     	; 0x17e2 <DIO_u8setPortVal+0x70>
    17c2:	14 c0       	rjmp	.+40     	; 0x17ec <DIO_u8setPortVal+0x7a>
	case DIO_PORT_A:	PORTA_REG = Copy_u8val;  break;
    17c4:	eb e3       	ldi	r30, 0x3B	; 59
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ca:	80 83       	st	Z, r24
    17cc:	11 c0       	rjmp	.+34     	; 0x17f0 <DIO_u8setPortVal+0x7e>
	case DIO_PORT_B:	PORTB_REG = Copy_u8val;  break;
    17ce:	e8 e3       	ldi	r30, 0x38	; 56
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	8b 81       	ldd	r24, Y+3	; 0x03
    17d4:	80 83       	st	Z, r24
    17d6:	0c c0       	rjmp	.+24     	; 0x17f0 <DIO_u8setPortVal+0x7e>
	case DIO_PORT_C:	PORTC_REG = Copy_u8val;  break;
    17d8:	e5 e3       	ldi	r30, 0x35	; 53
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	8b 81       	ldd	r24, Y+3	; 0x03
    17de:	80 83       	st	Z, r24
    17e0:	07 c0       	rjmp	.+14     	; 0x17f0 <DIO_u8setPortVal+0x7e>
	case DIO_PORT_D:	PORTD_REG = Copy_u8val;  break;
    17e2:	e2 e3       	ldi	r30, 0x32	; 50
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	8b 81       	ldd	r24, Y+3	; 0x03
    17e8:	80 83       	st	Z, r24
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <DIO_u8setPortVal+0x7e>
	default: Local_u8statues = 1;
    17ec:	81 e0       	ldi	r24, 0x01	; 1
    17ee:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    17f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    17f2:	0f 90       	pop	r0
    17f4:	0f 90       	pop	r0
    17f6:	0f 90       	pop	r0
    17f8:	0f 90       	pop	r0
    17fa:	0f 90       	pop	r0
    17fc:	cf 91       	pop	r28
    17fe:	df 91       	pop	r29
    1800:	08 95       	ret

00001802 <DIO_u8getPortVal>:
//get PORT value
u8 DIO_u8getPortVal(u8 Copy_u8port, u8 *Copy_u8valuePtr){
    1802:	df 93       	push	r29
    1804:	cf 93       	push	r28
    1806:	00 d0       	rcall	.+0      	; 0x1808 <DIO_u8getPortVal+0x6>
    1808:	00 d0       	rcall	.+0      	; 0x180a <DIO_u8getPortVal+0x8>
    180a:	00 d0       	rcall	.+0      	; 0x180c <DIO_u8getPortVal+0xa>
    180c:	cd b7       	in	r28, 0x3d	; 61
    180e:	de b7       	in	r29, 0x3e	; 62
    1810:	8a 83       	std	Y+2, r24	; 0x02
    1812:	7c 83       	std	Y+4, r23	; 0x04
    1814:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8statues = 0;
    1816:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8port){
    1818:	8a 81       	ldd	r24, Y+2	; 0x02
    181a:	28 2f       	mov	r18, r24
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	3e 83       	std	Y+6, r19	; 0x06
    1820:	2d 83       	std	Y+5, r18	; 0x05
    1822:	8d 81       	ldd	r24, Y+5	; 0x05
    1824:	9e 81       	ldd	r25, Y+6	; 0x06
    1826:	81 30       	cpi	r24, 0x01	; 1
    1828:	91 05       	cpc	r25, r1
    182a:	e1 f0       	breq	.+56     	; 0x1864 <DIO_u8getPortVal+0x62>
    182c:	2d 81       	ldd	r18, Y+5	; 0x05
    182e:	3e 81       	ldd	r19, Y+6	; 0x06
    1830:	22 30       	cpi	r18, 0x02	; 2
    1832:	31 05       	cpc	r19, r1
    1834:	2c f4       	brge	.+10     	; 0x1840 <DIO_u8getPortVal+0x3e>
    1836:	8d 81       	ldd	r24, Y+5	; 0x05
    1838:	9e 81       	ldd	r25, Y+6	; 0x06
    183a:	00 97       	sbiw	r24, 0x00	; 0
    183c:	61 f0       	breq	.+24     	; 0x1856 <DIO_u8getPortVal+0x54>
    183e:	27 c0       	rjmp	.+78     	; 0x188e <DIO_u8getPortVal+0x8c>
    1840:	2d 81       	ldd	r18, Y+5	; 0x05
    1842:	3e 81       	ldd	r19, Y+6	; 0x06
    1844:	22 30       	cpi	r18, 0x02	; 2
    1846:	31 05       	cpc	r19, r1
    1848:	a1 f0       	breq	.+40     	; 0x1872 <DIO_u8getPortVal+0x70>
    184a:	8d 81       	ldd	r24, Y+5	; 0x05
    184c:	9e 81       	ldd	r25, Y+6	; 0x06
    184e:	83 30       	cpi	r24, 0x03	; 3
    1850:	91 05       	cpc	r25, r1
    1852:	b1 f0       	breq	.+44     	; 0x1880 <DIO_u8getPortVal+0x7e>
    1854:	1c c0       	rjmp	.+56     	; 0x188e <DIO_u8getPortVal+0x8c>
	case DIO_PORT_A:	*Copy_u8valuePtr = PINA_REG;  break;
    1856:	e9 e3       	ldi	r30, 0x39	; 57
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	eb 81       	ldd	r30, Y+3	; 0x03
    185e:	fc 81       	ldd	r31, Y+4	; 0x04
    1860:	80 83       	st	Z, r24
    1862:	17 c0       	rjmp	.+46     	; 0x1892 <DIO_u8getPortVal+0x90>
	case DIO_PORT_B:	*Copy_u8valuePtr = PINB_REG;  break;
    1864:	e6 e3       	ldi	r30, 0x36	; 54
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	eb 81       	ldd	r30, Y+3	; 0x03
    186c:	fc 81       	ldd	r31, Y+4	; 0x04
    186e:	80 83       	st	Z, r24
    1870:	10 c0       	rjmp	.+32     	; 0x1892 <DIO_u8getPortVal+0x90>
	case DIO_PORT_C:	*Copy_u8valuePtr = PINC_REG;  break;
    1872:	e3 e3       	ldi	r30, 0x33	; 51
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	eb 81       	ldd	r30, Y+3	; 0x03
    187a:	fc 81       	ldd	r31, Y+4	; 0x04
    187c:	80 83       	st	Z, r24
    187e:	09 c0       	rjmp	.+18     	; 0x1892 <DIO_u8getPortVal+0x90>
	case DIO_PORT_D:	*Copy_u8valuePtr = PIND_REG;  break;
    1880:	e0 e3       	ldi	r30, 0x30	; 48
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	eb 81       	ldd	r30, Y+3	; 0x03
    1888:	fc 81       	ldd	r31, Y+4	; 0x04
    188a:	80 83       	st	Z, r24
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <DIO_u8getPortVal+0x90>

	default: Local_u8statues = 1;
    188e:	81 e0       	ldi	r24, 0x01	; 1
    1890:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1892:	89 81       	ldd	r24, Y+1	; 0x01
}
    1894:	26 96       	adiw	r28, 0x06	; 6
    1896:	0f b6       	in	r0, 0x3f	; 63
    1898:	f8 94       	cli
    189a:	de bf       	out	0x3e, r29	; 62
    189c:	0f be       	out	0x3f, r0	; 63
    189e:	cd bf       	out	0x3d, r28	; 61
    18a0:	cf 91       	pop	r28
    18a2:	df 91       	pop	r29
    18a4:	08 95       	ret

000018a6 <DIO_u8setPinDir>:

//PIN Functions
//set PIN direction
u8 DIO_u8setPinDir(u8 Copy_u8port, u8 Copy_u8pin, u8 Copy_u8dir){
    18a6:	df 93       	push	r29
    18a8:	cf 93       	push	r28
    18aa:	cd b7       	in	r28, 0x3d	; 61
    18ac:	de b7       	in	r29, 0x3e	; 62
    18ae:	28 97       	sbiw	r28, 0x08	; 8
    18b0:	0f b6       	in	r0, 0x3f	; 63
    18b2:	f8 94       	cli
    18b4:	de bf       	out	0x3e, r29	; 62
    18b6:	0f be       	out	0x3f, r0	; 63
    18b8:	cd bf       	out	0x3d, r28	; 61
    18ba:	8a 83       	std	Y+2, r24	; 0x02
    18bc:	6b 83       	std	Y+3, r22	; 0x03
    18be:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8statues = 0;
    18c0:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8pin >= 0 && Copy_u8pin <= 7){
    18c2:	8b 81       	ldd	r24, Y+3	; 0x03
    18c4:	88 30       	cpi	r24, 0x08	; 8
    18c6:	08 f0       	brcs	.+2      	; 0x18ca <DIO_u8setPinDir+0x24>
    18c8:	f4 c0       	rjmp	.+488    	; 0x1ab2 <DIO_u8setPinDir+0x20c>
		if(Copy_u8dir == DIO_INPUT){
    18ca:	8c 81       	ldd	r24, Y+4	; 0x04
    18cc:	88 23       	and	r24, r24
    18ce:	09 f0       	breq	.+2      	; 0x18d2 <DIO_u8setPinDir+0x2c>
    18d0:	77 c0       	rjmp	.+238    	; 0x19c0 <DIO_u8setPinDir+0x11a>
			switch(Copy_u8port){
    18d2:	8a 81       	ldd	r24, Y+2	; 0x02
    18d4:	28 2f       	mov	r18, r24
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	38 87       	std	Y+8, r19	; 0x08
    18da:	2f 83       	std	Y+7, r18	; 0x07
    18dc:	8f 81       	ldd	r24, Y+7	; 0x07
    18de:	98 85       	ldd	r25, Y+8	; 0x08
    18e0:	81 30       	cpi	r24, 0x01	; 1
    18e2:	91 05       	cpc	r25, r1
    18e4:	59 f1       	breq	.+86     	; 0x193c <DIO_u8setPinDir+0x96>
    18e6:	2f 81       	ldd	r18, Y+7	; 0x07
    18e8:	38 85       	ldd	r19, Y+8	; 0x08
    18ea:	22 30       	cpi	r18, 0x02	; 2
    18ec:	31 05       	cpc	r19, r1
    18ee:	2c f4       	brge	.+10     	; 0x18fa <DIO_u8setPinDir+0x54>
    18f0:	8f 81       	ldd	r24, Y+7	; 0x07
    18f2:	98 85       	ldd	r25, Y+8	; 0x08
    18f4:	00 97       	sbiw	r24, 0x00	; 0
    18f6:	69 f0       	breq	.+26     	; 0x1912 <DIO_u8setPinDir+0x6c>
    18f8:	60 c0       	rjmp	.+192    	; 0x19ba <DIO_u8setPinDir+0x114>
    18fa:	2f 81       	ldd	r18, Y+7	; 0x07
    18fc:	38 85       	ldd	r19, Y+8	; 0x08
    18fe:	22 30       	cpi	r18, 0x02	; 2
    1900:	31 05       	cpc	r19, r1
    1902:	89 f1       	breq	.+98     	; 0x1966 <DIO_u8setPinDir+0xc0>
    1904:	8f 81       	ldd	r24, Y+7	; 0x07
    1906:	98 85       	ldd	r25, Y+8	; 0x08
    1908:	83 30       	cpi	r24, 0x03	; 3
    190a:	91 05       	cpc	r25, r1
    190c:	09 f4       	brne	.+2      	; 0x1910 <DIO_u8setPinDir+0x6a>
    190e:	40 c0       	rjmp	.+128    	; 0x1990 <DIO_u8setPinDir+0xea>
    1910:	54 c0       	rjmp	.+168    	; 0x19ba <DIO_u8setPinDir+0x114>
			case DIO_PORT_A:	CLR_BIT(DDRA_REG, Copy_u8pin);  break;
    1912:	aa e3       	ldi	r26, 0x3A	; 58
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	ea e3       	ldi	r30, 0x3A	; 58
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	48 2f       	mov	r20, r24
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	81 e0       	ldi	r24, 0x01	; 1
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	02 2e       	mov	r0, r18
    192a:	02 c0       	rjmp	.+4      	; 0x1930 <DIO_u8setPinDir+0x8a>
    192c:	88 0f       	add	r24, r24
    192e:	99 1f       	adc	r25, r25
    1930:	0a 94       	dec	r0
    1932:	e2 f7       	brpl	.-8      	; 0x192c <DIO_u8setPinDir+0x86>
    1934:	80 95       	com	r24
    1936:	84 23       	and	r24, r20
    1938:	8c 93       	st	X, r24
    193a:	bd c0       	rjmp	.+378    	; 0x1ab6 <DIO_u8setPinDir+0x210>
			case DIO_PORT_B:	CLR_BIT(DDRB_REG, Copy_u8pin);  break;
    193c:	a7 e3       	ldi	r26, 0x37	; 55
    193e:	b0 e0       	ldi	r27, 0x00	; 0
    1940:	e7 e3       	ldi	r30, 0x37	; 55
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	80 81       	ld	r24, Z
    1946:	48 2f       	mov	r20, r24
    1948:	8b 81       	ldd	r24, Y+3	; 0x03
    194a:	28 2f       	mov	r18, r24
    194c:	30 e0       	ldi	r19, 0x00	; 0
    194e:	81 e0       	ldi	r24, 0x01	; 1
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	02 2e       	mov	r0, r18
    1954:	02 c0       	rjmp	.+4      	; 0x195a <DIO_u8setPinDir+0xb4>
    1956:	88 0f       	add	r24, r24
    1958:	99 1f       	adc	r25, r25
    195a:	0a 94       	dec	r0
    195c:	e2 f7       	brpl	.-8      	; 0x1956 <DIO_u8setPinDir+0xb0>
    195e:	80 95       	com	r24
    1960:	84 23       	and	r24, r20
    1962:	8c 93       	st	X, r24
    1964:	a8 c0       	rjmp	.+336    	; 0x1ab6 <DIO_u8setPinDir+0x210>
			case DIO_PORT_C:	CLR_BIT(DDRC_REG, Copy_u8pin);  break;
    1966:	a4 e3       	ldi	r26, 0x34	; 52
    1968:	b0 e0       	ldi	r27, 0x00	; 0
    196a:	e4 e3       	ldi	r30, 0x34	; 52
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	80 81       	ld	r24, Z
    1970:	48 2f       	mov	r20, r24
    1972:	8b 81       	ldd	r24, Y+3	; 0x03
    1974:	28 2f       	mov	r18, r24
    1976:	30 e0       	ldi	r19, 0x00	; 0
    1978:	81 e0       	ldi	r24, 0x01	; 1
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	02 2e       	mov	r0, r18
    197e:	02 c0       	rjmp	.+4      	; 0x1984 <DIO_u8setPinDir+0xde>
    1980:	88 0f       	add	r24, r24
    1982:	99 1f       	adc	r25, r25
    1984:	0a 94       	dec	r0
    1986:	e2 f7       	brpl	.-8      	; 0x1980 <DIO_u8setPinDir+0xda>
    1988:	80 95       	com	r24
    198a:	84 23       	and	r24, r20
    198c:	8c 93       	st	X, r24
    198e:	93 c0       	rjmp	.+294    	; 0x1ab6 <DIO_u8setPinDir+0x210>
			case DIO_PORT_D:	CLR_BIT(DDRD_REG, Copy_u8pin);  break;
    1990:	a1 e3       	ldi	r26, 0x31	; 49
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e1 e3       	ldi	r30, 0x31	; 49
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	48 2f       	mov	r20, r24
    199c:	8b 81       	ldd	r24, Y+3	; 0x03
    199e:	28 2f       	mov	r18, r24
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	02 2e       	mov	r0, r18
    19a8:	02 c0       	rjmp	.+4      	; 0x19ae <DIO_u8setPinDir+0x108>
    19aa:	88 0f       	add	r24, r24
    19ac:	99 1f       	adc	r25, r25
    19ae:	0a 94       	dec	r0
    19b0:	e2 f7       	brpl	.-8      	; 0x19aa <DIO_u8setPinDir+0x104>
    19b2:	80 95       	com	r24
    19b4:	84 23       	and	r24, r20
    19b6:	8c 93       	st	X, r24
    19b8:	7e c0       	rjmp	.+252    	; 0x1ab6 <DIO_u8setPinDir+0x210>

			default: Local_u8statues = 1;
    19ba:	81 e0       	ldi	r24, 0x01	; 1
    19bc:	89 83       	std	Y+1, r24	; 0x01
    19be:	7b c0       	rjmp	.+246    	; 0x1ab6 <DIO_u8setPinDir+0x210>
			}
		}else if(Copy_u8dir == DIO_OUTPUT){
    19c0:	8c 81       	ldd	r24, Y+4	; 0x04
    19c2:	81 30       	cpi	r24, 0x01	; 1
    19c4:	09 f0       	breq	.+2      	; 0x19c8 <DIO_u8setPinDir+0x122>
    19c6:	72 c0       	rjmp	.+228    	; 0x1aac <DIO_u8setPinDir+0x206>
			switch(Copy_u8port){
    19c8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ca:	28 2f       	mov	r18, r24
    19cc:	30 e0       	ldi	r19, 0x00	; 0
    19ce:	3e 83       	std	Y+6, r19	; 0x06
    19d0:	2d 83       	std	Y+5, r18	; 0x05
    19d2:	8d 81       	ldd	r24, Y+5	; 0x05
    19d4:	9e 81       	ldd	r25, Y+6	; 0x06
    19d6:	81 30       	cpi	r24, 0x01	; 1
    19d8:	91 05       	cpc	r25, r1
    19da:	49 f1       	breq	.+82     	; 0x1a2e <DIO_u8setPinDir+0x188>
    19dc:	2d 81       	ldd	r18, Y+5	; 0x05
    19de:	3e 81       	ldd	r19, Y+6	; 0x06
    19e0:	22 30       	cpi	r18, 0x02	; 2
    19e2:	31 05       	cpc	r19, r1
    19e4:	2c f4       	brge	.+10     	; 0x19f0 <DIO_u8setPinDir+0x14a>
    19e6:	8d 81       	ldd	r24, Y+5	; 0x05
    19e8:	9e 81       	ldd	r25, Y+6	; 0x06
    19ea:	00 97       	sbiw	r24, 0x00	; 0
    19ec:	61 f0       	breq	.+24     	; 0x1a06 <DIO_u8setPinDir+0x160>
    19ee:	5b c0       	rjmp	.+182    	; 0x1aa6 <DIO_u8setPinDir+0x200>
    19f0:	2d 81       	ldd	r18, Y+5	; 0x05
    19f2:	3e 81       	ldd	r19, Y+6	; 0x06
    19f4:	22 30       	cpi	r18, 0x02	; 2
    19f6:	31 05       	cpc	r19, r1
    19f8:	71 f1       	breq	.+92     	; 0x1a56 <DIO_u8setPinDir+0x1b0>
    19fa:	8d 81       	ldd	r24, Y+5	; 0x05
    19fc:	9e 81       	ldd	r25, Y+6	; 0x06
    19fe:	83 30       	cpi	r24, 0x03	; 3
    1a00:	91 05       	cpc	r25, r1
    1a02:	e9 f1       	breq	.+122    	; 0x1a7e <DIO_u8setPinDir+0x1d8>
    1a04:	50 c0       	rjmp	.+160    	; 0x1aa6 <DIO_u8setPinDir+0x200>
			case DIO_PORT_A:	SET_BIT(DDRA_REG, Copy_u8pin);  break;
    1a06:	aa e3       	ldi	r26, 0x3A	; 58
    1a08:	b0 e0       	ldi	r27, 0x00	; 0
    1a0a:	ea e3       	ldi	r30, 0x3A	; 58
    1a0c:	f0 e0       	ldi	r31, 0x00	; 0
    1a0e:	80 81       	ld	r24, Z
    1a10:	48 2f       	mov	r20, r24
    1a12:	8b 81       	ldd	r24, Y+3	; 0x03
    1a14:	28 2f       	mov	r18, r24
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	90 e0       	ldi	r25, 0x00	; 0
    1a1c:	02 2e       	mov	r0, r18
    1a1e:	02 c0       	rjmp	.+4      	; 0x1a24 <DIO_u8setPinDir+0x17e>
    1a20:	88 0f       	add	r24, r24
    1a22:	99 1f       	adc	r25, r25
    1a24:	0a 94       	dec	r0
    1a26:	e2 f7       	brpl	.-8      	; 0x1a20 <DIO_u8setPinDir+0x17a>
    1a28:	84 2b       	or	r24, r20
    1a2a:	8c 93       	st	X, r24
    1a2c:	44 c0       	rjmp	.+136    	; 0x1ab6 <DIO_u8setPinDir+0x210>
			case DIO_PORT_B:	SET_BIT(DDRB_REG, Copy_u8pin);  break;
    1a2e:	a7 e3       	ldi	r26, 0x37	; 55
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	e7 e3       	ldi	r30, 0x37	; 55
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	48 2f       	mov	r20, r24
    1a3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3c:	28 2f       	mov	r18, r24
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	81 e0       	ldi	r24, 0x01	; 1
    1a42:	90 e0       	ldi	r25, 0x00	; 0
    1a44:	02 2e       	mov	r0, r18
    1a46:	02 c0       	rjmp	.+4      	; 0x1a4c <DIO_u8setPinDir+0x1a6>
    1a48:	88 0f       	add	r24, r24
    1a4a:	99 1f       	adc	r25, r25
    1a4c:	0a 94       	dec	r0
    1a4e:	e2 f7       	brpl	.-8      	; 0x1a48 <DIO_u8setPinDir+0x1a2>
    1a50:	84 2b       	or	r24, r20
    1a52:	8c 93       	st	X, r24
    1a54:	30 c0       	rjmp	.+96     	; 0x1ab6 <DIO_u8setPinDir+0x210>
			case DIO_PORT_C:	SET_BIT(DDRC_REG, Copy_u8pin);  break;
    1a56:	a4 e3       	ldi	r26, 0x34	; 52
    1a58:	b0 e0       	ldi	r27, 0x00	; 0
    1a5a:	e4 e3       	ldi	r30, 0x34	; 52
    1a5c:	f0 e0       	ldi	r31, 0x00	; 0
    1a5e:	80 81       	ld	r24, Z
    1a60:	48 2f       	mov	r20, r24
    1a62:	8b 81       	ldd	r24, Y+3	; 0x03
    1a64:	28 2f       	mov	r18, r24
    1a66:	30 e0       	ldi	r19, 0x00	; 0
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	02 2e       	mov	r0, r18
    1a6e:	02 c0       	rjmp	.+4      	; 0x1a74 <DIO_u8setPinDir+0x1ce>
    1a70:	88 0f       	add	r24, r24
    1a72:	99 1f       	adc	r25, r25
    1a74:	0a 94       	dec	r0
    1a76:	e2 f7       	brpl	.-8      	; 0x1a70 <DIO_u8setPinDir+0x1ca>
    1a78:	84 2b       	or	r24, r20
    1a7a:	8c 93       	st	X, r24
    1a7c:	1c c0       	rjmp	.+56     	; 0x1ab6 <DIO_u8setPinDir+0x210>
			case DIO_PORT_D:	SET_BIT(DDRD_REG, Copy_u8pin);  break;
    1a7e:	a1 e3       	ldi	r26, 0x31	; 49
    1a80:	b0 e0       	ldi	r27, 0x00	; 0
    1a82:	e1 e3       	ldi	r30, 0x31	; 49
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	48 2f       	mov	r20, r24
    1a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8c:	28 2f       	mov	r18, r24
    1a8e:	30 e0       	ldi	r19, 0x00	; 0
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	02 2e       	mov	r0, r18
    1a96:	02 c0       	rjmp	.+4      	; 0x1a9c <DIO_u8setPinDir+0x1f6>
    1a98:	88 0f       	add	r24, r24
    1a9a:	99 1f       	adc	r25, r25
    1a9c:	0a 94       	dec	r0
    1a9e:	e2 f7       	brpl	.-8      	; 0x1a98 <DIO_u8setPinDir+0x1f2>
    1aa0:	84 2b       	or	r24, r20
    1aa2:	8c 93       	st	X, r24
    1aa4:	08 c0       	rjmp	.+16     	; 0x1ab6 <DIO_u8setPinDir+0x210>

			default: Local_u8statues = 1;
    1aa6:	81 e0       	ldi	r24, 0x01	; 1
    1aa8:	89 83       	std	Y+1, r24	; 0x01
    1aaa:	05 c0       	rjmp	.+10     	; 0x1ab6 <DIO_u8setPinDir+0x210>
			}
		}else{
			Local_u8statues=1;
    1aac:	81 e0       	ldi	r24, 0x01	; 1
    1aae:	89 83       	std	Y+1, r24	; 0x01
    1ab0:	02 c0       	rjmp	.+4      	; 0x1ab6 <DIO_u8setPinDir+0x210>
		}

	}else{
		Local_u8statues=1;
    1ab2:	81 e0       	ldi	r24, 0x01	; 1
    1ab4:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1ab6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ab8:	28 96       	adiw	r28, 0x08	; 8
    1aba:	0f b6       	in	r0, 0x3f	; 63
    1abc:	f8 94       	cli
    1abe:	de bf       	out	0x3e, r29	; 62
    1ac0:	0f be       	out	0x3f, r0	; 63
    1ac2:	cd bf       	out	0x3d, r28	; 61
    1ac4:	cf 91       	pop	r28
    1ac6:	df 91       	pop	r29
    1ac8:	08 95       	ret

00001aca <DIO_u8setPinVal>:
//set PIN value
u8 DIO_u8setPinVal(u8 Copy_u8port, u8 Copy_u8pin, u8 Copy_u8val){
    1aca:	df 93       	push	r29
    1acc:	cf 93       	push	r28
    1ace:	cd b7       	in	r28, 0x3d	; 61
    1ad0:	de b7       	in	r29, 0x3e	; 62
    1ad2:	28 97       	sbiw	r28, 0x08	; 8
    1ad4:	0f b6       	in	r0, 0x3f	; 63
    1ad6:	f8 94       	cli
    1ad8:	de bf       	out	0x3e, r29	; 62
    1ada:	0f be       	out	0x3f, r0	; 63
    1adc:	cd bf       	out	0x3d, r28	; 61
    1ade:	8a 83       	std	Y+2, r24	; 0x02
    1ae0:	6b 83       	std	Y+3, r22	; 0x03
    1ae2:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8statues = 0;
    1ae4:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8pin >= 0 && Copy_u8pin <=7){
    1ae6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae8:	88 30       	cpi	r24, 0x08	; 8
    1aea:	08 f0       	brcs	.+2      	; 0x1aee <DIO_u8setPinVal+0x24>
    1aec:	f4 c0       	rjmp	.+488    	; 0x1cd6 <DIO_u8setPinVal+0x20c>
		if(Copy_u8val == DIO_HIGH){
    1aee:	8c 81       	ldd	r24, Y+4	; 0x04
    1af0:	81 30       	cpi	r24, 0x01	; 1
    1af2:	09 f0       	breq	.+2      	; 0x1af6 <DIO_u8setPinVal+0x2c>
    1af4:	72 c0       	rjmp	.+228    	; 0x1bda <DIO_u8setPinVal+0x110>
			switch(Copy_u8port){
    1af6:	8a 81       	ldd	r24, Y+2	; 0x02
    1af8:	28 2f       	mov	r18, r24
    1afa:	30 e0       	ldi	r19, 0x00	; 0
    1afc:	38 87       	std	Y+8, r19	; 0x08
    1afe:	2f 83       	std	Y+7, r18	; 0x07
    1b00:	8f 81       	ldd	r24, Y+7	; 0x07
    1b02:	98 85       	ldd	r25, Y+8	; 0x08
    1b04:	81 30       	cpi	r24, 0x01	; 1
    1b06:	91 05       	cpc	r25, r1
    1b08:	49 f1       	breq	.+82     	; 0x1b5c <DIO_u8setPinVal+0x92>
    1b0a:	2f 81       	ldd	r18, Y+7	; 0x07
    1b0c:	38 85       	ldd	r19, Y+8	; 0x08
    1b0e:	22 30       	cpi	r18, 0x02	; 2
    1b10:	31 05       	cpc	r19, r1
    1b12:	2c f4       	brge	.+10     	; 0x1b1e <DIO_u8setPinVal+0x54>
    1b14:	8f 81       	ldd	r24, Y+7	; 0x07
    1b16:	98 85       	ldd	r25, Y+8	; 0x08
    1b18:	00 97       	sbiw	r24, 0x00	; 0
    1b1a:	61 f0       	breq	.+24     	; 0x1b34 <DIO_u8setPinVal+0x6a>
    1b1c:	5b c0       	rjmp	.+182    	; 0x1bd4 <DIO_u8setPinVal+0x10a>
    1b1e:	2f 81       	ldd	r18, Y+7	; 0x07
    1b20:	38 85       	ldd	r19, Y+8	; 0x08
    1b22:	22 30       	cpi	r18, 0x02	; 2
    1b24:	31 05       	cpc	r19, r1
    1b26:	71 f1       	breq	.+92     	; 0x1b84 <DIO_u8setPinVal+0xba>
    1b28:	8f 81       	ldd	r24, Y+7	; 0x07
    1b2a:	98 85       	ldd	r25, Y+8	; 0x08
    1b2c:	83 30       	cpi	r24, 0x03	; 3
    1b2e:	91 05       	cpc	r25, r1
    1b30:	e9 f1       	breq	.+122    	; 0x1bac <DIO_u8setPinVal+0xe2>
    1b32:	50 c0       	rjmp	.+160    	; 0x1bd4 <DIO_u8setPinVal+0x10a>
			case DIO_PORT_A:	SET_BIT(PORTA_REG, Copy_u8pin);  break;
    1b34:	ab e3       	ldi	r26, 0x3B	; 59
    1b36:	b0 e0       	ldi	r27, 0x00	; 0
    1b38:	eb e3       	ldi	r30, 0x3B	; 59
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	80 81       	ld	r24, Z
    1b3e:	48 2f       	mov	r20, r24
    1b40:	8b 81       	ldd	r24, Y+3	; 0x03
    1b42:	28 2f       	mov	r18, r24
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	90 e0       	ldi	r25, 0x00	; 0
    1b4a:	02 2e       	mov	r0, r18
    1b4c:	02 c0       	rjmp	.+4      	; 0x1b52 <DIO_u8setPinVal+0x88>
    1b4e:	88 0f       	add	r24, r24
    1b50:	99 1f       	adc	r25, r25
    1b52:	0a 94       	dec	r0
    1b54:	e2 f7       	brpl	.-8      	; 0x1b4e <DIO_u8setPinVal+0x84>
    1b56:	84 2b       	or	r24, r20
    1b58:	8c 93       	st	X, r24
    1b5a:	bf c0       	rjmp	.+382    	; 0x1cda <DIO_u8setPinVal+0x210>
			case DIO_PORT_B:	SET_BIT(PORTB_REG, Copy_u8pin);  break;
    1b5c:	a8 e3       	ldi	r26, 0x38	; 56
    1b5e:	b0 e0       	ldi	r27, 0x00	; 0
    1b60:	e8 e3       	ldi	r30, 0x38	; 56
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	80 81       	ld	r24, Z
    1b66:	48 2f       	mov	r20, r24
    1b68:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6a:	28 2f       	mov	r18, r24
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	81 e0       	ldi	r24, 0x01	; 1
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	02 2e       	mov	r0, r18
    1b74:	02 c0       	rjmp	.+4      	; 0x1b7a <DIO_u8setPinVal+0xb0>
    1b76:	88 0f       	add	r24, r24
    1b78:	99 1f       	adc	r25, r25
    1b7a:	0a 94       	dec	r0
    1b7c:	e2 f7       	brpl	.-8      	; 0x1b76 <DIO_u8setPinVal+0xac>
    1b7e:	84 2b       	or	r24, r20
    1b80:	8c 93       	st	X, r24
    1b82:	ab c0       	rjmp	.+342    	; 0x1cda <DIO_u8setPinVal+0x210>
			case DIO_PORT_C:	SET_BIT(PORTC_REG, Copy_u8pin);  break;
    1b84:	a5 e3       	ldi	r26, 0x35	; 53
    1b86:	b0 e0       	ldi	r27, 0x00	; 0
    1b88:	e5 e3       	ldi	r30, 0x35	; 53
    1b8a:	f0 e0       	ldi	r31, 0x00	; 0
    1b8c:	80 81       	ld	r24, Z
    1b8e:	48 2f       	mov	r20, r24
    1b90:	8b 81       	ldd	r24, Y+3	; 0x03
    1b92:	28 2f       	mov	r18, r24
    1b94:	30 e0       	ldi	r19, 0x00	; 0
    1b96:	81 e0       	ldi	r24, 0x01	; 1
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	02 2e       	mov	r0, r18
    1b9c:	02 c0       	rjmp	.+4      	; 0x1ba2 <DIO_u8setPinVal+0xd8>
    1b9e:	88 0f       	add	r24, r24
    1ba0:	99 1f       	adc	r25, r25
    1ba2:	0a 94       	dec	r0
    1ba4:	e2 f7       	brpl	.-8      	; 0x1b9e <DIO_u8setPinVal+0xd4>
    1ba6:	84 2b       	or	r24, r20
    1ba8:	8c 93       	st	X, r24
    1baa:	97 c0       	rjmp	.+302    	; 0x1cda <DIO_u8setPinVal+0x210>
			case DIO_PORT_D:	SET_BIT(PORTD_REG, Copy_u8pin);  break;
    1bac:	a2 e3       	ldi	r26, 0x32	; 50
    1bae:	b0 e0       	ldi	r27, 0x00	; 0
    1bb0:	e2 e3       	ldi	r30, 0x32	; 50
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	80 81       	ld	r24, Z
    1bb6:	48 2f       	mov	r20, r24
    1bb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bba:	28 2f       	mov	r18, r24
    1bbc:	30 e0       	ldi	r19, 0x00	; 0
    1bbe:	81 e0       	ldi	r24, 0x01	; 1
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	02 2e       	mov	r0, r18
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <DIO_u8setPinVal+0x100>
    1bc6:	88 0f       	add	r24, r24
    1bc8:	99 1f       	adc	r25, r25
    1bca:	0a 94       	dec	r0
    1bcc:	e2 f7       	brpl	.-8      	; 0x1bc6 <DIO_u8setPinVal+0xfc>
    1bce:	84 2b       	or	r24, r20
    1bd0:	8c 93       	st	X, r24
    1bd2:	83 c0       	rjmp	.+262    	; 0x1cda <DIO_u8setPinVal+0x210>

			default: Local_u8statues = 1;
    1bd4:	81 e0       	ldi	r24, 0x01	; 1
    1bd6:	89 83       	std	Y+1, r24	; 0x01
    1bd8:	80 c0       	rjmp	.+256    	; 0x1cda <DIO_u8setPinVal+0x210>
			}
		}else if(Copy_u8val == DIO_LOW){
    1bda:	8c 81       	ldd	r24, Y+4	; 0x04
    1bdc:	88 23       	and	r24, r24
    1bde:	09 f0       	breq	.+2      	; 0x1be2 <DIO_u8setPinVal+0x118>
    1be0:	77 c0       	rjmp	.+238    	; 0x1cd0 <DIO_u8setPinVal+0x206>
			switch(Copy_u8port){
    1be2:	8a 81       	ldd	r24, Y+2	; 0x02
    1be4:	28 2f       	mov	r18, r24
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	3e 83       	std	Y+6, r19	; 0x06
    1bea:	2d 83       	std	Y+5, r18	; 0x05
    1bec:	8d 81       	ldd	r24, Y+5	; 0x05
    1bee:	9e 81       	ldd	r25, Y+6	; 0x06
    1bf0:	81 30       	cpi	r24, 0x01	; 1
    1bf2:	91 05       	cpc	r25, r1
    1bf4:	59 f1       	breq	.+86     	; 0x1c4c <DIO_u8setPinVal+0x182>
    1bf6:	2d 81       	ldd	r18, Y+5	; 0x05
    1bf8:	3e 81       	ldd	r19, Y+6	; 0x06
    1bfa:	22 30       	cpi	r18, 0x02	; 2
    1bfc:	31 05       	cpc	r19, r1
    1bfe:	2c f4       	brge	.+10     	; 0x1c0a <DIO_u8setPinVal+0x140>
    1c00:	8d 81       	ldd	r24, Y+5	; 0x05
    1c02:	9e 81       	ldd	r25, Y+6	; 0x06
    1c04:	00 97       	sbiw	r24, 0x00	; 0
    1c06:	69 f0       	breq	.+26     	; 0x1c22 <DIO_u8setPinVal+0x158>
    1c08:	60 c0       	rjmp	.+192    	; 0x1cca <DIO_u8setPinVal+0x200>
    1c0a:	2d 81       	ldd	r18, Y+5	; 0x05
    1c0c:	3e 81       	ldd	r19, Y+6	; 0x06
    1c0e:	22 30       	cpi	r18, 0x02	; 2
    1c10:	31 05       	cpc	r19, r1
    1c12:	89 f1       	breq	.+98     	; 0x1c76 <DIO_u8setPinVal+0x1ac>
    1c14:	8d 81       	ldd	r24, Y+5	; 0x05
    1c16:	9e 81       	ldd	r25, Y+6	; 0x06
    1c18:	83 30       	cpi	r24, 0x03	; 3
    1c1a:	91 05       	cpc	r25, r1
    1c1c:	09 f4       	brne	.+2      	; 0x1c20 <DIO_u8setPinVal+0x156>
    1c1e:	40 c0       	rjmp	.+128    	; 0x1ca0 <DIO_u8setPinVal+0x1d6>
    1c20:	54 c0       	rjmp	.+168    	; 0x1cca <DIO_u8setPinVal+0x200>
			case DIO_PORT_A:	CLR_BIT(PORTA_REG, Copy_u8pin);  break;
    1c22:	ab e3       	ldi	r26, 0x3B	; 59
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	eb e3       	ldi	r30, 0x3B	; 59
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	48 2f       	mov	r20, r24
    1c2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c30:	28 2f       	mov	r18, r24
    1c32:	30 e0       	ldi	r19, 0x00	; 0
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	90 e0       	ldi	r25, 0x00	; 0
    1c38:	02 2e       	mov	r0, r18
    1c3a:	02 c0       	rjmp	.+4      	; 0x1c40 <DIO_u8setPinVal+0x176>
    1c3c:	88 0f       	add	r24, r24
    1c3e:	99 1f       	adc	r25, r25
    1c40:	0a 94       	dec	r0
    1c42:	e2 f7       	brpl	.-8      	; 0x1c3c <DIO_u8setPinVal+0x172>
    1c44:	80 95       	com	r24
    1c46:	84 23       	and	r24, r20
    1c48:	8c 93       	st	X, r24
    1c4a:	47 c0       	rjmp	.+142    	; 0x1cda <DIO_u8setPinVal+0x210>
			case DIO_PORT_B:	CLR_BIT(PORTB_REG, Copy_u8pin);  break;
    1c4c:	a8 e3       	ldi	r26, 0x38	; 56
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	e8 e3       	ldi	r30, 0x38	; 56
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	48 2f       	mov	r20, r24
    1c58:	8b 81       	ldd	r24, Y+3	; 0x03
    1c5a:	28 2f       	mov	r18, r24
    1c5c:	30 e0       	ldi	r19, 0x00	; 0
    1c5e:	81 e0       	ldi	r24, 0x01	; 1
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	02 2e       	mov	r0, r18
    1c64:	02 c0       	rjmp	.+4      	; 0x1c6a <DIO_u8setPinVal+0x1a0>
    1c66:	88 0f       	add	r24, r24
    1c68:	99 1f       	adc	r25, r25
    1c6a:	0a 94       	dec	r0
    1c6c:	e2 f7       	brpl	.-8      	; 0x1c66 <DIO_u8setPinVal+0x19c>
    1c6e:	80 95       	com	r24
    1c70:	84 23       	and	r24, r20
    1c72:	8c 93       	st	X, r24
    1c74:	32 c0       	rjmp	.+100    	; 0x1cda <DIO_u8setPinVal+0x210>
			case DIO_PORT_C:	CLR_BIT(PORTC_REG, Copy_u8pin);  break;
    1c76:	a5 e3       	ldi	r26, 0x35	; 53
    1c78:	b0 e0       	ldi	r27, 0x00	; 0
    1c7a:	e5 e3       	ldi	r30, 0x35	; 53
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	80 81       	ld	r24, Z
    1c80:	48 2f       	mov	r20, r24
    1c82:	8b 81       	ldd	r24, Y+3	; 0x03
    1c84:	28 2f       	mov	r18, r24
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	81 e0       	ldi	r24, 0x01	; 1
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	02 2e       	mov	r0, r18
    1c8e:	02 c0       	rjmp	.+4      	; 0x1c94 <DIO_u8setPinVal+0x1ca>
    1c90:	88 0f       	add	r24, r24
    1c92:	99 1f       	adc	r25, r25
    1c94:	0a 94       	dec	r0
    1c96:	e2 f7       	brpl	.-8      	; 0x1c90 <DIO_u8setPinVal+0x1c6>
    1c98:	80 95       	com	r24
    1c9a:	84 23       	and	r24, r20
    1c9c:	8c 93       	st	X, r24
    1c9e:	1d c0       	rjmp	.+58     	; 0x1cda <DIO_u8setPinVal+0x210>
			case DIO_PORT_D:	CLR_BIT(PORTD_REG, Copy_u8pin);  break;
    1ca0:	a2 e3       	ldi	r26, 0x32	; 50
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	e2 e3       	ldi	r30, 0x32	; 50
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	48 2f       	mov	r20, r24
    1cac:	8b 81       	ldd	r24, Y+3	; 0x03
    1cae:	28 2f       	mov	r18, r24
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	02 2e       	mov	r0, r18
    1cb8:	02 c0       	rjmp	.+4      	; 0x1cbe <DIO_u8setPinVal+0x1f4>
    1cba:	88 0f       	add	r24, r24
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	0a 94       	dec	r0
    1cc0:	e2 f7       	brpl	.-8      	; 0x1cba <DIO_u8setPinVal+0x1f0>
    1cc2:	80 95       	com	r24
    1cc4:	84 23       	and	r24, r20
    1cc6:	8c 93       	st	X, r24
    1cc8:	08 c0       	rjmp	.+16     	; 0x1cda <DIO_u8setPinVal+0x210>

			default: Local_u8statues = 1;
    1cca:	81 e0       	ldi	r24, 0x01	; 1
    1ccc:	89 83       	std	Y+1, r24	; 0x01
    1cce:	05 c0       	rjmp	.+10     	; 0x1cda <DIO_u8setPinVal+0x210>
			}
		}else{
			Local_u8statues=1;
    1cd0:	81 e0       	ldi	r24, 0x01	; 1
    1cd2:	89 83       	std	Y+1, r24	; 0x01
    1cd4:	02 c0       	rjmp	.+4      	; 0x1cda <DIO_u8setPinVal+0x210>
		}
	}else{
		Local_u8statues=1;
    1cd6:	81 e0       	ldi	r24, 0x01	; 1
    1cd8:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1cda:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cdc:	28 96       	adiw	r28, 0x08	; 8
    1cde:	0f b6       	in	r0, 0x3f	; 63
    1ce0:	f8 94       	cli
    1ce2:	de bf       	out	0x3e, r29	; 62
    1ce4:	0f be       	out	0x3f, r0	; 63
    1ce6:	cd bf       	out	0x3d, r28	; 61
    1ce8:	cf 91       	pop	r28
    1cea:	df 91       	pop	r29
    1cec:	08 95       	ret

00001cee <DIO_u8getPinVal>:

//get PIN value
u8 DIO_u8getPinVal(u8 Copy_u8port, u8 Copy_u8pin, u8 *Copy_u8valuePtr){
    1cee:	df 93       	push	r29
    1cf0:	cf 93       	push	r28
    1cf2:	cd b7       	in	r28, 0x3d	; 61
    1cf4:	de b7       	in	r29, 0x3e	; 62
    1cf6:	27 97       	sbiw	r28, 0x07	; 7
    1cf8:	0f b6       	in	r0, 0x3f	; 63
    1cfa:	f8 94       	cli
    1cfc:	de bf       	out	0x3e, r29	; 62
    1cfe:	0f be       	out	0x3f, r0	; 63
    1d00:	cd bf       	out	0x3d, r28	; 61
    1d02:	8a 83       	std	Y+2, r24	; 0x02
    1d04:	6b 83       	std	Y+3, r22	; 0x03
    1d06:	5d 83       	std	Y+5, r21	; 0x05
    1d08:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8statues = 0;
    1d0a:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8pin >= 0 && Copy_u8pin <=7){
    1d0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0e:	88 30       	cpi	r24, 0x08	; 8
    1d10:	08 f0       	brcs	.+2      	; 0x1d14 <DIO_u8getPinVal+0x26>
    1d12:	74 c0       	rjmp	.+232    	; 0x1dfc <DIO_u8getPinVal+0x10e>
		switch(Copy_u8port){
    1d14:	8a 81       	ldd	r24, Y+2	; 0x02
    1d16:	28 2f       	mov	r18, r24
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	3f 83       	std	Y+7, r19	; 0x07
    1d1c:	2e 83       	std	Y+6, r18	; 0x06
    1d1e:	4e 81       	ldd	r20, Y+6	; 0x06
    1d20:	5f 81       	ldd	r21, Y+7	; 0x07
    1d22:	41 30       	cpi	r20, 0x01	; 1
    1d24:	51 05       	cpc	r21, r1
    1d26:	59 f1       	breq	.+86     	; 0x1d7e <DIO_u8getPinVal+0x90>
    1d28:	8e 81       	ldd	r24, Y+6	; 0x06
    1d2a:	9f 81       	ldd	r25, Y+7	; 0x07
    1d2c:	82 30       	cpi	r24, 0x02	; 2
    1d2e:	91 05       	cpc	r25, r1
    1d30:	34 f4       	brge	.+12     	; 0x1d3e <DIO_u8getPinVal+0x50>
    1d32:	2e 81       	ldd	r18, Y+6	; 0x06
    1d34:	3f 81       	ldd	r19, Y+7	; 0x07
    1d36:	21 15       	cp	r18, r1
    1d38:	31 05       	cpc	r19, r1
    1d3a:	69 f0       	breq	.+26     	; 0x1d56 <DIO_u8getPinVal+0x68>
    1d3c:	5c c0       	rjmp	.+184    	; 0x1df6 <DIO_u8getPinVal+0x108>
    1d3e:	4e 81       	ldd	r20, Y+6	; 0x06
    1d40:	5f 81       	ldd	r21, Y+7	; 0x07
    1d42:	42 30       	cpi	r20, 0x02	; 2
    1d44:	51 05       	cpc	r21, r1
    1d46:	79 f1       	breq	.+94     	; 0x1da6 <DIO_u8getPinVal+0xb8>
    1d48:	8e 81       	ldd	r24, Y+6	; 0x06
    1d4a:	9f 81       	ldd	r25, Y+7	; 0x07
    1d4c:	83 30       	cpi	r24, 0x03	; 3
    1d4e:	91 05       	cpc	r25, r1
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <DIO_u8getPinVal+0x66>
    1d52:	3d c0       	rjmp	.+122    	; 0x1dce <DIO_u8getPinVal+0xe0>
    1d54:	50 c0       	rjmp	.+160    	; 0x1df6 <DIO_u8getPinVal+0x108>
		case DIO_PORT_A: *Copy_u8valuePtr = GET_BIT(PINA_REG, Copy_u8pin); break;
    1d56:	e9 e3       	ldi	r30, 0x39	; 57
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	80 81       	ld	r24, Z
    1d5c:	28 2f       	mov	r18, r24
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	8b 81       	ldd	r24, Y+3	; 0x03
    1d62:	88 2f       	mov	r24, r24
    1d64:	90 e0       	ldi	r25, 0x00	; 0
    1d66:	a9 01       	movw	r20, r18
    1d68:	02 c0       	rjmp	.+4      	; 0x1d6e <DIO_u8getPinVal+0x80>
    1d6a:	55 95       	asr	r21
    1d6c:	47 95       	ror	r20
    1d6e:	8a 95       	dec	r24
    1d70:	e2 f7       	brpl	.-8      	; 0x1d6a <DIO_u8getPinVal+0x7c>
    1d72:	ca 01       	movw	r24, r20
    1d74:	81 70       	andi	r24, 0x01	; 1
    1d76:	ec 81       	ldd	r30, Y+4	; 0x04
    1d78:	fd 81       	ldd	r31, Y+5	; 0x05
    1d7a:	80 83       	st	Z, r24
    1d7c:	41 c0       	rjmp	.+130    	; 0x1e00 <DIO_u8getPinVal+0x112>
		case DIO_PORT_B: *Copy_u8valuePtr = GET_BIT(PINB_REG, Copy_u8pin); break;
    1d7e:	e6 e3       	ldi	r30, 0x36	; 54
    1d80:	f0 e0       	ldi	r31, 0x00	; 0
    1d82:	80 81       	ld	r24, Z
    1d84:	28 2f       	mov	r18, r24
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8a:	88 2f       	mov	r24, r24
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	a9 01       	movw	r20, r18
    1d90:	02 c0       	rjmp	.+4      	; 0x1d96 <DIO_u8getPinVal+0xa8>
    1d92:	55 95       	asr	r21
    1d94:	47 95       	ror	r20
    1d96:	8a 95       	dec	r24
    1d98:	e2 f7       	brpl	.-8      	; 0x1d92 <DIO_u8getPinVal+0xa4>
    1d9a:	ca 01       	movw	r24, r20
    1d9c:	81 70       	andi	r24, 0x01	; 1
    1d9e:	ec 81       	ldd	r30, Y+4	; 0x04
    1da0:	fd 81       	ldd	r31, Y+5	; 0x05
    1da2:	80 83       	st	Z, r24
    1da4:	2d c0       	rjmp	.+90     	; 0x1e00 <DIO_u8getPinVal+0x112>
		case DIO_PORT_C: *Copy_u8valuePtr = GET_BIT(PINC_REG, Copy_u8pin); break;
    1da6:	e3 e3       	ldi	r30, 0x33	; 51
    1da8:	f0 e0       	ldi	r31, 0x00	; 0
    1daa:	80 81       	ld	r24, Z
    1dac:	28 2f       	mov	r18, r24
    1dae:	30 e0       	ldi	r19, 0x00	; 0
    1db0:	8b 81       	ldd	r24, Y+3	; 0x03
    1db2:	88 2f       	mov	r24, r24
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	a9 01       	movw	r20, r18
    1db8:	02 c0       	rjmp	.+4      	; 0x1dbe <DIO_u8getPinVal+0xd0>
    1dba:	55 95       	asr	r21
    1dbc:	47 95       	ror	r20
    1dbe:	8a 95       	dec	r24
    1dc0:	e2 f7       	brpl	.-8      	; 0x1dba <DIO_u8getPinVal+0xcc>
    1dc2:	ca 01       	movw	r24, r20
    1dc4:	81 70       	andi	r24, 0x01	; 1
    1dc6:	ec 81       	ldd	r30, Y+4	; 0x04
    1dc8:	fd 81       	ldd	r31, Y+5	; 0x05
    1dca:	80 83       	st	Z, r24
    1dcc:	19 c0       	rjmp	.+50     	; 0x1e00 <DIO_u8getPinVal+0x112>
		case DIO_PORT_D: *Copy_u8valuePtr = GET_BIT(PIND_REG, Copy_u8pin); break;
    1dce:	e0 e3       	ldi	r30, 0x30	; 48
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	80 81       	ld	r24, Z
    1dd4:	28 2f       	mov	r18, r24
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dda:	88 2f       	mov	r24, r24
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	a9 01       	movw	r20, r18
    1de0:	02 c0       	rjmp	.+4      	; 0x1de6 <DIO_u8getPinVal+0xf8>
    1de2:	55 95       	asr	r21
    1de4:	47 95       	ror	r20
    1de6:	8a 95       	dec	r24
    1de8:	e2 f7       	brpl	.-8      	; 0x1de2 <DIO_u8getPinVal+0xf4>
    1dea:	ca 01       	movw	r24, r20
    1dec:	81 70       	andi	r24, 0x01	; 1
    1dee:	ec 81       	ldd	r30, Y+4	; 0x04
    1df0:	fd 81       	ldd	r31, Y+5	; 0x05
    1df2:	80 83       	st	Z, r24
    1df4:	05 c0       	rjmp	.+10     	; 0x1e00 <DIO_u8getPinVal+0x112>

		default: Local_u8statues = 1;
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	89 83       	std	Y+1, r24	; 0x01
    1dfa:	02 c0       	rjmp	.+4      	; 0x1e00 <DIO_u8getPinVal+0x112>
		}
	}else{
		Local_u8statues=1;
    1dfc:	81 e0       	ldi	r24, 0x01	; 1
    1dfe:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8statues;
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e02:	27 96       	adiw	r28, 0x07	; 7
    1e04:	0f b6       	in	r0, 0x3f	; 63
    1e06:	f8 94       	cli
    1e08:	de bf       	out	0x3e, r29	; 62
    1e0a:	0f be       	out	0x3f, r0	; 63
    1e0c:	cd bf       	out	0x3d, r28	; 61
    1e0e:	cf 91       	pop	r28
    1e10:	df 91       	pop	r29
    1e12:	08 95       	ret

00001e14 <DIO_u8SetPortDir>:
#include "DIO_reg.h"
#include "DIO_int.h"
#include "DIO_err.h"
#include "../../LIB/BIT_MATH.h"

u8 DIO_u8SetPortDir(u8 Copy_u8Port, u8 Copy_u8Dir){
    1e14:	df 93       	push	r29
    1e16:	cf 93       	push	r28
    1e18:	00 d0       	rcall	.+0      	; 0x1e1a <DIO_u8SetPortDir+0x6>
    1e1a:	00 d0       	rcall	.+0      	; 0x1e1c <DIO_u8SetPortDir+0x8>
    1e1c:	0f 92       	push	r0
    1e1e:	cd b7       	in	r28, 0x3d	; 61
    1e20:	de b7       	in	r29, 0x3e	; 62
    1e22:	8a 83       	std	Y+2, r24	; 0x02
    1e24:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_error_status = RT_OK;			//it contains the error number
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Port){
    1e2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2c:	28 2f       	mov	r18, r24
    1e2e:	30 e0       	ldi	r19, 0x00	; 0
    1e30:	3d 83       	std	Y+5, r19	; 0x05
    1e32:	2c 83       	std	Y+4, r18	; 0x04
    1e34:	8c 81       	ldd	r24, Y+4	; 0x04
    1e36:	9d 81       	ldd	r25, Y+5	; 0x05
    1e38:	82 30       	cpi	r24, 0x02	; 2
    1e3a:	91 05       	cpc	r25, r1
    1e3c:	d9 f0       	breq	.+54     	; 0x1e74 <DIO_u8SetPortDir+0x60>
    1e3e:	2c 81       	ldd	r18, Y+4	; 0x04
    1e40:	3d 81       	ldd	r19, Y+5	; 0x05
    1e42:	23 30       	cpi	r18, 0x03	; 3
    1e44:	31 05       	cpc	r19, r1
    1e46:	34 f4       	brge	.+12     	; 0x1e54 <DIO_u8SetPortDir+0x40>
    1e48:	8c 81       	ldd	r24, Y+4	; 0x04
    1e4a:	9d 81       	ldd	r25, Y+5	; 0x05
    1e4c:	81 30       	cpi	r24, 0x01	; 1
    1e4e:	91 05       	cpc	r25, r1
    1e50:	61 f0       	breq	.+24     	; 0x1e6a <DIO_u8SetPortDir+0x56>
    1e52:	1f c0       	rjmp	.+62     	; 0x1e92 <DIO_u8SetPortDir+0x7e>
    1e54:	2c 81       	ldd	r18, Y+4	; 0x04
    1e56:	3d 81       	ldd	r19, Y+5	; 0x05
    1e58:	23 30       	cpi	r18, 0x03	; 3
    1e5a:	31 05       	cpc	r19, r1
    1e5c:	81 f0       	breq	.+32     	; 0x1e7e <DIO_u8SetPortDir+0x6a>
    1e5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1e60:	9d 81       	ldd	r25, Y+5	; 0x05
    1e62:	84 30       	cpi	r24, 0x04	; 4
    1e64:	91 05       	cpc	r25, r1
    1e66:	81 f0       	breq	.+32     	; 0x1e88 <DIO_u8SetPortDir+0x74>
    1e68:	14 c0       	rjmp	.+40     	; 0x1e92 <DIO_u8SetPortDir+0x7e>
	case PORTA: DDRA_REG = Copy_u8Dir; break;
    1e6a:	ea e3       	ldi	r30, 0x3A	; 58
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e70:	80 83       	st	Z, r24
    1e72:	11 c0       	rjmp	.+34     	; 0x1e96 <DIO_u8SetPortDir+0x82>
	case PORTB: DDRB_REG = Copy_u8Dir; break;
    1e74:	e7 e3       	ldi	r30, 0x37	; 55
    1e76:	f0 e0       	ldi	r31, 0x00	; 0
    1e78:	8b 81       	ldd	r24, Y+3	; 0x03
    1e7a:	80 83       	st	Z, r24
    1e7c:	0c c0       	rjmp	.+24     	; 0x1e96 <DIO_u8SetPortDir+0x82>
	case PORTC: DDRC_REG = Copy_u8Dir; break;
    1e7e:	e4 e3       	ldi	r30, 0x34	; 52
    1e80:	f0 e0       	ldi	r31, 0x00	; 0
    1e82:	8b 81       	ldd	r24, Y+3	; 0x03
    1e84:	80 83       	st	Z, r24
    1e86:	07 c0       	rjmp	.+14     	; 0x1e96 <DIO_u8SetPortDir+0x82>
	case PORTD: DDRD_REG = Copy_u8Dir; break;
    1e88:	e1 e3       	ldi	r30, 0x31	; 49
    1e8a:	f0 e0       	ldi	r31, 0x00	; 0
    1e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8e:	80 83       	st	Z, r24
    1e90:	02 c0       	rjmp	.+4      	; 0x1e96 <DIO_u8SetPortDir+0x82>
	default: Local_error_status = RT_WRONG_PORT_NO;
    1e92:	82 e0       	ldi	r24, 0x02	; 2
    1e94:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_error_status;
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e98:	0f 90       	pop	r0
    1e9a:	0f 90       	pop	r0
    1e9c:	0f 90       	pop	r0
    1e9e:	0f 90       	pop	r0
    1ea0:	0f 90       	pop	r0
    1ea2:	cf 91       	pop	r28
    1ea4:	df 91       	pop	r29
    1ea6:	08 95       	ret

00001ea8 <DIO_u8SetPortVal>:

u8 DIO_u8SetPortVal(u8 Copy_u8Port, u8 Copy_u8val){
    1ea8:	df 93       	push	r29
    1eaa:	cf 93       	push	r28
    1eac:	00 d0       	rcall	.+0      	; 0x1eae <DIO_u8SetPortVal+0x6>
    1eae:	00 d0       	rcall	.+0      	; 0x1eb0 <DIO_u8SetPortVal+0x8>
    1eb0:	0f 92       	push	r0
    1eb2:	cd b7       	in	r28, 0x3d	; 61
    1eb4:	de b7       	in	r29, 0x3e	; 62
    1eb6:	8a 83       	std	Y+2, r24	; 0x02
    1eb8:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_error_status = RT_OK;
    1eba:	81 e0       	ldi	r24, 0x01	; 1
    1ebc:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Port){
    1ebe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec0:	28 2f       	mov	r18, r24
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	3d 83       	std	Y+5, r19	; 0x05
    1ec6:	2c 83       	std	Y+4, r18	; 0x04
    1ec8:	8c 81       	ldd	r24, Y+4	; 0x04
    1eca:	9d 81       	ldd	r25, Y+5	; 0x05
    1ecc:	82 30       	cpi	r24, 0x02	; 2
    1ece:	91 05       	cpc	r25, r1
    1ed0:	d9 f0       	breq	.+54     	; 0x1f08 <DIO_u8SetPortVal+0x60>
    1ed2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ed4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ed6:	23 30       	cpi	r18, 0x03	; 3
    1ed8:	31 05       	cpc	r19, r1
    1eda:	34 f4       	brge	.+12     	; 0x1ee8 <DIO_u8SetPortVal+0x40>
    1edc:	8c 81       	ldd	r24, Y+4	; 0x04
    1ede:	9d 81       	ldd	r25, Y+5	; 0x05
    1ee0:	81 30       	cpi	r24, 0x01	; 1
    1ee2:	91 05       	cpc	r25, r1
    1ee4:	61 f0       	breq	.+24     	; 0x1efe <DIO_u8SetPortVal+0x56>
    1ee6:	1f c0       	rjmp	.+62     	; 0x1f26 <DIO_u8SetPortVal+0x7e>
    1ee8:	2c 81       	ldd	r18, Y+4	; 0x04
    1eea:	3d 81       	ldd	r19, Y+5	; 0x05
    1eec:	23 30       	cpi	r18, 0x03	; 3
    1eee:	31 05       	cpc	r19, r1
    1ef0:	81 f0       	breq	.+32     	; 0x1f12 <DIO_u8SetPortVal+0x6a>
    1ef2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ef4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ef6:	84 30       	cpi	r24, 0x04	; 4
    1ef8:	91 05       	cpc	r25, r1
    1efa:	81 f0       	breq	.+32     	; 0x1f1c <DIO_u8SetPortVal+0x74>
    1efc:	14 c0       	rjmp	.+40     	; 0x1f26 <DIO_u8SetPortVal+0x7e>
	case PORTA: PORTA_REG = Copy_u8val; break;
    1efe:	eb e3       	ldi	r30, 0x3B	; 59
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	8b 81       	ldd	r24, Y+3	; 0x03
    1f04:	80 83       	st	Z, r24
    1f06:	11 c0       	rjmp	.+34     	; 0x1f2a <DIO_u8SetPortVal+0x82>
	case PORTB: PORTB_REG = Copy_u8val; break;
    1f08:	e8 e3       	ldi	r30, 0x38	; 56
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0e:	80 83       	st	Z, r24
    1f10:	0c c0       	rjmp	.+24     	; 0x1f2a <DIO_u8SetPortVal+0x82>
	case PORTC: PORTC_REG = Copy_u8val; break;
    1f12:	e5 e3       	ldi	r30, 0x35	; 53
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	8b 81       	ldd	r24, Y+3	; 0x03
    1f18:	80 83       	st	Z, r24
    1f1a:	07 c0       	rjmp	.+14     	; 0x1f2a <DIO_u8SetPortVal+0x82>
	case PORTD: PORTD_REG = Copy_u8val; break;
    1f1c:	e2 e3       	ldi	r30, 0x32	; 50
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	8b 81       	ldd	r24, Y+3	; 0x03
    1f22:	80 83       	st	Z, r24
    1f24:	02 c0       	rjmp	.+4      	; 0x1f2a <DIO_u8SetPortVal+0x82>
	default: Local_error_status = RT_WRONG_PORT_NO;
    1f26:	82 e0       	ldi	r24, 0x02	; 2
    1f28:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_error_status;
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f2c:	0f 90       	pop	r0
    1f2e:	0f 90       	pop	r0
    1f30:	0f 90       	pop	r0
    1f32:	0f 90       	pop	r0
    1f34:	0f 90       	pop	r0
    1f36:	cf 91       	pop	r28
    1f38:	df 91       	pop	r29
    1f3a:	08 95       	ret

00001f3c <DIO_u8GetPortVal>:

u8 DIO_u8GetPortVal(u8 Copy_u8Port, u8 * Copy_u8Ptr){
    1f3c:	df 93       	push	r29
    1f3e:	cf 93       	push	r28
    1f40:	00 d0       	rcall	.+0      	; 0x1f42 <DIO_u8GetPortVal+0x6>
    1f42:	00 d0       	rcall	.+0      	; 0x1f44 <DIO_u8GetPortVal+0x8>
    1f44:	00 d0       	rcall	.+0      	; 0x1f46 <DIO_u8GetPortVal+0xa>
    1f46:	cd b7       	in	r28, 0x3d	; 61
    1f48:	de b7       	in	r29, 0x3e	; 62
    1f4a:	8a 83       	std	Y+2, r24	; 0x02
    1f4c:	7c 83       	std	Y+4, r23	; 0x04
    1f4e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_error_status = RT_OK;
    1f50:	81 e0       	ldi	r24, 0x01	; 1
    1f52:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Port){
    1f54:	8a 81       	ldd	r24, Y+2	; 0x02
    1f56:	28 2f       	mov	r18, r24
    1f58:	30 e0       	ldi	r19, 0x00	; 0
    1f5a:	3e 83       	std	Y+6, r19	; 0x06
    1f5c:	2d 83       	std	Y+5, r18	; 0x05
    1f5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f60:	9e 81       	ldd	r25, Y+6	; 0x06
    1f62:	82 30       	cpi	r24, 0x02	; 2
    1f64:	91 05       	cpc	r25, r1
    1f66:	e9 f0       	breq	.+58     	; 0x1fa2 <DIO_u8GetPortVal+0x66>
    1f68:	2d 81       	ldd	r18, Y+5	; 0x05
    1f6a:	3e 81       	ldd	r19, Y+6	; 0x06
    1f6c:	23 30       	cpi	r18, 0x03	; 3
    1f6e:	31 05       	cpc	r19, r1
    1f70:	34 f4       	brge	.+12     	; 0x1f7e <DIO_u8GetPortVal+0x42>
    1f72:	8d 81       	ldd	r24, Y+5	; 0x05
    1f74:	9e 81       	ldd	r25, Y+6	; 0x06
    1f76:	81 30       	cpi	r24, 0x01	; 1
    1f78:	91 05       	cpc	r25, r1
    1f7a:	61 f0       	breq	.+24     	; 0x1f94 <DIO_u8GetPortVal+0x58>
    1f7c:	27 c0       	rjmp	.+78     	; 0x1fcc <DIO_u8GetPortVal+0x90>
    1f7e:	2d 81       	ldd	r18, Y+5	; 0x05
    1f80:	3e 81       	ldd	r19, Y+6	; 0x06
    1f82:	23 30       	cpi	r18, 0x03	; 3
    1f84:	31 05       	cpc	r19, r1
    1f86:	a1 f0       	breq	.+40     	; 0x1fb0 <DIO_u8GetPortVal+0x74>
    1f88:	8d 81       	ldd	r24, Y+5	; 0x05
    1f8a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f8c:	84 30       	cpi	r24, 0x04	; 4
    1f8e:	91 05       	cpc	r25, r1
    1f90:	b1 f0       	breq	.+44     	; 0x1fbe <DIO_u8GetPortVal+0x82>
    1f92:	1c c0       	rjmp	.+56     	; 0x1fcc <DIO_u8GetPortVal+0x90>
	case PORTA: * Copy_u8Ptr = PINA_REG; break;			//to store the port value in the given address
    1f94:	e9 e3       	ldi	r30, 0x39	; 57
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	80 81       	ld	r24, Z
    1f9a:	eb 81       	ldd	r30, Y+3	; 0x03
    1f9c:	fc 81       	ldd	r31, Y+4	; 0x04
    1f9e:	80 83       	st	Z, r24
    1fa0:	17 c0       	rjmp	.+46     	; 0x1fd0 <DIO_u8GetPortVal+0x94>
	case PORTB: * Copy_u8Ptr = PINB_REG; break;
    1fa2:	e6 e3       	ldi	r30, 0x36	; 54
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	eb 81       	ldd	r30, Y+3	; 0x03
    1faa:	fc 81       	ldd	r31, Y+4	; 0x04
    1fac:	80 83       	st	Z, r24
    1fae:	10 c0       	rjmp	.+32     	; 0x1fd0 <DIO_u8GetPortVal+0x94>
	case PORTC: * Copy_u8Ptr = PINC_REG; break;
    1fb0:	e3 e3       	ldi	r30, 0x33	; 51
    1fb2:	f0 e0       	ldi	r31, 0x00	; 0
    1fb4:	80 81       	ld	r24, Z
    1fb6:	eb 81       	ldd	r30, Y+3	; 0x03
    1fb8:	fc 81       	ldd	r31, Y+4	; 0x04
    1fba:	80 83       	st	Z, r24
    1fbc:	09 c0       	rjmp	.+18     	; 0x1fd0 <DIO_u8GetPortVal+0x94>
	case PORTD: * Copy_u8Ptr = PIND_REG; break;
    1fbe:	e0 e3       	ldi	r30, 0x30	; 48
    1fc0:	f0 e0       	ldi	r31, 0x00	; 0
    1fc2:	80 81       	ld	r24, Z
    1fc4:	eb 81       	ldd	r30, Y+3	; 0x03
    1fc6:	fc 81       	ldd	r31, Y+4	; 0x04
    1fc8:	80 83       	st	Z, r24
    1fca:	02 c0       	rjmp	.+4      	; 0x1fd0 <DIO_u8GetPortVal+0x94>
	default: Local_error_status = RT_WRONG_PORT_NO;
    1fcc:	82 e0       	ldi	r24, 0x02	; 2
    1fce:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_error_status;
    1fd0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fd2:	26 96       	adiw	r28, 0x06	; 6
    1fd4:	0f b6       	in	r0, 0x3f	; 63
    1fd6:	f8 94       	cli
    1fd8:	de bf       	out	0x3e, r29	; 62
    1fda:	0f be       	out	0x3f, r0	; 63
    1fdc:	cd bf       	out	0x3d, r28	; 61
    1fde:	cf 91       	pop	r28
    1fe0:	df 91       	pop	r29
    1fe2:	08 95       	ret

00001fe4 <DIO_u8SetPinDir>:

u8 DIO_u8SetPinDir(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Dir){
    1fe4:	df 93       	push	r29
    1fe6:	cf 93       	push	r28
    1fe8:	00 d0       	rcall	.+0      	; 0x1fea <DIO_u8SetPinDir+0x6>
    1fea:	00 d0       	rcall	.+0      	; 0x1fec <DIO_u8SetPinDir+0x8>
    1fec:	00 d0       	rcall	.+0      	; 0x1fee <DIO_u8SetPinDir+0xa>
    1fee:	cd b7       	in	r28, 0x3d	; 61
    1ff0:	de b7       	in	r29, 0x3e	; 62
    1ff2:	8a 83       	std	Y+2, r24	; 0x02
    1ff4:	6b 83       	std	Y+3, r22	; 0x03
    1ff6:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_error_status = RT_OK;
    1ff8:	81 e0       	ldi	r24, 0x01	; 1
    1ffa:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Pin >= PIN0 && Copy_u8Pin <= PIN7){
    1ffc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ffe:	88 30       	cpi	r24, 0x08	; 8
    2000:	08 f0       	brcs	.+2      	; 0x2004 <DIO_u8SetPinDir+0x20>
    2002:	ee c0       	rjmp	.+476    	; 0x21e0 <DIO_u8SetPinDir+0x1fc>
		switch(Copy_u8Port){
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	28 2f       	mov	r18, r24
    2008:	30 e0       	ldi	r19, 0x00	; 0
    200a:	3e 83       	std	Y+6, r19	; 0x06
    200c:	2d 83       	std	Y+5, r18	; 0x05
    200e:	8d 81       	ldd	r24, Y+5	; 0x05
    2010:	9e 81       	ldd	r25, Y+6	; 0x06
    2012:	82 30       	cpi	r24, 0x02	; 2
    2014:	91 05       	cpc	r25, r1
    2016:	09 f4       	brne	.+2      	; 0x201a <DIO_u8SetPinDir+0x36>
    2018:	4a c0       	rjmp	.+148    	; 0x20ae <DIO_u8SetPinDir+0xca>
    201a:	2d 81       	ldd	r18, Y+5	; 0x05
    201c:	3e 81       	ldd	r19, Y+6	; 0x06
    201e:	23 30       	cpi	r18, 0x03	; 3
    2020:	31 05       	cpc	r19, r1
    2022:	34 f4       	brge	.+12     	; 0x2030 <DIO_u8SetPinDir+0x4c>
    2024:	8d 81       	ldd	r24, Y+5	; 0x05
    2026:	9e 81       	ldd	r25, Y+6	; 0x06
    2028:	81 30       	cpi	r24, 0x01	; 1
    202a:	91 05       	cpc	r25, r1
    202c:	71 f0       	breq	.+28     	; 0x204a <DIO_u8SetPinDir+0x66>
    202e:	d5 c0       	rjmp	.+426    	; 0x21da <DIO_u8SetPinDir+0x1f6>
    2030:	2d 81       	ldd	r18, Y+5	; 0x05
    2032:	3e 81       	ldd	r19, Y+6	; 0x06
    2034:	23 30       	cpi	r18, 0x03	; 3
    2036:	31 05       	cpc	r19, r1
    2038:	09 f4       	brne	.+2      	; 0x203c <DIO_u8SetPinDir+0x58>
    203a:	6b c0       	rjmp	.+214    	; 0x2112 <DIO_u8SetPinDir+0x12e>
    203c:	8d 81       	ldd	r24, Y+5	; 0x05
    203e:	9e 81       	ldd	r25, Y+6	; 0x06
    2040:	84 30       	cpi	r24, 0x04	; 4
    2042:	91 05       	cpc	r25, r1
    2044:	09 f4       	brne	.+2      	; 0x2048 <DIO_u8SetPinDir+0x64>
    2046:	97 c0       	rjmp	.+302    	; 0x2176 <DIO_u8SetPinDir+0x192>
    2048:	c8 c0       	rjmp	.+400    	; 0x21da <DIO_u8SetPinDir+0x1f6>
		case PORTA:
			if(Copy_u8Dir == INPUT){
    204a:	8c 81       	ldd	r24, Y+4	; 0x04
    204c:	81 30       	cpi	r24, 0x01	; 1
    204e:	a9 f4       	brne	.+42     	; 0x207a <DIO_u8SetPinDir+0x96>
				CLR_BIT(DDRA_REG, Copy_u8Pin);  //to set this pin as input
    2050:	aa e3       	ldi	r26, 0x3A	; 58
    2052:	b0 e0       	ldi	r27, 0x00	; 0
    2054:	ea e3       	ldi	r30, 0x3A	; 58
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	80 81       	ld	r24, Z
    205a:	48 2f       	mov	r20, r24
    205c:	8b 81       	ldd	r24, Y+3	; 0x03
    205e:	28 2f       	mov	r18, r24
    2060:	30 e0       	ldi	r19, 0x00	; 0
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	02 2e       	mov	r0, r18
    2068:	02 c0       	rjmp	.+4      	; 0x206e <DIO_u8SetPinDir+0x8a>
    206a:	88 0f       	add	r24, r24
    206c:	99 1f       	adc	r25, r25
    206e:	0a 94       	dec	r0
    2070:	e2 f7       	brpl	.-8      	; 0x206a <DIO_u8SetPinDir+0x86>
    2072:	80 95       	com	r24
    2074:	84 23       	and	r24, r20
    2076:	8c 93       	st	X, r24
    2078:	b5 c0       	rjmp	.+362    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else if(Copy_u8Dir == OUTPUT){
    207a:	8c 81       	ldd	r24, Y+4	; 0x04
    207c:	82 30       	cpi	r24, 0x02	; 2
    207e:	a1 f4       	brne	.+40     	; 0x20a8 <DIO_u8SetPinDir+0xc4>
				SET_BIT(DDRA_REG, Copy_u8Pin);	//to set this pin as output
    2080:	aa e3       	ldi	r26, 0x3A	; 58
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	ea e3       	ldi	r30, 0x3A	; 58
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	48 2f       	mov	r20, r24
    208c:	8b 81       	ldd	r24, Y+3	; 0x03
    208e:	28 2f       	mov	r18, r24
    2090:	30 e0       	ldi	r19, 0x00	; 0
    2092:	81 e0       	ldi	r24, 0x01	; 1
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	02 2e       	mov	r0, r18
    2098:	02 c0       	rjmp	.+4      	; 0x209e <DIO_u8SetPinDir+0xba>
    209a:	88 0f       	add	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	0a 94       	dec	r0
    20a0:	e2 f7       	brpl	.-8      	; 0x209a <DIO_u8SetPinDir+0xb6>
    20a2:	84 2b       	or	r24, r20
    20a4:	8c 93       	st	X, r24
    20a6:	9e c0       	rjmp	.+316    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_DIRECTION;
    20a8:	84 e0       	ldi	r24, 0x04	; 4
    20aa:	89 83       	std	Y+1, r24	; 0x01
    20ac:	9b c0       	rjmp	.+310    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}
			break;
		case PORTB:
			if(Copy_u8Dir == INPUT){
    20ae:	8c 81       	ldd	r24, Y+4	; 0x04
    20b0:	81 30       	cpi	r24, 0x01	; 1
    20b2:	a9 f4       	brne	.+42     	; 0x20de <DIO_u8SetPinDir+0xfa>
				CLR_BIT(DDRB_REG, Copy_u8Pin);
    20b4:	a7 e3       	ldi	r26, 0x37	; 55
    20b6:	b0 e0       	ldi	r27, 0x00	; 0
    20b8:	e7 e3       	ldi	r30, 0x37	; 55
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	48 2f       	mov	r20, r24
    20c0:	8b 81       	ldd	r24, Y+3	; 0x03
    20c2:	28 2f       	mov	r18, r24
    20c4:	30 e0       	ldi	r19, 0x00	; 0
    20c6:	81 e0       	ldi	r24, 0x01	; 1
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	02 2e       	mov	r0, r18
    20cc:	02 c0       	rjmp	.+4      	; 0x20d2 <DIO_u8SetPinDir+0xee>
    20ce:	88 0f       	add	r24, r24
    20d0:	99 1f       	adc	r25, r25
    20d2:	0a 94       	dec	r0
    20d4:	e2 f7       	brpl	.-8      	; 0x20ce <DIO_u8SetPinDir+0xea>
    20d6:	80 95       	com	r24
    20d8:	84 23       	and	r24, r20
    20da:	8c 93       	st	X, r24
    20dc:	83 c0       	rjmp	.+262    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else if(Copy_u8Dir == OUTPUT){
    20de:	8c 81       	ldd	r24, Y+4	; 0x04
    20e0:	82 30       	cpi	r24, 0x02	; 2
    20e2:	a1 f4       	brne	.+40     	; 0x210c <DIO_u8SetPinDir+0x128>
				SET_BIT(DDRB_REG, Copy_u8Pin);
    20e4:	a7 e3       	ldi	r26, 0x37	; 55
    20e6:	b0 e0       	ldi	r27, 0x00	; 0
    20e8:	e7 e3       	ldi	r30, 0x37	; 55
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 81       	ld	r24, Z
    20ee:	48 2f       	mov	r20, r24
    20f0:	8b 81       	ldd	r24, Y+3	; 0x03
    20f2:	28 2f       	mov	r18, r24
    20f4:	30 e0       	ldi	r19, 0x00	; 0
    20f6:	81 e0       	ldi	r24, 0x01	; 1
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	02 2e       	mov	r0, r18
    20fc:	02 c0       	rjmp	.+4      	; 0x2102 <DIO_u8SetPinDir+0x11e>
    20fe:	88 0f       	add	r24, r24
    2100:	99 1f       	adc	r25, r25
    2102:	0a 94       	dec	r0
    2104:	e2 f7       	brpl	.-8      	; 0x20fe <DIO_u8SetPinDir+0x11a>
    2106:	84 2b       	or	r24, r20
    2108:	8c 93       	st	X, r24
    210a:	6c c0       	rjmp	.+216    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_DIRECTION;
    210c:	84 e0       	ldi	r24, 0x04	; 4
    210e:	89 83       	std	Y+1, r24	; 0x01
    2110:	69 c0       	rjmp	.+210    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}
			break;
		case PORTC:
			if(Copy_u8Dir == INPUT){
    2112:	8c 81       	ldd	r24, Y+4	; 0x04
    2114:	81 30       	cpi	r24, 0x01	; 1
    2116:	a9 f4       	brne	.+42     	; 0x2142 <DIO_u8SetPinDir+0x15e>
				CLR_BIT(DDRC_REG, Copy_u8Pin);
    2118:	a4 e3       	ldi	r26, 0x34	; 52
    211a:	b0 e0       	ldi	r27, 0x00	; 0
    211c:	e4 e3       	ldi	r30, 0x34	; 52
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	80 81       	ld	r24, Z
    2122:	48 2f       	mov	r20, r24
    2124:	8b 81       	ldd	r24, Y+3	; 0x03
    2126:	28 2f       	mov	r18, r24
    2128:	30 e0       	ldi	r19, 0x00	; 0
    212a:	81 e0       	ldi	r24, 0x01	; 1
    212c:	90 e0       	ldi	r25, 0x00	; 0
    212e:	02 2e       	mov	r0, r18
    2130:	02 c0       	rjmp	.+4      	; 0x2136 <DIO_u8SetPinDir+0x152>
    2132:	88 0f       	add	r24, r24
    2134:	99 1f       	adc	r25, r25
    2136:	0a 94       	dec	r0
    2138:	e2 f7       	brpl	.-8      	; 0x2132 <DIO_u8SetPinDir+0x14e>
    213a:	80 95       	com	r24
    213c:	84 23       	and	r24, r20
    213e:	8c 93       	st	X, r24
    2140:	51 c0       	rjmp	.+162    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else if(Copy_u8Dir == OUTPUT){
    2142:	8c 81       	ldd	r24, Y+4	; 0x04
    2144:	82 30       	cpi	r24, 0x02	; 2
    2146:	a1 f4       	brne	.+40     	; 0x2170 <DIO_u8SetPinDir+0x18c>
				SET_BIT(DDRC_REG, Copy_u8Pin);
    2148:	a4 e3       	ldi	r26, 0x34	; 52
    214a:	b0 e0       	ldi	r27, 0x00	; 0
    214c:	e4 e3       	ldi	r30, 0x34	; 52
    214e:	f0 e0       	ldi	r31, 0x00	; 0
    2150:	80 81       	ld	r24, Z
    2152:	48 2f       	mov	r20, r24
    2154:	8b 81       	ldd	r24, Y+3	; 0x03
    2156:	28 2f       	mov	r18, r24
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	02 2e       	mov	r0, r18
    2160:	02 c0       	rjmp	.+4      	; 0x2166 <DIO_u8SetPinDir+0x182>
    2162:	88 0f       	add	r24, r24
    2164:	99 1f       	adc	r25, r25
    2166:	0a 94       	dec	r0
    2168:	e2 f7       	brpl	.-8      	; 0x2162 <DIO_u8SetPinDir+0x17e>
    216a:	84 2b       	or	r24, r20
    216c:	8c 93       	st	X, r24
    216e:	3a c0       	rjmp	.+116    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_DIRECTION;
    2170:	84 e0       	ldi	r24, 0x04	; 4
    2172:	89 83       	std	Y+1, r24	; 0x01
    2174:	37 c0       	rjmp	.+110    	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}
			break;
		case PORTD:
			if(Copy_u8Dir == INPUT){
    2176:	8c 81       	ldd	r24, Y+4	; 0x04
    2178:	81 30       	cpi	r24, 0x01	; 1
    217a:	a9 f4       	brne	.+42     	; 0x21a6 <DIO_u8SetPinDir+0x1c2>
				CLR_BIT(DDRD_REG, Copy_u8Pin);
    217c:	a1 e3       	ldi	r26, 0x31	; 49
    217e:	b0 e0       	ldi	r27, 0x00	; 0
    2180:	e1 e3       	ldi	r30, 0x31	; 49
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	48 2f       	mov	r20, r24
    2188:	8b 81       	ldd	r24, Y+3	; 0x03
    218a:	28 2f       	mov	r18, r24
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	81 e0       	ldi	r24, 0x01	; 1
    2190:	90 e0       	ldi	r25, 0x00	; 0
    2192:	02 2e       	mov	r0, r18
    2194:	02 c0       	rjmp	.+4      	; 0x219a <DIO_u8SetPinDir+0x1b6>
    2196:	88 0f       	add	r24, r24
    2198:	99 1f       	adc	r25, r25
    219a:	0a 94       	dec	r0
    219c:	e2 f7       	brpl	.-8      	; 0x2196 <DIO_u8SetPinDir+0x1b2>
    219e:	80 95       	com	r24
    21a0:	84 23       	and	r24, r20
    21a2:	8c 93       	st	X, r24
    21a4:	1f c0       	rjmp	.+62     	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else if(Copy_u8Dir == OUTPUT){
    21a6:	8c 81       	ldd	r24, Y+4	; 0x04
    21a8:	82 30       	cpi	r24, 0x02	; 2
    21aa:	a1 f4       	brne	.+40     	; 0x21d4 <DIO_u8SetPinDir+0x1f0>
				SET_BIT(DDRD_REG, Copy_u8Pin);
    21ac:	a1 e3       	ldi	r26, 0x31	; 49
    21ae:	b0 e0       	ldi	r27, 0x00	; 0
    21b0:	e1 e3       	ldi	r30, 0x31	; 49
    21b2:	f0 e0       	ldi	r31, 0x00	; 0
    21b4:	80 81       	ld	r24, Z
    21b6:	48 2f       	mov	r20, r24
    21b8:	8b 81       	ldd	r24, Y+3	; 0x03
    21ba:	28 2f       	mov	r18, r24
    21bc:	30 e0       	ldi	r19, 0x00	; 0
    21be:	81 e0       	ldi	r24, 0x01	; 1
    21c0:	90 e0       	ldi	r25, 0x00	; 0
    21c2:	02 2e       	mov	r0, r18
    21c4:	02 c0       	rjmp	.+4      	; 0x21ca <DIO_u8SetPinDir+0x1e6>
    21c6:	88 0f       	add	r24, r24
    21c8:	99 1f       	adc	r25, r25
    21ca:	0a 94       	dec	r0
    21cc:	e2 f7       	brpl	.-8      	; 0x21c6 <DIO_u8SetPinDir+0x1e2>
    21ce:	84 2b       	or	r24, r20
    21d0:	8c 93       	st	X, r24
    21d2:	08 c0       	rjmp	.+16     	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_DIRECTION;
    21d4:	84 e0       	ldi	r24, 0x04	; 4
    21d6:	89 83       	std	Y+1, r24	; 0x01
    21d8:	05 c0       	rjmp	.+10     	; 0x21e4 <DIO_u8SetPinDir+0x200>
			}
			break;
		default: Local_error_status= RT_WRONG_PORT_NO;
    21da:	82 e0       	ldi	r24, 0x02	; 2
    21dc:	89 83       	std	Y+1, r24	; 0x01
    21de:	02 c0       	rjmp	.+4      	; 0x21e4 <DIO_u8SetPinDir+0x200>
		}
	}else{
		Local_error_status = RT_WRONG_PIN_NO;
    21e0:	83 e0       	ldi	r24, 0x03	; 3
    21e2:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_error_status;
    21e4:	89 81       	ldd	r24, Y+1	; 0x01
}
    21e6:	26 96       	adiw	r28, 0x06	; 6
    21e8:	0f b6       	in	r0, 0x3f	; 63
    21ea:	f8 94       	cli
    21ec:	de bf       	out	0x3e, r29	; 62
    21ee:	0f be       	out	0x3f, r0	; 63
    21f0:	cd bf       	out	0x3d, r28	; 61
    21f2:	cf 91       	pop	r28
    21f4:	df 91       	pop	r29
    21f6:	08 95       	ret

000021f8 <DIO_u8SetPinVal>:

u8 DIO_u8SetPinVal(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Val){
    21f8:	df 93       	push	r29
    21fa:	cf 93       	push	r28
    21fc:	00 d0       	rcall	.+0      	; 0x21fe <DIO_u8SetPinVal+0x6>
    21fe:	00 d0       	rcall	.+0      	; 0x2200 <DIO_u8SetPinVal+0x8>
    2200:	00 d0       	rcall	.+0      	; 0x2202 <DIO_u8SetPinVal+0xa>
    2202:	cd b7       	in	r28, 0x3d	; 61
    2204:	de b7       	in	r29, 0x3e	; 62
    2206:	8a 83       	std	Y+2, r24	; 0x02
    2208:	6b 83       	std	Y+3, r22	; 0x03
    220a:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_error_status = RT_OK;
    220c:	81 e0       	ldi	r24, 0x01	; 1
    220e:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Pin >= PIN0 && Copy_u8Pin <= PIN7){
    2210:	8b 81       	ldd	r24, Y+3	; 0x03
    2212:	88 30       	cpi	r24, 0x08	; 8
    2214:	08 f0       	brcs	.+2      	; 0x2218 <DIO_u8SetPinVal+0x20>
    2216:	ee c0       	rjmp	.+476    	; 0x23f4 <DIO_u8SetPinVal+0x1fc>
		switch(Copy_u8Port){
    2218:	8a 81       	ldd	r24, Y+2	; 0x02
    221a:	28 2f       	mov	r18, r24
    221c:	30 e0       	ldi	r19, 0x00	; 0
    221e:	3e 83       	std	Y+6, r19	; 0x06
    2220:	2d 83       	std	Y+5, r18	; 0x05
    2222:	8d 81       	ldd	r24, Y+5	; 0x05
    2224:	9e 81       	ldd	r25, Y+6	; 0x06
    2226:	82 30       	cpi	r24, 0x02	; 2
    2228:	91 05       	cpc	r25, r1
    222a:	09 f4       	brne	.+2      	; 0x222e <DIO_u8SetPinVal+0x36>
    222c:	4a c0       	rjmp	.+148    	; 0x22c2 <DIO_u8SetPinVal+0xca>
    222e:	2d 81       	ldd	r18, Y+5	; 0x05
    2230:	3e 81       	ldd	r19, Y+6	; 0x06
    2232:	23 30       	cpi	r18, 0x03	; 3
    2234:	31 05       	cpc	r19, r1
    2236:	34 f4       	brge	.+12     	; 0x2244 <DIO_u8SetPinVal+0x4c>
    2238:	8d 81       	ldd	r24, Y+5	; 0x05
    223a:	9e 81       	ldd	r25, Y+6	; 0x06
    223c:	81 30       	cpi	r24, 0x01	; 1
    223e:	91 05       	cpc	r25, r1
    2240:	71 f0       	breq	.+28     	; 0x225e <DIO_u8SetPinVal+0x66>
    2242:	d5 c0       	rjmp	.+426    	; 0x23ee <DIO_u8SetPinVal+0x1f6>
    2244:	2d 81       	ldd	r18, Y+5	; 0x05
    2246:	3e 81       	ldd	r19, Y+6	; 0x06
    2248:	23 30       	cpi	r18, 0x03	; 3
    224a:	31 05       	cpc	r19, r1
    224c:	09 f4       	brne	.+2      	; 0x2250 <DIO_u8SetPinVal+0x58>
    224e:	6b c0       	rjmp	.+214    	; 0x2326 <DIO_u8SetPinVal+0x12e>
    2250:	8d 81       	ldd	r24, Y+5	; 0x05
    2252:	9e 81       	ldd	r25, Y+6	; 0x06
    2254:	84 30       	cpi	r24, 0x04	; 4
    2256:	91 05       	cpc	r25, r1
    2258:	09 f4       	brne	.+2      	; 0x225c <DIO_u8SetPinVal+0x64>
    225a:	97 c0       	rjmp	.+302    	; 0x238a <DIO_u8SetPinVal+0x192>
    225c:	c8 c0       	rjmp	.+400    	; 0x23ee <DIO_u8SetPinVal+0x1f6>
		case PORTA:
			if(Copy_u8Val == LOW){
    225e:	8c 81       	ldd	r24, Y+4	; 0x04
    2260:	81 30       	cpi	r24, 0x01	; 1
    2262:	a9 f4       	brne	.+42     	; 0x228e <DIO_u8SetPinVal+0x96>
				CLR_BIT(PORTA_REG, Copy_u8Pin);		//to make this pin low
    2264:	ab e3       	ldi	r26, 0x3B	; 59
    2266:	b0 e0       	ldi	r27, 0x00	; 0
    2268:	eb e3       	ldi	r30, 0x3B	; 59
    226a:	f0 e0       	ldi	r31, 0x00	; 0
    226c:	80 81       	ld	r24, Z
    226e:	48 2f       	mov	r20, r24
    2270:	8b 81       	ldd	r24, Y+3	; 0x03
    2272:	28 2f       	mov	r18, r24
    2274:	30 e0       	ldi	r19, 0x00	; 0
    2276:	81 e0       	ldi	r24, 0x01	; 1
    2278:	90 e0       	ldi	r25, 0x00	; 0
    227a:	02 2e       	mov	r0, r18
    227c:	02 c0       	rjmp	.+4      	; 0x2282 <DIO_u8SetPinVal+0x8a>
    227e:	88 0f       	add	r24, r24
    2280:	99 1f       	adc	r25, r25
    2282:	0a 94       	dec	r0
    2284:	e2 f7       	brpl	.-8      	; 0x227e <DIO_u8SetPinVal+0x86>
    2286:	80 95       	com	r24
    2288:	84 23       	and	r24, r20
    228a:	8c 93       	st	X, r24
    228c:	b5 c0       	rjmp	.+362    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else if(Copy_u8Val == HIGH){
    228e:	8c 81       	ldd	r24, Y+4	; 0x04
    2290:	82 30       	cpi	r24, 0x02	; 2
    2292:	a1 f4       	brne	.+40     	; 0x22bc <DIO_u8SetPinVal+0xc4>
				SET_BIT(PORTA_REG, Copy_u8Pin);		//to make this pin high
    2294:	ab e3       	ldi	r26, 0x3B	; 59
    2296:	b0 e0       	ldi	r27, 0x00	; 0
    2298:	eb e3       	ldi	r30, 0x3B	; 59
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	80 81       	ld	r24, Z
    229e:	48 2f       	mov	r20, r24
    22a0:	8b 81       	ldd	r24, Y+3	; 0x03
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	02 2e       	mov	r0, r18
    22ac:	02 c0       	rjmp	.+4      	; 0x22b2 <DIO_u8SetPinVal+0xba>
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	0a 94       	dec	r0
    22b4:	e2 f7       	brpl	.-8      	; 0x22ae <DIO_u8SetPinVal+0xb6>
    22b6:	84 2b       	or	r24, r20
    22b8:	8c 93       	st	X, r24
    22ba:	9e c0       	rjmp	.+316    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_VALUE;
    22bc:	85 e0       	ldi	r24, 0x05	; 5
    22be:	89 83       	std	Y+1, r24	; 0x01
    22c0:	9b c0       	rjmp	.+310    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}
			break;
		case PORTB:
			if(Copy_u8Val == LOW){
    22c2:	8c 81       	ldd	r24, Y+4	; 0x04
    22c4:	81 30       	cpi	r24, 0x01	; 1
    22c6:	a9 f4       	brne	.+42     	; 0x22f2 <DIO_u8SetPinVal+0xfa>
				CLR_BIT(PORTB_REG, Copy_u8Pin);
    22c8:	a8 e3       	ldi	r26, 0x38	; 56
    22ca:	b0 e0       	ldi	r27, 0x00	; 0
    22cc:	e8 e3       	ldi	r30, 0x38	; 56
    22ce:	f0 e0       	ldi	r31, 0x00	; 0
    22d0:	80 81       	ld	r24, Z
    22d2:	48 2f       	mov	r20, r24
    22d4:	8b 81       	ldd	r24, Y+3	; 0x03
    22d6:	28 2f       	mov	r18, r24
    22d8:	30 e0       	ldi	r19, 0x00	; 0
    22da:	81 e0       	ldi	r24, 0x01	; 1
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	02 2e       	mov	r0, r18
    22e0:	02 c0       	rjmp	.+4      	; 0x22e6 <DIO_u8SetPinVal+0xee>
    22e2:	88 0f       	add	r24, r24
    22e4:	99 1f       	adc	r25, r25
    22e6:	0a 94       	dec	r0
    22e8:	e2 f7       	brpl	.-8      	; 0x22e2 <DIO_u8SetPinVal+0xea>
    22ea:	80 95       	com	r24
    22ec:	84 23       	and	r24, r20
    22ee:	8c 93       	st	X, r24
    22f0:	83 c0       	rjmp	.+262    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else if(Copy_u8Val == HIGH){
    22f2:	8c 81       	ldd	r24, Y+4	; 0x04
    22f4:	82 30       	cpi	r24, 0x02	; 2
    22f6:	a1 f4       	brne	.+40     	; 0x2320 <DIO_u8SetPinVal+0x128>
				SET_BIT(PORTB_REG, Copy_u8Pin);
    22f8:	a8 e3       	ldi	r26, 0x38	; 56
    22fa:	b0 e0       	ldi	r27, 0x00	; 0
    22fc:	e8 e3       	ldi	r30, 0x38	; 56
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	48 2f       	mov	r20, r24
    2304:	8b 81       	ldd	r24, Y+3	; 0x03
    2306:	28 2f       	mov	r18, r24
    2308:	30 e0       	ldi	r19, 0x00	; 0
    230a:	81 e0       	ldi	r24, 0x01	; 1
    230c:	90 e0       	ldi	r25, 0x00	; 0
    230e:	02 2e       	mov	r0, r18
    2310:	02 c0       	rjmp	.+4      	; 0x2316 <DIO_u8SetPinVal+0x11e>
    2312:	88 0f       	add	r24, r24
    2314:	99 1f       	adc	r25, r25
    2316:	0a 94       	dec	r0
    2318:	e2 f7       	brpl	.-8      	; 0x2312 <DIO_u8SetPinVal+0x11a>
    231a:	84 2b       	or	r24, r20
    231c:	8c 93       	st	X, r24
    231e:	6c c0       	rjmp	.+216    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_VALUE;
    2320:	85 e0       	ldi	r24, 0x05	; 5
    2322:	89 83       	std	Y+1, r24	; 0x01
    2324:	69 c0       	rjmp	.+210    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}
			break;
		case PORTC:
			if(Copy_u8Val == LOW){
    2326:	8c 81       	ldd	r24, Y+4	; 0x04
    2328:	81 30       	cpi	r24, 0x01	; 1
    232a:	a9 f4       	brne	.+42     	; 0x2356 <DIO_u8SetPinVal+0x15e>
				CLR_BIT(PORTC_REG, Copy_u8Pin);
    232c:	a5 e3       	ldi	r26, 0x35	; 53
    232e:	b0 e0       	ldi	r27, 0x00	; 0
    2330:	e5 e3       	ldi	r30, 0x35	; 53
    2332:	f0 e0       	ldi	r31, 0x00	; 0
    2334:	80 81       	ld	r24, Z
    2336:	48 2f       	mov	r20, r24
    2338:	8b 81       	ldd	r24, Y+3	; 0x03
    233a:	28 2f       	mov	r18, r24
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	81 e0       	ldi	r24, 0x01	; 1
    2340:	90 e0       	ldi	r25, 0x00	; 0
    2342:	02 2e       	mov	r0, r18
    2344:	02 c0       	rjmp	.+4      	; 0x234a <DIO_u8SetPinVal+0x152>
    2346:	88 0f       	add	r24, r24
    2348:	99 1f       	adc	r25, r25
    234a:	0a 94       	dec	r0
    234c:	e2 f7       	brpl	.-8      	; 0x2346 <DIO_u8SetPinVal+0x14e>
    234e:	80 95       	com	r24
    2350:	84 23       	and	r24, r20
    2352:	8c 93       	st	X, r24
    2354:	51 c0       	rjmp	.+162    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else if(Copy_u8Val == HIGH){
    2356:	8c 81       	ldd	r24, Y+4	; 0x04
    2358:	82 30       	cpi	r24, 0x02	; 2
    235a:	a1 f4       	brne	.+40     	; 0x2384 <DIO_u8SetPinVal+0x18c>
				SET_BIT(PORTC_REG, Copy_u8Pin);
    235c:	a5 e3       	ldi	r26, 0x35	; 53
    235e:	b0 e0       	ldi	r27, 0x00	; 0
    2360:	e5 e3       	ldi	r30, 0x35	; 53
    2362:	f0 e0       	ldi	r31, 0x00	; 0
    2364:	80 81       	ld	r24, Z
    2366:	48 2f       	mov	r20, r24
    2368:	8b 81       	ldd	r24, Y+3	; 0x03
    236a:	28 2f       	mov	r18, r24
    236c:	30 e0       	ldi	r19, 0x00	; 0
    236e:	81 e0       	ldi	r24, 0x01	; 1
    2370:	90 e0       	ldi	r25, 0x00	; 0
    2372:	02 2e       	mov	r0, r18
    2374:	02 c0       	rjmp	.+4      	; 0x237a <DIO_u8SetPinVal+0x182>
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	0a 94       	dec	r0
    237c:	e2 f7       	brpl	.-8      	; 0x2376 <DIO_u8SetPinVal+0x17e>
    237e:	84 2b       	or	r24, r20
    2380:	8c 93       	st	X, r24
    2382:	3a c0       	rjmp	.+116    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_VALUE;
    2384:	85 e0       	ldi	r24, 0x05	; 5
    2386:	89 83       	std	Y+1, r24	; 0x01
    2388:	37 c0       	rjmp	.+110    	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}
			break;
		case PORTD:
			if(Copy_u8Val == LOW){
    238a:	8c 81       	ldd	r24, Y+4	; 0x04
    238c:	81 30       	cpi	r24, 0x01	; 1
    238e:	a9 f4       	brne	.+42     	; 0x23ba <DIO_u8SetPinVal+0x1c2>
				CLR_BIT(PORTD_REG, Copy_u8Pin);
    2390:	a2 e3       	ldi	r26, 0x32	; 50
    2392:	b0 e0       	ldi	r27, 0x00	; 0
    2394:	e2 e3       	ldi	r30, 0x32	; 50
    2396:	f0 e0       	ldi	r31, 0x00	; 0
    2398:	80 81       	ld	r24, Z
    239a:	48 2f       	mov	r20, r24
    239c:	8b 81       	ldd	r24, Y+3	; 0x03
    239e:	28 2f       	mov	r18, r24
    23a0:	30 e0       	ldi	r19, 0x00	; 0
    23a2:	81 e0       	ldi	r24, 0x01	; 1
    23a4:	90 e0       	ldi	r25, 0x00	; 0
    23a6:	02 2e       	mov	r0, r18
    23a8:	02 c0       	rjmp	.+4      	; 0x23ae <DIO_u8SetPinVal+0x1b6>
    23aa:	88 0f       	add	r24, r24
    23ac:	99 1f       	adc	r25, r25
    23ae:	0a 94       	dec	r0
    23b0:	e2 f7       	brpl	.-8      	; 0x23aa <DIO_u8SetPinVal+0x1b2>
    23b2:	80 95       	com	r24
    23b4:	84 23       	and	r24, r20
    23b6:	8c 93       	st	X, r24
    23b8:	1f c0       	rjmp	.+62     	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else if(Copy_u8Val == HIGH){
    23ba:	8c 81       	ldd	r24, Y+4	; 0x04
    23bc:	82 30       	cpi	r24, 0x02	; 2
    23be:	a1 f4       	brne	.+40     	; 0x23e8 <DIO_u8SetPinVal+0x1f0>
				SET_BIT(PORTD_REG, Copy_u8Pin);
    23c0:	a2 e3       	ldi	r26, 0x32	; 50
    23c2:	b0 e0       	ldi	r27, 0x00	; 0
    23c4:	e2 e3       	ldi	r30, 0x32	; 50
    23c6:	f0 e0       	ldi	r31, 0x00	; 0
    23c8:	80 81       	ld	r24, Z
    23ca:	48 2f       	mov	r20, r24
    23cc:	8b 81       	ldd	r24, Y+3	; 0x03
    23ce:	28 2f       	mov	r18, r24
    23d0:	30 e0       	ldi	r19, 0x00	; 0
    23d2:	81 e0       	ldi	r24, 0x01	; 1
    23d4:	90 e0       	ldi	r25, 0x00	; 0
    23d6:	02 2e       	mov	r0, r18
    23d8:	02 c0       	rjmp	.+4      	; 0x23de <DIO_u8SetPinVal+0x1e6>
    23da:	88 0f       	add	r24, r24
    23dc:	99 1f       	adc	r25, r25
    23de:	0a 94       	dec	r0
    23e0:	e2 f7       	brpl	.-8      	; 0x23da <DIO_u8SetPinVal+0x1e2>
    23e2:	84 2b       	or	r24, r20
    23e4:	8c 93       	st	X, r24
    23e6:	08 c0       	rjmp	.+16     	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}else{
				Local_error_status = RT_WRONG_PIN_VALUE;
    23e8:	85 e0       	ldi	r24, 0x05	; 5
    23ea:	89 83       	std	Y+1, r24	; 0x01
    23ec:	05 c0       	rjmp	.+10     	; 0x23f8 <DIO_u8SetPinVal+0x200>
			}
			break;
		default: Local_error_status= RT_WRONG_PORT_NO;
    23ee:	82 e0       	ldi	r24, 0x02	; 2
    23f0:	89 83       	std	Y+1, r24	; 0x01
    23f2:	02 c0       	rjmp	.+4      	; 0x23f8 <DIO_u8SetPinVal+0x200>
		}
	}else{
		Local_error_status = RT_WRONG_PIN_NO;
    23f4:	83 e0       	ldi	r24, 0x03	; 3
    23f6:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_error_status;
    23f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    23fa:	26 96       	adiw	r28, 0x06	; 6
    23fc:	0f b6       	in	r0, 0x3f	; 63
    23fe:	f8 94       	cli
    2400:	de bf       	out	0x3e, r29	; 62
    2402:	0f be       	out	0x3f, r0	; 63
    2404:	cd bf       	out	0x3d, r28	; 61
    2406:	cf 91       	pop	r28
    2408:	df 91       	pop	r29
    240a:	08 95       	ret

0000240c <DIO_u8GetPinVal>:

u8 DIO_u8GetPinVal(u8 Copy_u8Port, u8 Copy_u8Pin, u8 * Copy_u8Ptr){
    240c:	df 93       	push	r29
    240e:	cf 93       	push	r28
    2410:	cd b7       	in	r28, 0x3d	; 61
    2412:	de b7       	in	r29, 0x3e	; 62
    2414:	27 97       	sbiw	r28, 0x07	; 7
    2416:	0f b6       	in	r0, 0x3f	; 63
    2418:	f8 94       	cli
    241a:	de bf       	out	0x3e, r29	; 62
    241c:	0f be       	out	0x3f, r0	; 63
    241e:	cd bf       	out	0x3d, r28	; 61
    2420:	8a 83       	std	Y+2, r24	; 0x02
    2422:	6b 83       	std	Y+3, r22	; 0x03
    2424:	5d 83       	std	Y+5, r21	; 0x05
    2426:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_error_status = RT_OK;
    2428:	81 e0       	ldi	r24, 0x01	; 1
    242a:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Pin >= PIN0 && Copy_u8Pin <= PIN7){
    242c:	8b 81       	ldd	r24, Y+3	; 0x03
    242e:	88 30       	cpi	r24, 0x08	; 8
    2430:	08 f0       	brcs	.+2      	; 0x2434 <DIO_u8GetPinVal+0x28>
    2432:	74 c0       	rjmp	.+232    	; 0x251c <DIO_u8GetPinVal+0x110>
		switch(Copy_u8Port){
    2434:	8a 81       	ldd	r24, Y+2	; 0x02
    2436:	28 2f       	mov	r18, r24
    2438:	30 e0       	ldi	r19, 0x00	; 0
    243a:	3f 83       	std	Y+7, r19	; 0x07
    243c:	2e 83       	std	Y+6, r18	; 0x06
    243e:	4e 81       	ldd	r20, Y+6	; 0x06
    2440:	5f 81       	ldd	r21, Y+7	; 0x07
    2442:	42 30       	cpi	r20, 0x02	; 2
    2444:	51 05       	cpc	r21, r1
    2446:	59 f1       	breq	.+86     	; 0x249e <DIO_u8GetPinVal+0x92>
    2448:	8e 81       	ldd	r24, Y+6	; 0x06
    244a:	9f 81       	ldd	r25, Y+7	; 0x07
    244c:	83 30       	cpi	r24, 0x03	; 3
    244e:	91 05       	cpc	r25, r1
    2450:	34 f4       	brge	.+12     	; 0x245e <DIO_u8GetPinVal+0x52>
    2452:	2e 81       	ldd	r18, Y+6	; 0x06
    2454:	3f 81       	ldd	r19, Y+7	; 0x07
    2456:	21 30       	cpi	r18, 0x01	; 1
    2458:	31 05       	cpc	r19, r1
    245a:	69 f0       	breq	.+26     	; 0x2476 <DIO_u8GetPinVal+0x6a>
    245c:	5c c0       	rjmp	.+184    	; 0x2516 <DIO_u8GetPinVal+0x10a>
    245e:	4e 81       	ldd	r20, Y+6	; 0x06
    2460:	5f 81       	ldd	r21, Y+7	; 0x07
    2462:	43 30       	cpi	r20, 0x03	; 3
    2464:	51 05       	cpc	r21, r1
    2466:	79 f1       	breq	.+94     	; 0x24c6 <DIO_u8GetPinVal+0xba>
    2468:	8e 81       	ldd	r24, Y+6	; 0x06
    246a:	9f 81       	ldd	r25, Y+7	; 0x07
    246c:	84 30       	cpi	r24, 0x04	; 4
    246e:	91 05       	cpc	r25, r1
    2470:	09 f4       	brne	.+2      	; 0x2474 <DIO_u8GetPinVal+0x68>
    2472:	3d c0       	rjmp	.+122    	; 0x24ee <DIO_u8GetPinVal+0xe2>
    2474:	50 c0       	rjmp	.+160    	; 0x2516 <DIO_u8GetPinVal+0x10a>
		case PORTA: * Copy_u8Ptr = GET_BIT(PINA_REG, Copy_u8Pin); break;		//to store the pin value in the given address
    2476:	e9 e3       	ldi	r30, 0x39	; 57
    2478:	f0 e0       	ldi	r31, 0x00	; 0
    247a:	80 81       	ld	r24, Z
    247c:	28 2f       	mov	r18, r24
    247e:	30 e0       	ldi	r19, 0x00	; 0
    2480:	8b 81       	ldd	r24, Y+3	; 0x03
    2482:	88 2f       	mov	r24, r24
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	a9 01       	movw	r20, r18
    2488:	02 c0       	rjmp	.+4      	; 0x248e <DIO_u8GetPinVal+0x82>
    248a:	55 95       	asr	r21
    248c:	47 95       	ror	r20
    248e:	8a 95       	dec	r24
    2490:	e2 f7       	brpl	.-8      	; 0x248a <DIO_u8GetPinVal+0x7e>
    2492:	ca 01       	movw	r24, r20
    2494:	81 70       	andi	r24, 0x01	; 1
    2496:	ec 81       	ldd	r30, Y+4	; 0x04
    2498:	fd 81       	ldd	r31, Y+5	; 0x05
    249a:	80 83       	st	Z, r24
    249c:	41 c0       	rjmp	.+130    	; 0x2520 <DIO_u8GetPinVal+0x114>
		case PORTB: * Copy_u8Ptr = GET_BIT(PINB_REG, Copy_u8Pin); break;
    249e:	e6 e3       	ldi	r30, 0x36	; 54
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	28 2f       	mov	r18, r24
    24a6:	30 e0       	ldi	r19, 0x00	; 0
    24a8:	8b 81       	ldd	r24, Y+3	; 0x03
    24aa:	88 2f       	mov	r24, r24
    24ac:	90 e0       	ldi	r25, 0x00	; 0
    24ae:	a9 01       	movw	r20, r18
    24b0:	02 c0       	rjmp	.+4      	; 0x24b6 <DIO_u8GetPinVal+0xaa>
    24b2:	55 95       	asr	r21
    24b4:	47 95       	ror	r20
    24b6:	8a 95       	dec	r24
    24b8:	e2 f7       	brpl	.-8      	; 0x24b2 <DIO_u8GetPinVal+0xa6>
    24ba:	ca 01       	movw	r24, r20
    24bc:	81 70       	andi	r24, 0x01	; 1
    24be:	ec 81       	ldd	r30, Y+4	; 0x04
    24c0:	fd 81       	ldd	r31, Y+5	; 0x05
    24c2:	80 83       	st	Z, r24
    24c4:	2d c0       	rjmp	.+90     	; 0x2520 <DIO_u8GetPinVal+0x114>
		case PORTC: * Copy_u8Ptr = GET_BIT(PINC_REG, Copy_u8Pin); break;
    24c6:	e3 e3       	ldi	r30, 0x33	; 51
    24c8:	f0 e0       	ldi	r31, 0x00	; 0
    24ca:	80 81       	ld	r24, Z
    24cc:	28 2f       	mov	r18, r24
    24ce:	30 e0       	ldi	r19, 0x00	; 0
    24d0:	8b 81       	ldd	r24, Y+3	; 0x03
    24d2:	88 2f       	mov	r24, r24
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	a9 01       	movw	r20, r18
    24d8:	02 c0       	rjmp	.+4      	; 0x24de <DIO_u8GetPinVal+0xd2>
    24da:	55 95       	asr	r21
    24dc:	47 95       	ror	r20
    24de:	8a 95       	dec	r24
    24e0:	e2 f7       	brpl	.-8      	; 0x24da <DIO_u8GetPinVal+0xce>
    24e2:	ca 01       	movw	r24, r20
    24e4:	81 70       	andi	r24, 0x01	; 1
    24e6:	ec 81       	ldd	r30, Y+4	; 0x04
    24e8:	fd 81       	ldd	r31, Y+5	; 0x05
    24ea:	80 83       	st	Z, r24
    24ec:	19 c0       	rjmp	.+50     	; 0x2520 <DIO_u8GetPinVal+0x114>
		case PORTD: * Copy_u8Ptr = GET_BIT(PIND_REG, Copy_u8Pin); break;
    24ee:	e0 e3       	ldi	r30, 0x30	; 48
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	80 81       	ld	r24, Z
    24f4:	28 2f       	mov	r18, r24
    24f6:	30 e0       	ldi	r19, 0x00	; 0
    24f8:	8b 81       	ldd	r24, Y+3	; 0x03
    24fa:	88 2f       	mov	r24, r24
    24fc:	90 e0       	ldi	r25, 0x00	; 0
    24fe:	a9 01       	movw	r20, r18
    2500:	02 c0       	rjmp	.+4      	; 0x2506 <DIO_u8GetPinVal+0xfa>
    2502:	55 95       	asr	r21
    2504:	47 95       	ror	r20
    2506:	8a 95       	dec	r24
    2508:	e2 f7       	brpl	.-8      	; 0x2502 <DIO_u8GetPinVal+0xf6>
    250a:	ca 01       	movw	r24, r20
    250c:	81 70       	andi	r24, 0x01	; 1
    250e:	ec 81       	ldd	r30, Y+4	; 0x04
    2510:	fd 81       	ldd	r31, Y+5	; 0x05
    2512:	80 83       	st	Z, r24
    2514:	05 c0       	rjmp	.+10     	; 0x2520 <DIO_u8GetPinVal+0x114>
		default: Local_error_status = RT_WRONG_PORT_NO;
    2516:	82 e0       	ldi	r24, 0x02	; 2
    2518:	89 83       	std	Y+1, r24	; 0x01
    251a:	02 c0       	rjmp	.+4      	; 0x2520 <DIO_u8GetPinVal+0x114>
		}
	}else{
		Local_error_status = RT_WRONG_PIN_NO;
    251c:	83 e0       	ldi	r24, 0x03	; 3
    251e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_error_status;
    2520:	89 81       	ldd	r24, Y+1	; 0x01
}
    2522:	27 96       	adiw	r28, 0x07	; 7
    2524:	0f b6       	in	r0, 0x3f	; 63
    2526:	f8 94       	cli
    2528:	de bf       	out	0x3e, r29	; 62
    252a:	0f be       	out	0x3f, r0	; 63
    252c:	cd bf       	out	0x3d, r28	; 61
    252e:	cf 91       	pop	r28
    2530:	df 91       	pop	r29
    2532:	08 95       	ret

00002534 <HMCP2515_voidWriteReg>:
 **************** Common Function Start  **********************/

/*********** Write Section Start ****************/

void HMCP2515_voidWriteReg(u8 Copy_u8RegAddress ,u8 Copy_u8Data)
{
    2534:	df 93       	push	r29
    2536:	cf 93       	push	r28
    2538:	00 d0       	rcall	.+0      	; 0x253a <HMCP2515_voidWriteReg+0x6>
    253a:	cd b7       	in	r28, 0x3d	; 61
    253c:	de b7       	in	r29, 0x3e	; 62
    253e:	89 83       	std	Y+1, r24	; 0x01
    2540:	6a 83       	std	Y+2, r22	; 0x02

	MSPI_VidChipSelect(1);
    2542:	81 e0       	ldi	r24, 0x01	; 1
    2544:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_WRITE_INST);
    2548:	82 e0       	ldi	r24, 0x02	; 2
    254a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8RegAddress );
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8Data);
    2554:	8a 81       	ldd	r24, Y+2	; 0x02
    2556:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_VidChipSelect(0);
    255a:	80 e0       	ldi	r24, 0x00	; 0
    255c:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
}
    2560:	0f 90       	pop	r0
    2562:	0f 90       	pop	r0
    2564:	cf 91       	pop	r28
    2566:	df 91       	pop	r29
    2568:	08 95       	ret

0000256a <HMCP2515_U8ReadReg>:
/*********** Write Section End ****************/

/*********** Read Section Start ****************/
u8 HMCP2515_U8ReadReg(u8 Copy_u8RegAddress)
{
    256a:	df 93       	push	r29
    256c:	cf 93       	push	r28
    256e:	00 d0       	rcall	.+0      	; 0x2570 <HMCP2515_U8ReadReg+0x6>
    2570:	cd b7       	in	r28, 0x3d	; 61
    2572:	de b7       	in	r29, 0x3e	; 62
    2574:	8a 83       	std	Y+2, r24	; 0x02
    u8 localValue2;
	MSPI_VidChipSelect(1);
    2576:	81 e0       	ldi	r24, 0x01	; 1
    2578:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_READ_INST);
    257c:	83 e0       	ldi	r24, 0x03	; 3
    257e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8RegAddress);
    2582:	8a 81       	ldd	r24, Y+2	; 0x02
    2584:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	localValue2 = MSPI_U8MasterTransmit(0);
    2588:	80 e0       	ldi	r24, 0x00	; 0
    258a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
    258e:	89 83       	std	Y+1, r24	; 0x01
	MSPI_VidChipSelect(0);
    2590:	80 e0       	ldi	r24, 0x00	; 0
    2592:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
    return localValue2;
    2596:	89 81       	ldd	r24, Y+1	; 0x01
}
    2598:	0f 90       	pop	r0
    259a:	0f 90       	pop	r0
    259c:	cf 91       	pop	r28
    259e:	df 91       	pop	r29
    25a0:	08 95       	ret

000025a2 <HMCP2515_voidResetInst>:
/*********** Read Section End ****************/

/*********** Reset Section Start ****************/
void HMCP2515_voidResetInst(void)
{
    25a2:	df 93       	push	r29
    25a4:	cf 93       	push	r28
    25a6:	cd b7       	in	r28, 0x3d	; 61
    25a8:	de b7       	in	r29, 0x3e	; 62
	MSPI_VidChipSelect(1);
    25aa:	81 e0       	ldi	r24, 0x01	; 1
    25ac:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_RESET_INST);
    25b0:	80 ec       	ldi	r24, 0xC0	; 192
    25b2:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_VidChipSelect(0);
    25b6:	80 e0       	ldi	r24, 0x00	; 0
    25b8:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
}
    25bc:	cf 91       	pop	r28
    25be:	df 91       	pop	r29
    25c0:	08 95       	ret

000025c2 <HMCP2515_voidBitModify>:
/*********** Reset Instruction End ****************/

/*********** Bit Modify Section Start ****************/
void  HMCP2515_voidBitModify(u8 Copy_RegAddress ,u8 Copy_u8Mask,u8 Copy_U8Data )
{
    25c2:	df 93       	push	r29
    25c4:	cf 93       	push	r28
    25c6:	00 d0       	rcall	.+0      	; 0x25c8 <HMCP2515_voidBitModify+0x6>
    25c8:	0f 92       	push	r0
    25ca:	cd b7       	in	r28, 0x3d	; 61
    25cc:	de b7       	in	r29, 0x3e	; 62
    25ce:	89 83       	std	Y+1, r24	; 0x01
    25d0:	6a 83       	std	Y+2, r22	; 0x02
    25d2:	4b 83       	std	Y+3, r20	; 0x03

	MSPI_VidChipSelect(1);
    25d4:	81 e0       	ldi	r24, 0x01	; 1
    25d6:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_BITMODIFY_INST );
    25da:	85 e0       	ldi	r24, 0x05	; 5
    25dc:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_RegAddress);
    25e0:	89 81       	ldd	r24, Y+1	; 0x01
    25e2:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8Mask);
    25e6:	8a 81       	ldd	r24, Y+2	; 0x02
    25e8:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_U8Data);
    25ec:	8b 81       	ldd	r24, Y+3	; 0x03
    25ee:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_VidChipSelect(0);
    25f2:	80 e0       	ldi	r24, 0x00	; 0
    25f4:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

}
    25f8:	0f 90       	pop	r0
    25fa:	0f 90       	pop	r0
    25fc:	0f 90       	pop	r0
    25fe:	cf 91       	pop	r28
    2600:	df 91       	pop	r29
    2602:	08 95       	ret

00002604 <HMCP2515_voidSetBitTiming>:
/*********** Bit Modify Section End ****************/

/*********** Bit Timing Section Start ****************/
void HMCP2515_voidSetBitTiming(u8 Copy_U8CNFVAL1 ,u8 Copy_U8CNFVAL2 ,u8 Copy_U8CNFVAL3)
{
    2604:	df 93       	push	r29
    2606:	cf 93       	push	r28
    2608:	00 d0       	rcall	.+0      	; 0x260a <HMCP2515_voidSetBitTiming+0x6>
    260a:	0f 92       	push	r0
    260c:	cd b7       	in	r28, 0x3d	; 61
    260e:	de b7       	in	r29, 0x3e	; 62
    2610:	89 83       	std	Y+1, r24	; 0x01
    2612:	6a 83       	std	Y+2, r22	; 0x02
    2614:	4b 83       	std	Y+3, r20	; 0x03
     * 1 TQ for Synch bit
     * 6 TQ for Phase segment 2
     * 2 TQ For Propagation Segment
     * 7 TQ For Phase segment 1
     */
	HMCP2515_voidWriteReg(CNF1,Copy_U8CNFVAL1);
    2616:	8a e2       	ldi	r24, 0x2A	; 42
    2618:	69 81       	ldd	r22, Y+1	; 0x01
    261a:	0e 94 9a 12 	call	0x2534	; 0x2534 <HMCP2515_voidWriteReg>
	HMCP2515_voidWriteReg(CNF2,Copy_U8CNFVAL2);
    261e:	89 e2       	ldi	r24, 0x29	; 41
    2620:	6a 81       	ldd	r22, Y+2	; 0x02
    2622:	0e 94 9a 12 	call	0x2534	; 0x2534 <HMCP2515_voidWriteReg>
	HMCP2515_voidWriteReg(CNF3,Copy_U8CNFVAL3);
    2626:	88 e2       	ldi	r24, 0x28	; 40
    2628:	6b 81       	ldd	r22, Y+3	; 0x03
    262a:	0e 94 9a 12 	call	0x2534	; 0x2534 <HMCP2515_voidWriteReg>
}
    262e:	0f 90       	pop	r0
    2630:	0f 90       	pop	r0
    2632:	0f 90       	pop	r0
    2634:	cf 91       	pop	r28
    2636:	df 91       	pop	r29
    2638:	08 95       	ret

0000263a <HMCP2515_voidSetMode>:
/*********** Bit Timing Section End ****************/

/*********** Set Mode Inst Section Start ****************/
void HMCP2515_voidSetMode(u8 Copy_U8Mode)
{
    263a:	df 93       	push	r29
    263c:	cf 93       	push	r28
    263e:	0f 92       	push	r0
    2640:	cd b7       	in	r28, 0x3d	; 61
    2642:	de b7       	in	r29, 0x3e	; 62
    2644:	89 83       	std	Y+1, r24	; 0x01
    HMCP2515_voidBitModify(CANCTRL ,0XE0,(Copy_U8Mode<<5));
    2646:	89 81       	ldd	r24, Y+1	; 0x01
    2648:	98 2f       	mov	r25, r24
    264a:	92 95       	swap	r25
    264c:	99 0f       	add	r25, r25
    264e:	90 7e       	andi	r25, 0xE0	; 224
    2650:	8f e0       	ldi	r24, 0x0F	; 15
    2652:	60 ee       	ldi	r22, 0xE0	; 224
    2654:	49 2f       	mov	r20, r25
    2656:	0e 94 e1 12 	call	0x25c2	; 0x25c2 <HMCP2515_voidBitModify>
	//HMCP2515_voidWriteReg(CANCTRL,(Copy_U8Mode<<5));
    //u8 local1=HMCP2515_U8ReadReg(CANSTAT);
	while((HMCP2515_U8ReadReg(CANSTAT)>>5)!=Copy_U8Mode);
    265a:	8e e0       	ldi	r24, 0x0E	; 14
    265c:	0e 94 b5 12 	call	0x256a	; 0x256a <HMCP2515_U8ReadReg>
    2660:	98 2f       	mov	r25, r24
    2662:	92 95       	swap	r25
    2664:	96 95       	lsr	r25
    2666:	97 70       	andi	r25, 0x07	; 7
    2668:	89 81       	ldd	r24, Y+1	; 0x01
    266a:	98 17       	cp	r25, r24
    266c:	b1 f7       	brne	.-20     	; 0x265a <HMCP2515_voidSetMode+0x20>
		HMCP2515_voidBitModify(CANCTRL ,0XE0,Copy_U8Mode<<5);
		 MCAL_DIO_voidSETBIT(PC,PC0,LOW);

	}*/

}
    266e:	0f 90       	pop	r0
    2670:	cf 91       	pop	r28
    2672:	df 91       	pop	r29
    2674:	08 95       	ret

00002676 <HMCP2515_voidInitTransimiter>:
/*********** Set Mode Inst Section End ****************/

/************* Transmitter initialization Section Start ******************/
void HMCP2515_voidInitTransimiter(void)
{
    2676:	df 93       	push	r29
    2678:	cf 93       	push	r28
    267a:	cd b7       	in	r28, 0x3d	; 61
    267c:	de b7       	in	r29, 0x3e	; 62
	  //MCAL_DIO_voidDirectionPIN(PC,PC0,OUTPUT);
	  MSPI_voidSpiMasterInit();
    267e:	0e 94 ad 07 	call	0xf5a	; 0xf5a <MSPI_voidSpiMasterInit>
	  HMCP2515_voidResetInst();
    2682:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <HMCP2515_voidResetInst>

	  /* enter conf mode and enable clock */
	  HMCP2515_voidWriteReg(CANCTRL,0x87);
    2686:	8f e0       	ldi	r24, 0x0F	; 15
    2688:	67 e8       	ldi	r22, 0x87	; 135
    268a:	0e 94 9a 12 	call	0x2534	; 0x2534 <HMCP2515_voidWriteReg>
	   */
	 // HMCP2515_voidSetMode(CONFIG_MODE);

	 // HMCP2515_voidBitModify(CANCTRL ,0X04,0x04);
     // u8 local =HMCP2515_U8ReadReg(CANSTAT);
	 while((HMCP2515_U8ReadReg(CANSTAT)>>5) != CONFIG_MODE);
    268e:	8e e0       	ldi	r24, 0x0E	; 14
    2690:	0e 94 b5 12 	call	0x256a	; 0x256a <HMCP2515_U8ReadReg>
    2694:	82 95       	swap	r24
    2696:	86 95       	lsr	r24
    2698:	87 70       	andi	r24, 0x07	; 7
    269a:	84 30       	cpi	r24, 0x04	; 4
    269c:	c1 f7       	brne	.-16     	; 0x268e <HMCP2515_voidInitTransimiter+0x18>
	/* to run at 250KHz bitrate using 8MHz osc */
	 HMCP2515_voidSetBitTiming(2<<6, (1<<7)|(6<<3)|(1), (0x15));
    269e:	80 e8       	ldi	r24, 0x80	; 128
    26a0:	61 eb       	ldi	r22, 0xB1	; 177
    26a2:	45 e1       	ldi	r20, 0x15	; 21
    26a4:	0e 94 02 13 	call	0x2604	; 0x2604 <HMCP2515_voidSetBitTiming>
	// HMCP2515_voidSetBitTiming(0x80,0xB1,0x05);
  /*  return to normal mode sending ans Recieving*/
	  HMCP2515_voidSetMode(NORMAL_MODE);
    26a8:	80 e0       	ldi	r24, 0x00	; 0
    26aa:	0e 94 1d 13 	call	0x263a	; 0x263a <HMCP2515_voidSetMode>

}
    26ae:	cf 91       	pop	r28
    26b0:	df 91       	pop	r29
    26b2:	08 95       	ret

000026b4 <HMCP2515_VidSendCAN_Msg>:
/************* Transmitter initialization Section End  ******************/

/******************Transmitter Sending Message Start ****************/
void HMCP2515_VidSendCAN_Msg(u8 Copy_u8Address ,u32 Copy_u8MsgID, u8 Copy_u8DataLen_DLC , u8*Copy_u8data)
{
    26b4:	df 93       	push	r29
    26b6:	cf 93       	push	r28
    26b8:	cd b7       	in	r28, 0x3d	; 61
    26ba:	de b7       	in	r29, 0x3e	; 62
    26bc:	28 97       	sbiw	r28, 0x08	; 8
    26be:	0f b6       	in	r0, 0x3f	; 63
    26c0:	f8 94       	cli
    26c2:	de bf       	out	0x3e, r29	; 62
    26c4:	0f be       	out	0x3f, r0	; 63
    26c6:	cd bf       	out	0x3d, r28	; 61
    26c8:	8b 83       	std	Y+3, r24	; 0x03
    26ca:	7d 83       	std	Y+5, r23	; 0x05
    26cc:	6c 83       	std	Y+4, r22	; 0x04
    26ce:	4e 83       	std	Y+6, r20	; 0x06
    26d0:	38 87       	std	Y+8, r19	; 0x08
    26d2:	2f 83       	std	Y+7, r18	; 0x07
	MSPI_VidChipSelect(1);
    26d4:	81 e0       	ldi	r24, 0x01	; 1
    26d6:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	MSPI_U8MasterTransmit(MCP2515_WRITE_INST);
    26da:	82 e0       	ldi	r24, 0x02	; 2
    26dc:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8Address);
    26e0:	8b 81       	ldd	r24, Y+3	; 0x03
    26e2:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* any data can send Highest priority  (Mandatory)*/
	MSPI_U8MasterTransmit(0x03);
    26e6:	83 e0       	ldi	r24, 0x03	; 3
    26e8:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* full IDH */
	MSPI_U8MasterTransmit((u8)(Copy_u8MsgID>>3));
    26ec:	8c 81       	ldd	r24, Y+4	; 0x04
    26ee:	9d 81       	ldd	r25, Y+5	; 0x05
    26f0:	96 95       	lsr	r25
    26f2:	87 95       	ror	r24
    26f4:	96 95       	lsr	r25
    26f6:	87 95       	ror	r24
    26f8:	96 95       	lsr	r25
    26fa:	87 95       	ror	r24
    26fc:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit((u8)(Copy_u8MsgID<<5));
    2700:	8c 81       	ldd	r24, Y+4	; 0x04
    2702:	82 95       	swap	r24
    2704:	88 0f       	add	r24, r24
    2706:	80 7e       	andi	r24, 0xE0	; 224
    2708:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(0);
    270c:	80 e0       	ldi	r24, 0x00	; 0
    270e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(0);
    2712:	80 e0       	ldi	r24, 0x00	; 0
    2714:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* DLC IS 1000 RTR IS 0 SO WRITE  */
	MSPI_U8MasterTransmit(Copy_u8DataLen_DLC&0x0F);
    2718:	8e 81       	ldd	r24, Y+6	; 0x06
    271a:	8f 70       	andi	r24, 0x0F	; 15
    271c:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* send data */
	for(int i =0; i<(Copy_u8DataLen_DLC&0x0F);i++)
    2720:	1a 82       	std	Y+2, r1	; 0x02
    2722:	19 82       	std	Y+1, r1	; 0x01
    2724:	0f c0       	rjmp	.+30     	; 0x2744 <HMCP2515_VidSendCAN_Msg+0x90>
	{
		MSPI_U8MasterTransmit(Copy_u8data[i]);
    2726:	29 81       	ldd	r18, Y+1	; 0x01
    2728:	3a 81       	ldd	r19, Y+2	; 0x02
    272a:	8f 81       	ldd	r24, Y+7	; 0x07
    272c:	98 85       	ldd	r25, Y+8	; 0x08
    272e:	fc 01       	movw	r30, r24
    2730:	e2 0f       	add	r30, r18
    2732:	f3 1f       	adc	r31, r19
    2734:	80 81       	ld	r24, Z
    2736:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(0);
	MSPI_U8MasterTransmit(0);
	/* DLC IS 1000 RTR IS 0 SO WRITE  */
	MSPI_U8MasterTransmit(Copy_u8DataLen_DLC&0x0F);
	/* send data */
	for(int i =0; i<(Copy_u8DataLen_DLC&0x0F);i++)
    273a:	89 81       	ldd	r24, Y+1	; 0x01
    273c:	9a 81       	ldd	r25, Y+2	; 0x02
    273e:	01 96       	adiw	r24, 0x01	; 1
    2740:	9a 83       	std	Y+2, r25	; 0x02
    2742:	89 83       	std	Y+1, r24	; 0x01
    2744:	8e 81       	ldd	r24, Y+6	; 0x06
    2746:	88 2f       	mov	r24, r24
    2748:	90 e0       	ldi	r25, 0x00	; 0
    274a:	9c 01       	movw	r18, r24
    274c:	2f 70       	andi	r18, 0x0F	; 15
    274e:	30 70       	andi	r19, 0x00	; 0
    2750:	89 81       	ldd	r24, Y+1	; 0x01
    2752:	9a 81       	ldd	r25, Y+2	; 0x02
    2754:	82 17       	cp	r24, r18
    2756:	93 07       	cpc	r25, r19
    2758:	34 f3       	brlt	.-52     	; 0x2726 <HMCP2515_VidSendCAN_Msg+0x72>
	{
		MSPI_U8MasterTransmit(Copy_u8data[i]);
	}

	/* good bye for bus */
	MSPI_VidChipSelect(0);
    275a:	80 e0       	ldi	r24, 0x00	; 0
    275c:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	/* Request to send data */
	MSPI_VidChipSelect(1);
    2760:	81 e0       	ldi	r24, 0x01	; 1
    2762:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	MSPI_U8MasterTransmit(MCP2515_MREG2SENDTXB0_INST);
    2766:	81 e8       	ldi	r24, 0x81	; 129
    2768:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>

	MSPI_VidChipSelect(0);
    276c:	80 e0       	ldi	r24, 0x00	; 0
    276e:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>


}
    2772:	28 96       	adiw	r28, 0x08	; 8
    2774:	0f b6       	in	r0, 0x3f	; 63
    2776:	f8 94       	cli
    2778:	de bf       	out	0x3e, r29	; 62
    277a:	0f be       	out	0x3f, r0	; 63
    277c:	cd bf       	out	0x3d, r28	; 61
    277e:	cf 91       	pop	r28
    2780:	df 91       	pop	r29
    2782:	08 95       	ret

00002784 <HMCP2515_voidRollOver>:
*/

/**** Declaration End  *****/

void HMCP2515_voidRollOver(u8 Copy_u8BUKT)
	{
    2784:	df 93       	push	r29
    2786:	cf 93       	push	r28
    2788:	0f 92       	push	r0
    278a:	cd b7       	in	r28, 0x3d	; 61
    278c:	de b7       	in	r29, 0x3e	; 62
    278e:	89 83       	std	Y+1, r24	; 0x01
		HMCP2515_voidBitModify(RXB0CTRL , 1<<Copy_u8BUKT, 1<<Copy_u8BUKT );
    2790:	89 81       	ldd	r24, Y+1	; 0x01
    2792:	28 2f       	mov	r18, r24
    2794:	30 e0       	ldi	r19, 0x00	; 0
    2796:	81 e0       	ldi	r24, 0x01	; 1
    2798:	90 e0       	ldi	r25, 0x00	; 0
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <HMCP2515_voidRollOver+0x1c>
    279c:	88 0f       	add	r24, r24
    279e:	99 1f       	adc	r25, r25
    27a0:	2a 95       	dec	r18
    27a2:	e2 f7       	brpl	.-8      	; 0x279c <HMCP2515_voidRollOver+0x18>
    27a4:	48 2f       	mov	r20, r24
    27a6:	89 81       	ldd	r24, Y+1	; 0x01
    27a8:	28 2f       	mov	r18, r24
    27aa:	30 e0       	ldi	r19, 0x00	; 0
    27ac:	81 e0       	ldi	r24, 0x01	; 1
    27ae:	90 e0       	ldi	r25, 0x00	; 0
    27b0:	02 c0       	rjmp	.+4      	; 0x27b6 <HMCP2515_voidRollOver+0x32>
    27b2:	88 0f       	add	r24, r24
    27b4:	99 1f       	adc	r25, r25
    27b6:	2a 95       	dec	r18
    27b8:	e2 f7       	brpl	.-8      	; 0x27b2 <HMCP2515_voidRollOver+0x2e>
    27ba:	98 2f       	mov	r25, r24
    27bc:	80 e6       	ldi	r24, 0x60	; 96
    27be:	64 2f       	mov	r22, r20
    27c0:	49 2f       	mov	r20, r25
    27c2:	0e 94 e1 12 	call	0x25c2	; 0x25c2 <HMCP2515_voidBitModify>
	}
    27c6:	0f 90       	pop	r0
    27c8:	cf 91       	pop	r28
    27ca:	df 91       	pop	r29
    27cc:	08 95       	ret

000027ce <HMCP2515_voidSetMask>:

void HMCP2515_voidSetMask(u8 Copy_u8address_mask_Reg ,u32 Copy_u32Mask_Value ,u8 Copy_u8Extended)
{
    27ce:	df 93       	push	r29
    27d0:	cf 93       	push	r28
    27d2:	00 d0       	rcall	.+0      	; 0x27d4 <HMCP2515_voidSetMask+0x6>
    27d4:	00 d0       	rcall	.+0      	; 0x27d6 <HMCP2515_voidSetMask+0x8>
    27d6:	cd b7       	in	r28, 0x3d	; 61
    27d8:	de b7       	in	r29, 0x3e	; 62
    27da:	89 83       	std	Y+1, r24	; 0x01
    27dc:	7b 83       	std	Y+3, r23	; 0x03
    27de:	6a 83       	std	Y+2, r22	; 0x02
    27e0:	4c 83       	std	Y+4, r20	; 0x04
		  MSPI_VidChipSelect(1);
    27e2:	81 e0       	ldi	r24, 0x01	; 1
    27e4:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
		  MSPI_U8MasterTransmit(MCP2515_WRITE_INST);
    27e8:	82 e0       	ldi	r24, 0x02	; 2
    27ea:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit(Copy_u8address_mask_Reg);
    27ee:	89 81       	ldd	r24, Y+1	; 0x01
    27f0:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	  if(Copy_u8Extended)
    27f4:	8c 81       	ldd	r24, Y+4	; 0x04
    27f6:	88 23       	and	r24, r24
    27f8:	51 f1       	breq	.+84     	; 0x284e <HMCP2515_voidSetMask+0x80>
	  {
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>3));
    27fa:	8a 81       	ldd	r24, Y+2	; 0x02
    27fc:	9b 81       	ldd	r25, Y+3	; 0x03
    27fe:	96 95       	lsr	r25
    2800:	87 95       	ror	r24
    2802:	96 95       	lsr	r25
    2804:	87 95       	ror	r24
    2806:	96 95       	lsr	r25
    2808:	87 95       	ror	r24
    280a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value<<5));
    280e:	8a 81       	ldd	r24, Y+2	; 0x02
    2810:	82 95       	swap	r24
    2812:	88 0f       	add	r24, r24
    2814:	80 7e       	andi	r24, 0xE0	; 224
    2816:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>3)|(u8)(Copy_u32Mask_Value>>27));
    281a:	8a 81       	ldd	r24, Y+2	; 0x02
    281c:	9b 81       	ldd	r25, Y+3	; 0x03
    281e:	96 95       	lsr	r25
    2820:	87 95       	ror	r24
    2822:	96 95       	lsr	r25
    2824:	87 95       	ror	r24
    2826:	96 95       	lsr	r25
    2828:	87 95       	ror	r24
    282a:	28 2f       	mov	r18, r24
    282c:	8a 81       	ldd	r24, Y+2	; 0x02
    282e:	9b 81       	ldd	r25, Y+3	; 0x03
    2830:	99 27       	eor	r25, r25
    2832:	88 27       	eor	r24, r24
    2834:	82 2b       	or	r24, r18
    2836:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>11));
    283a:	8a 81       	ldd	r24, Y+2	; 0x02
    283c:	9b 81       	ldd	r25, Y+3	; 0x03
    283e:	89 2f       	mov	r24, r25
    2840:	99 27       	eor	r25, r25
    2842:	86 95       	lsr	r24
    2844:	86 95       	lsr	r24
    2846:	86 95       	lsr	r24
    2848:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
    284c:	10 c0       	rjmp	.+32     	; 0x286e <HMCP2515_voidSetMask+0xa0>
	  }
	  else
	  {
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>3));
    284e:	8a 81       	ldd	r24, Y+2	; 0x02
    2850:	9b 81       	ldd	r25, Y+3	; 0x03
    2852:	96 95       	lsr	r25
    2854:	87 95       	ror	r24
    2856:	96 95       	lsr	r25
    2858:	87 95       	ror	r24
    285a:	96 95       	lsr	r25
    285c:	87 95       	ror	r24
    285e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value<<5));
    2862:	8a 81       	ldd	r24, Y+2	; 0x02
    2864:	82 95       	swap	r24
    2866:	88 0f       	add	r24, r24
    2868:	80 7e       	andi	r24, 0xE0	; 224
    286a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	  }
	    MSPI_VidChipSelect(0);
    286e:	80 e0       	ldi	r24, 0x00	; 0
    2870:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
}
    2874:	0f 90       	pop	r0
    2876:	0f 90       	pop	r0
    2878:	0f 90       	pop	r0
    287a:	0f 90       	pop	r0
    287c:	cf 91       	pop	r28
    287e:	df 91       	pop	r29
    2880:	08 95       	ret

00002882 <HMCP2515_voidRecievInit>:

void HMCP2515_voidRecievInit(void)
{
    2882:	df 93       	push	r29
    2884:	cf 93       	push	r28
    2886:	cd b7       	in	r28, 0x3d	; 61
    2888:	de b7       	in	r29, 0x3e	; 62
	MSPI_voidSpiMasterInit();
    288a:	0e 94 ad 07 	call	0xf5a	; 0xf5a <MSPI_voidSpiMasterInit>
	HMCP2515_voidResetInst();
    288e:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <HMCP2515_voidResetInst>
	/* CONFIG mode and Enable clock */
	HMCP2515_voidWriteReg(CANCTRL,0x87);
    2892:	8f e0       	ldi	r24, 0x0F	; 15
    2894:	67 e8       	ldi	r22, 0x87	; 135
    2896:	0e 94 9a 12 	call	0x2534	; 0x2534 <HMCP2515_voidWriteReg>
	/*
	 */
	while((HMCP2515_U8ReadReg(CANSTAT)>>5) != CONFIG_MODE){}
    289a:	8e e0       	ldi	r24, 0x0E	; 14
    289c:	0e 94 b5 12 	call	0x256a	; 0x256a <HMCP2515_U8ReadReg>
    28a0:	82 95       	swap	r24
    28a2:	86 95       	lsr	r24
    28a4:	87 70       	andi	r24, 0x07	; 7
    28a6:	84 30       	cpi	r24, 0x04	; 4
    28a8:	c1 f7       	brne	.-16     	; 0x289a <HMCP2515_voidRecievInit+0x18>
     //8MHZ
	 HMCP2515_voidSetBitTiming(2<<6, (1<<7)|(6<<3)|(1), (0x15));
    28aa:	80 e8       	ldi	r24, 0x80	; 128
    28ac:	61 eb       	ldi	r22, 0xB1	; 177
    28ae:	45 e1       	ldi	r20, 0x15	; 21
    28b0:	0e 94 02 13 	call	0x2604	; 0x2604 <HMCP2515_voidSetBitTiming>

	HMCP2515_voidSetMask(RXF0SIDH, 0x000007E1, 1) ;
    28b4:	80 e0       	ldi	r24, 0x00	; 0
    28b6:	61 ee       	ldi	r22, 0xE1	; 225
    28b8:	77 e0       	ldi	r23, 0x07	; 7
    28ba:	41 e0       	ldi	r20, 0x01	; 1
    28bc:	0e 94 e7 13 	call	0x27ce	; 0x27ce <HMCP2515_voidSetMask>
	HMCP2515_voidSetMask(RXM0SIDH, 0x00000001, 1);
    28c0:	80 e2       	ldi	r24, 0x20	; 32
    28c2:	61 e0       	ldi	r22, 0x01	; 1
    28c4:	70 e0       	ldi	r23, 0x00	; 0
    28c6:	41 e0       	ldi	r20, 0x01	; 1
    28c8:	0e 94 e7 13 	call	0x27ce	; 0x27ce <HMCP2515_voidSetMask>
	HMCP2515_voidSetMask(RXM1SIDH, 0x00000001, 1);
    28cc:	84 e2       	ldi	r24, 0x24	; 36
    28ce:	61 e0       	ldi	r22, 0x01	; 1
    28d0:	70 e0       	ldi	r23, 0x00	; 0
    28d2:	41 e0       	ldi	r20, 0x01	; 1
    28d4:	0e 94 e7 13 	call	0x27ce	; 0x27ce <HMCP2515_voidSetMask>

	HMCP2515_voidRollOver(1);
    28d8:	81 e0       	ldi	r24, 0x01	; 1
    28da:	0e 94 c2 13 	call	0x2784	; 0x2784 <HMCP2515_voidRollOver>

	HMCP2515_voidBitModify(CANINTE, 1<<0, 1<<RX0IE);
    28de:	8b e2       	ldi	r24, 0x2B	; 43
    28e0:	61 e0       	ldi	r22, 0x01	; 1
    28e2:	41 e0       	ldi	r20, 0x01	; 1
    28e4:	0e 94 e1 12 	call	0x25c2	; 0x25c2 <HMCP2515_voidBitModify>

	HMCP2515_voidSetMode(NORMAL_MODE);
    28e8:	80 e0       	ldi	r24, 0x00	; 0
    28ea:	0e 94 1d 13 	call	0x263a	; 0x263a <HMCP2515_voidSetMode>
}
    28ee:	cf 91       	pop	r28
    28f0:	df 91       	pop	r29
    28f2:	08 95       	ret

000028f4 <HMCP2515_voidRecieveMess>:

void HMCP2515_voidRecieveMess(u8 Copy_u8REC_Buff_addres)
{
    28f4:	0f 93       	push	r16
    28f6:	1f 93       	push	r17
    28f8:	df 93       	push	r29
    28fa:	cf 93       	push	r28
    28fc:	00 d0       	rcall	.+0      	; 0x28fe <HMCP2515_voidRecieveMess+0xa>
    28fe:	cd b7       	in	r28, 0x3d	; 61
    2900:	de b7       	in	r29, 0x3e	; 62
    2902:	8a 83       	std	Y+2, r24	; 0x02

	MSPI_VidChipSelect(1);
    2904:	81 e0       	ldi	r24, 0x01	; 1
    2906:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	MSPI_U8MasterTransmit(MCP2515_READ_INST);
    290a:	83 e0       	ldi	r24, 0x03	; 3
    290c:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8REC_Buff_addres);
    2910:	8a 81       	ldd	r24, Y+2	; 0x02
    2912:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>

     for (u8 buff_index =0 ; buff_index <14; buff_index++)
    2916:	19 82       	std	Y+1, r1	; 0x01
    2918:	0d c0       	rjmp	.+26     	; 0x2934 <HMCP2515_voidRecieveMess+0x40>
     {
    	 REC_Message[buff_index]=MSPI_U8MasterTransmit(0);
    291a:	89 81       	ldd	r24, Y+1	; 0x01
    291c:	08 2f       	mov	r16, r24
    291e:	10 e0       	ldi	r17, 0x00	; 0
    2920:	80 e0       	ldi	r24, 0x00	; 0
    2922:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
    2926:	f8 01       	movw	r30, r16
    2928:	ec 57       	subi	r30, 0x7C	; 124
    292a:	ff 4f       	sbci	r31, 0xFF	; 255
    292c:	80 83       	st	Z, r24
	MSPI_VidChipSelect(1);

	MSPI_U8MasterTransmit(MCP2515_READ_INST);
	MSPI_U8MasterTransmit(Copy_u8REC_Buff_addres);

     for (u8 buff_index =0 ; buff_index <14; buff_index++)
    292e:	89 81       	ldd	r24, Y+1	; 0x01
    2930:	8f 5f       	subi	r24, 0xFF	; 255
    2932:	89 83       	std	Y+1, r24	; 0x01
    2934:	89 81       	ldd	r24, Y+1	; 0x01
    2936:	8e 30       	cpi	r24, 0x0E	; 14
    2938:	80 f3       	brcs	.-32     	; 0x291a <HMCP2515_voidRecieveMess+0x26>
     {
    	 REC_Message[buff_index]=MSPI_U8MasterTransmit(0);
     }

	MSPI_VidChipSelect(0);
    293a:	80 e0       	ldi	r24, 0x00	; 0
    293c:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	/*Clear Flag  */
	HMCP2515_voidWriteReg(CANINTF,0);
    2940:	8c e2       	ldi	r24, 0x2C	; 44
    2942:	60 e0       	ldi	r22, 0x00	; 0
    2944:	0e 94 9a 12 	call	0x2534	; 0x2534 <HMCP2515_voidWriteReg>
}
    2948:	0f 90       	pop	r0
    294a:	0f 90       	pop	r0
    294c:	cf 91       	pop	r28
    294e:	df 91       	pop	r29
    2950:	1f 91       	pop	r17
    2952:	0f 91       	pop	r16
    2954:	08 95       	ret

00002956 <LED_u8Mapping>:

/*
 *This function takes the led number, and returns the port and pin of that specific led;
 * it also return 1 if the led exist(between 1 and 8), 0 Otherwise;
 */
static u8 LED_u8Mapping(u8 Copy_u8LedNumber, u8 *Copy_u8PortPtr, u8 *Copy_u8PinPtr){
    2956:	df 93       	push	r29
    2958:	cf 93       	push	r28
    295a:	cd b7       	in	r28, 0x3d	; 61
    295c:	de b7       	in	r29, 0x3e	; 62
    295e:	28 97       	sbiw	r28, 0x08	; 8
    2960:	0f b6       	in	r0, 0x3f	; 63
    2962:	f8 94       	cli
    2964:	de bf       	out	0x3e, r29	; 62
    2966:	0f be       	out	0x3f, r0	; 63
    2968:	cd bf       	out	0x3d, r28	; 61
    296a:	8a 83       	std	Y+2, r24	; 0x02
    296c:	7c 83       	std	Y+4, r23	; 0x04
    296e:	6b 83       	std	Y+3, r22	; 0x03
    2970:	5e 83       	std	Y+6, r21	; 0x06
    2972:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8LedNumberStatus = 1;
    2974:	81 e0       	ldi	r24, 0x01	; 1
    2976:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8LedNumber){
    2978:	8a 81       	ldd	r24, Y+2	; 0x02
    297a:	28 2f       	mov	r18, r24
    297c:	30 e0       	ldi	r19, 0x00	; 0
    297e:	38 87       	std	Y+8, r19	; 0x08
    2980:	2f 83       	std	Y+7, r18	; 0x07
    2982:	8f 81       	ldd	r24, Y+7	; 0x07
    2984:	98 85       	ldd	r25, Y+8	; 0x08
    2986:	84 30       	cpi	r24, 0x04	; 4
    2988:	91 05       	cpc	r25, r1
    298a:	09 f4       	brne	.+2      	; 0x298e <LED_u8Mapping+0x38>
    298c:	41 c0       	rjmp	.+130    	; 0x2a10 <LED_u8Mapping+0xba>
    298e:	2f 81       	ldd	r18, Y+7	; 0x07
    2990:	38 85       	ldd	r19, Y+8	; 0x08
    2992:	25 30       	cpi	r18, 0x05	; 5
    2994:	31 05       	cpc	r19, r1
    2996:	84 f4       	brge	.+32     	; 0x29b8 <LED_u8Mapping+0x62>
    2998:	8f 81       	ldd	r24, Y+7	; 0x07
    299a:	98 85       	ldd	r25, Y+8	; 0x08
    299c:	82 30       	cpi	r24, 0x02	; 2
    299e:	91 05       	cpc	r25, r1
    29a0:	39 f1       	breq	.+78     	; 0x29f0 <LED_u8Mapping+0x9a>
    29a2:	2f 81       	ldd	r18, Y+7	; 0x07
    29a4:	38 85       	ldd	r19, Y+8	; 0x08
    29a6:	23 30       	cpi	r18, 0x03	; 3
    29a8:	31 05       	cpc	r19, r1
    29aa:	54 f5       	brge	.+84     	; 0x2a00 <LED_u8Mapping+0xaa>
    29ac:	8f 81       	ldd	r24, Y+7	; 0x07
    29ae:	98 85       	ldd	r25, Y+8	; 0x08
    29b0:	81 30       	cpi	r24, 0x01	; 1
    29b2:	91 05       	cpc	r25, r1
    29b4:	b1 f0       	breq	.+44     	; 0x29e2 <LED_u8Mapping+0x8c>
    29b6:	54 c0       	rjmp	.+168    	; 0x2a60 <LED_u8Mapping+0x10a>
    29b8:	2f 81       	ldd	r18, Y+7	; 0x07
    29ba:	38 85       	ldd	r19, Y+8	; 0x08
    29bc:	26 30       	cpi	r18, 0x06	; 6
    29be:	31 05       	cpc	r19, r1
    29c0:	b9 f1       	breq	.+110    	; 0x2a30 <LED_u8Mapping+0xda>
    29c2:	8f 81       	ldd	r24, Y+7	; 0x07
    29c4:	98 85       	ldd	r25, Y+8	; 0x08
    29c6:	86 30       	cpi	r24, 0x06	; 6
    29c8:	91 05       	cpc	r25, r1
    29ca:	54 f1       	brlt	.+84     	; 0x2a20 <LED_u8Mapping+0xca>
    29cc:	2f 81       	ldd	r18, Y+7	; 0x07
    29ce:	38 85       	ldd	r19, Y+8	; 0x08
    29d0:	27 30       	cpi	r18, 0x07	; 7
    29d2:	31 05       	cpc	r19, r1
    29d4:	a9 f1       	breq	.+106    	; 0x2a40 <LED_u8Mapping+0xea>
    29d6:	8f 81       	ldd	r24, Y+7	; 0x07
    29d8:	98 85       	ldd	r25, Y+8	; 0x08
    29da:	88 30       	cpi	r24, 0x08	; 8
    29dc:	91 05       	cpc	r25, r1
    29de:	c1 f1       	breq	.+112    	; 0x2a50 <LED_u8Mapping+0xfa>
    29e0:	3f c0       	rjmp	.+126    	; 0x2a60 <LED_u8Mapping+0x10a>
			case LED_e_1:
				*Copy_u8PortPtr = LED_1_PORT;
    29e2:	eb 81       	ldd	r30, Y+3	; 0x03
    29e4:	fc 81       	ldd	r31, Y+4	; 0x04
    29e6:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_1_PIN;
    29e8:	ed 81       	ldd	r30, Y+5	; 0x05
    29ea:	fe 81       	ldd	r31, Y+6	; 0x06
    29ec:	10 82       	st	Z, r1
    29ee:	39 c0       	rjmp	.+114    	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_2:
				*Copy_u8PortPtr = LED_2_PORT;
    29f0:	eb 81       	ldd	r30, Y+3	; 0x03
    29f2:	fc 81       	ldd	r31, Y+4	; 0x04
    29f4:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_2_PIN;
    29f6:	ed 81       	ldd	r30, Y+5	; 0x05
    29f8:	fe 81       	ldd	r31, Y+6	; 0x06
    29fa:	81 e0       	ldi	r24, 0x01	; 1
    29fc:	80 83       	st	Z, r24
    29fe:	31 c0       	rjmp	.+98     	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_3:
				*Copy_u8PortPtr = LED_3_PORT;
    2a00:	eb 81       	ldd	r30, Y+3	; 0x03
    2a02:	fc 81       	ldd	r31, Y+4	; 0x04
    2a04:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_3_PIN;
    2a06:	ed 81       	ldd	r30, Y+5	; 0x05
    2a08:	fe 81       	ldd	r31, Y+6	; 0x06
    2a0a:	82 e0       	ldi	r24, 0x02	; 2
    2a0c:	80 83       	st	Z, r24
    2a0e:	29 c0       	rjmp	.+82     	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_4:
				*Copy_u8PortPtr = LED_4_PORT;
    2a10:	eb 81       	ldd	r30, Y+3	; 0x03
    2a12:	fc 81       	ldd	r31, Y+4	; 0x04
    2a14:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_4_PIN;
    2a16:	ed 81       	ldd	r30, Y+5	; 0x05
    2a18:	fe 81       	ldd	r31, Y+6	; 0x06
    2a1a:	83 e0       	ldi	r24, 0x03	; 3
    2a1c:	80 83       	st	Z, r24
    2a1e:	21 c0       	rjmp	.+66     	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_5:
				*Copy_u8PortPtr = LED_5_PORT;
    2a20:	eb 81       	ldd	r30, Y+3	; 0x03
    2a22:	fc 81       	ldd	r31, Y+4	; 0x04
    2a24:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_5_PIN;
    2a26:	ed 81       	ldd	r30, Y+5	; 0x05
    2a28:	fe 81       	ldd	r31, Y+6	; 0x06
    2a2a:	84 e0       	ldi	r24, 0x04	; 4
    2a2c:	80 83       	st	Z, r24
    2a2e:	19 c0       	rjmp	.+50     	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_6:
				*Copy_u8PortPtr = LED_6_PORT;
    2a30:	eb 81       	ldd	r30, Y+3	; 0x03
    2a32:	fc 81       	ldd	r31, Y+4	; 0x04
    2a34:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_6_PIN;
    2a36:	ed 81       	ldd	r30, Y+5	; 0x05
    2a38:	fe 81       	ldd	r31, Y+6	; 0x06
    2a3a:	85 e0       	ldi	r24, 0x05	; 5
    2a3c:	80 83       	st	Z, r24
    2a3e:	11 c0       	rjmp	.+34     	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_7:
				*Copy_u8PortPtr = LED_7_PORT;
    2a40:	eb 81       	ldd	r30, Y+3	; 0x03
    2a42:	fc 81       	ldd	r31, Y+4	; 0x04
    2a44:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_7_PIN;
    2a46:	ed 81       	ldd	r30, Y+5	; 0x05
    2a48:	fe 81       	ldd	r31, Y+6	; 0x06
    2a4a:	86 e0       	ldi	r24, 0x06	; 6
    2a4c:	80 83       	st	Z, r24
    2a4e:	09 c0       	rjmp	.+18     	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			case LED_e_8:
				*Copy_u8PortPtr = LED_8_PORT;
    2a50:	eb 81       	ldd	r30, Y+3	; 0x03
    2a52:	fc 81       	ldd	r31, Y+4	; 0x04
    2a54:	10 82       	st	Z, r1
				*Copy_u8PinPtr = LED_8_PIN;
    2a56:	ed 81       	ldd	r30, Y+5	; 0x05
    2a58:	fe 81       	ldd	r31, Y+6	; 0x06
    2a5a:	87 e0       	ldi	r24, 0x07	; 7
    2a5c:	80 83       	st	Z, r24
    2a5e:	01 c0       	rjmp	.+2      	; 0x2a62 <LED_u8Mapping+0x10c>
				break;
			default:
				Local_u8LedNumberStatus = 0;
    2a60:	19 82       	std	Y+1, r1	; 0x01
		}
	return Local_u8LedNumberStatus;
    2a62:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a64:	28 96       	adiw	r28, 0x08	; 8
    2a66:	0f b6       	in	r0, 0x3f	; 63
    2a68:	f8 94       	cli
    2a6a:	de bf       	out	0x3e, r29	; 62
    2a6c:	0f be       	out	0x3f, r0	; 63
    2a6e:	cd bf       	out	0x3d, r28	; 61
    2a70:	cf 91       	pop	r28
    2a72:	df 91       	pop	r29
    2a74:	08 95       	ret

00002a76 <LED_vidInit>:
/*This function used to initialize the LEDs,
 * it takes:
 * 			1-the array address of type LED_e (this array contains the LEDs you want to initialize).
 * 			2-and the array size.
*/
void LED_vidInit(LED_e *arr_ptr, u8 Copy_u8LedsNumber){
    2a76:	df 93       	push	r29
    2a78:	cf 93       	push	r28
    2a7a:	00 d0       	rcall	.+0      	; 0x2a7c <LED_vidInit+0x6>
    2a7c:	00 d0       	rcall	.+0      	; 0x2a7e <LED_vidInit+0x8>
    2a7e:	cd b7       	in	r28, 0x3d	; 61
    2a80:	de b7       	in	r29, 0x3e	; 62
    2a82:	9b 83       	std	Y+3, r25	; 0x03
    2a84:	8a 83       	std	Y+2, r24	; 0x02
    2a86:	6c 83       	std	Y+4, r22	; 0x04
	for(u8 i=0; i < Copy_u8LedsNumber; i++){
    2a88:	19 82       	std	Y+1, r1	; 0x01
    2a8a:	21 c0       	rjmp	.+66     	; 0x2ace <LED_vidInit+0x58>
		LED_NUMBER_STATUS = LED_u8Mapping(arr_ptr[i], &LED_PORT, &LED_PIN);
    2a8c:	89 81       	ldd	r24, Y+1	; 0x01
    2a8e:	28 2f       	mov	r18, r24
    2a90:	30 e0       	ldi	r19, 0x00	; 0
    2a92:	8a 81       	ldd	r24, Y+2	; 0x02
    2a94:	9b 81       	ldd	r25, Y+3	; 0x03
    2a96:	fc 01       	movw	r30, r24
    2a98:	e2 0f       	add	r30, r18
    2a9a:	f3 1f       	adc	r31, r19
    2a9c:	80 81       	ld	r24, Z
    2a9e:	21 e8       	ldi	r18, 0x81	; 129
    2aa0:	30 e0       	ldi	r19, 0x00	; 0
    2aa2:	42 e8       	ldi	r20, 0x82	; 130
    2aa4:	50 e0       	ldi	r21, 0x00	; 0
    2aa6:	b9 01       	movw	r22, r18
    2aa8:	0e 94 ab 14 	call	0x2956	; 0x2956 <LED_u8Mapping>
    2aac:	80 93 80 00 	sts	0x0080, r24
		if(LED_NUMBER_STATUS){
    2ab0:	80 91 80 00 	lds	r24, 0x0080
    2ab4:	88 23       	and	r24, r24
    2ab6:	41 f0       	breq	.+16     	; 0x2ac8 <LED_vidInit+0x52>
			DIO_u8setPinDir(LED_PORT, LED_PIN, DIO_OUTPUT);
    2ab8:	80 91 81 00 	lds	r24, 0x0081
    2abc:	90 91 82 00 	lds	r25, 0x0082
    2ac0:	69 2f       	mov	r22, r25
    2ac2:	41 e0       	ldi	r20, 0x01	; 1
    2ac4:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
 * it takes:
 * 			1-the array address of type LED_e (this array contains the LEDs you want to initialize).
 * 			2-and the array size.
*/
void LED_vidInit(LED_e *arr_ptr, u8 Copy_u8LedsNumber){
	for(u8 i=0; i < Copy_u8LedsNumber; i++){
    2ac8:	89 81       	ldd	r24, Y+1	; 0x01
    2aca:	8f 5f       	subi	r24, 0xFF	; 255
    2acc:	89 83       	std	Y+1, r24	; 0x01
    2ace:	99 81       	ldd	r25, Y+1	; 0x01
    2ad0:	8c 81       	ldd	r24, Y+4	; 0x04
    2ad2:	98 17       	cp	r25, r24
    2ad4:	d8 f2       	brcs	.-74     	; 0x2a8c <LED_vidInit+0x16>
		LED_NUMBER_STATUS = LED_u8Mapping(arr_ptr[i], &LED_PORT, &LED_PIN);
		if(LED_NUMBER_STATUS){
			DIO_u8setPinDir(LED_PORT, LED_PIN, DIO_OUTPUT);
		}
	}
}
    2ad6:	0f 90       	pop	r0
    2ad8:	0f 90       	pop	r0
    2ada:	0f 90       	pop	r0
    2adc:	0f 90       	pop	r0
    2ade:	cf 91       	pop	r28
    2ae0:	df 91       	pop	r29
    2ae2:	08 95       	ret

00002ae4 <LED_vidToggleLed>:

//This function used to toggle the led, it takes the led number;
void LED_vidToggleLed(u8 Copy_u8LedNumber){
    2ae4:	df 93       	push	r29
    2ae6:	cf 93       	push	r28
    2ae8:	00 d0       	rcall	.+0      	; 0x2aea <LED_vidToggleLed+0x6>
    2aea:	cd b7       	in	r28, 0x3d	; 61
    2aec:	de b7       	in	r29, 0x3e	; 62
    2aee:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8LedStatus;

	LED_NUMBER_STATUS = LED_u8Mapping(Copy_u8LedNumber, &LED_PORT, &LED_PIN);
    2af0:	21 e8       	ldi	r18, 0x81	; 129
    2af2:	30 e0       	ldi	r19, 0x00	; 0
    2af4:	42 e8       	ldi	r20, 0x82	; 130
    2af6:	50 e0       	ldi	r21, 0x00	; 0
    2af8:	8a 81       	ldd	r24, Y+2	; 0x02
    2afa:	b9 01       	movw	r22, r18
    2afc:	0e 94 ab 14 	call	0x2956	; 0x2956 <LED_u8Mapping>
    2b00:	80 93 80 00 	sts	0x0080, r24
	if(LED_NUMBER_STATUS){
    2b04:	80 91 80 00 	lds	r24, 0x0080
    2b08:	88 23       	and	r24, r24
    2b0a:	f9 f0       	breq	.+62     	; 0x2b4a <LED_vidToggleLed+0x66>
		DIO_u8getPinVal(LED_PORT, LED_PIN, &Local_u8LedStatus);
    2b0c:	80 91 81 00 	lds	r24, 0x0081
    2b10:	90 91 82 00 	lds	r25, 0x0082
    2b14:	69 2f       	mov	r22, r25
    2b16:	9e 01       	movw	r18, r28
    2b18:	2f 5f       	subi	r18, 0xFF	; 255
    2b1a:	3f 4f       	sbci	r19, 0xFF	; 255
    2b1c:	a9 01       	movw	r20, r18
    2b1e:	0e 94 77 0e 	call	0x1cee	; 0x1cee <DIO_u8getPinVal>
		if(Local_u8LedStatus){
    2b22:	89 81       	ldd	r24, Y+1	; 0x01
    2b24:	88 23       	and	r24, r24
    2b26:	49 f0       	breq	.+18     	; 0x2b3a <LED_vidToggleLed+0x56>
			DIO_u8setPinVal(LED_PORT, LED_PIN, DIO_LOW);
    2b28:	80 91 81 00 	lds	r24, 0x0081
    2b2c:	90 91 82 00 	lds	r25, 0x0082
    2b30:	69 2f       	mov	r22, r25
    2b32:	40 e0       	ldi	r20, 0x00	; 0
    2b34:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
    2b38:	08 c0       	rjmp	.+16     	; 0x2b4a <LED_vidToggleLed+0x66>
		}else{
			DIO_u8setPinVal(LED_PORT, LED_PIN, DIO_HIGH);
    2b3a:	80 91 81 00 	lds	r24, 0x0081
    2b3e:	90 91 82 00 	lds	r25, 0x0082
    2b42:	69 2f       	mov	r22, r25
    2b44:	41 e0       	ldi	r20, 0x01	; 1
    2b46:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
		}
	}

}
    2b4a:	0f 90       	pop	r0
    2b4c:	0f 90       	pop	r0
    2b4e:	cf 91       	pop	r28
    2b50:	df 91       	pop	r29
    2b52:	08 95       	ret

00002b54 <LED_vidTurnOnLed>:

//This function used to turn on the led, it takes the led number;
void LED_vidTurnOnLed(u8 Copy_u8LedNumber){
    2b54:	df 93       	push	r29
    2b56:	cf 93       	push	r28
    2b58:	0f 92       	push	r0
    2b5a:	cd b7       	in	r28, 0x3d	; 61
    2b5c:	de b7       	in	r29, 0x3e	; 62
    2b5e:	89 83       	std	Y+1, r24	; 0x01
#if LEDS_Configuration == COMMON_CATHODE
	LED_NUMBER_STATUS = LED_u8Mapping(Copy_u8LedNumber, &LED_PORT, &LED_PIN);
    2b60:	21 e8       	ldi	r18, 0x81	; 129
    2b62:	30 e0       	ldi	r19, 0x00	; 0
    2b64:	42 e8       	ldi	r20, 0x82	; 130
    2b66:	50 e0       	ldi	r21, 0x00	; 0
    2b68:	89 81       	ldd	r24, Y+1	; 0x01
    2b6a:	b9 01       	movw	r22, r18
    2b6c:	0e 94 ab 14 	call	0x2956	; 0x2956 <LED_u8Mapping>
    2b70:	80 93 80 00 	sts	0x0080, r24
	if(LED_NUMBER_STATUS){
    2b74:	80 91 80 00 	lds	r24, 0x0080
    2b78:	88 23       	and	r24, r24
    2b7a:	41 f0       	breq	.+16     	; 0x2b8c <LED_vidTurnOnLed+0x38>
		DIO_u8setPinVal(LED_PORT, LED_PIN, DIO_HIGH);
    2b7c:	80 91 81 00 	lds	r24, 0x0081
    2b80:	90 91 82 00 	lds	r25, 0x0082
    2b84:	69 2f       	mov	r22, r25
    2b86:	41 e0       	ldi	r20, 0x01	; 1
    2b88:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	LED_NUMBER_STATUS = LED_u8Mapping(Copy_u8LedNumber, &LED_PORT, &LED_PIN);
	if(LED_NUMBER_STATUS){
		DIO_u8setPinVal(LED_PORT, LED_PIN, DIO_LOW);
	}
#endif
}
    2b8c:	0f 90       	pop	r0
    2b8e:	cf 91       	pop	r28
    2b90:	df 91       	pop	r29
    2b92:	08 95       	ret

00002b94 <LED_vidTurnOffLed>:


//This function used to turn off the led, it takes the led number;
void LED_vidTurnOffLed(u8 Copy_u8LedNumber){
    2b94:	df 93       	push	r29
    2b96:	cf 93       	push	r28
    2b98:	0f 92       	push	r0
    2b9a:	cd b7       	in	r28, 0x3d	; 61
    2b9c:	de b7       	in	r29, 0x3e	; 62
    2b9e:	89 83       	std	Y+1, r24	; 0x01
#if LEDS_Configuration == COMMON_CATHODE
	LED_NUMBER_STATUS = LED_u8Mapping(Copy_u8LedNumber, &LED_PORT, &LED_PIN);
    2ba0:	21 e8       	ldi	r18, 0x81	; 129
    2ba2:	30 e0       	ldi	r19, 0x00	; 0
    2ba4:	42 e8       	ldi	r20, 0x82	; 130
    2ba6:	50 e0       	ldi	r21, 0x00	; 0
    2ba8:	89 81       	ldd	r24, Y+1	; 0x01
    2baa:	b9 01       	movw	r22, r18
    2bac:	0e 94 ab 14 	call	0x2956	; 0x2956 <LED_u8Mapping>
    2bb0:	80 93 80 00 	sts	0x0080, r24
	if(LED_NUMBER_STATUS){
    2bb4:	80 91 80 00 	lds	r24, 0x0080
    2bb8:	88 23       	and	r24, r24
    2bba:	41 f0       	breq	.+16     	; 0x2bcc <LED_vidTurnOffLed+0x38>
		DIO_u8setPinVal(LED_PORT, LED_PIN, DIO_LOW);
    2bbc:	80 91 81 00 	lds	r24, 0x0081
    2bc0:	90 91 82 00 	lds	r25, 0x0082
    2bc4:	69 2f       	mov	r22, r25
    2bc6:	40 e0       	ldi	r20, 0x00	; 0
    2bc8:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	LED_NUMBER_STATUS = LED_u8Mapping(Copy_u8LedNumber, &LED_PORT, &LED_PIN);
	if(LED_NUMBER_STATUS){
		DIO_u8setPinVal(LED_PORT, LED_PIN, DIO_HIGH);
	}
#endif
}
    2bcc:	0f 90       	pop	r0
    2bce:	cf 91       	pop	r28
    2bd0:	df 91       	pop	r29
    2bd2:	08 95       	ret

00002bd4 <LCD_vidInit>:
#include "../LCD_Handler_V2/LCD_cmds.h"
#include "../LCD_Handler_V2/LCD_err.h"
#include "../LCD_Handler_V2/LCD_int.h"

//function to initialize the LCD
void LCD_vidInit(void){
    2bd4:	0f 93       	push	r16
    2bd6:	1f 93       	push	r17
    2bd8:	df 93       	push	r29
    2bda:	cf 93       	push	r28
    2bdc:	cd b7       	in	r28, 0x3d	; 61
    2bde:	de b7       	in	r29, 0x3e	; 62
    2be0:	cf 54       	subi	r28, 0x4F	; 79
    2be2:	d0 40       	sbci	r29, 0x00	; 0
    2be4:	0f b6       	in	r0, 0x3f	; 63
    2be6:	f8 94       	cli
    2be8:	de bf       	out	0x3e, r29	; 62
    2bea:	0f be       	out	0x3f, r0	; 63
    2bec:	cd bf       	out	0x3d, r28	; 61
	u8 local_u8SetFunction = SET_FUNCTION_CMD;
    2bee:	fe 01       	movw	r30, r28
    2bf0:	e1 5b       	subi	r30, 0xB1	; 177
    2bf2:	ff 4f       	sbci	r31, 0xFF	; 255
    2bf4:	80 e2       	ldi	r24, 0x20	; 32
    2bf6:	80 83       	st	Z, r24
	u8 local_u8DisplayControl = DISPLAY_CONTROL;
    2bf8:	fe 01       	movw	r30, r28
    2bfa:	e2 5b       	subi	r30, 0xB2	; 178
    2bfc:	ff 4f       	sbci	r31, 0xFF	; 255
    2bfe:	88 e0       	ldi	r24, 0x08	; 8
    2c00:	80 83       	st	Z, r24
	u8 local_u8EntryModeSet = ENTRY_MODE_SET;
    2c02:	fe 01       	movw	r30, r28
    2c04:	e3 5b       	subi	r30, 0xB3	; 179
    2c06:	ff 4f       	sbci	r31, 0xFF	; 255
    2c08:	84 e0       	ldi	r24, 0x04	; 4
    2c0a:	80 83       	st	Z, r24

	local_u8SetFunction 	|= ((LCD_MODE<<4) | (NO_OF_LINES<<3));
    2c0c:	de 01       	movw	r26, r28
    2c0e:	a1 5b       	subi	r26, 0xB1	; 177
    2c10:	bf 4f       	sbci	r27, 0xFF	; 255
    2c12:	fe 01       	movw	r30, r28
    2c14:	e1 5b       	subi	r30, 0xB1	; 177
    2c16:	ff 4f       	sbci	r31, 0xFF	; 255
    2c18:	80 81       	ld	r24, Z
    2c1a:	88 61       	ori	r24, 0x18	; 24
    2c1c:	8c 93       	st	X, r24
	local_u8DisplayControl 	|= ((DISPLAY_STATE <<2) | (CURSOR_STATE <<1) | CURSOR_BLINKING);
    2c1e:	de 01       	movw	r26, r28
    2c20:	a2 5b       	subi	r26, 0xB2	; 178
    2c22:	bf 4f       	sbci	r27, 0xFF	; 255
    2c24:	fe 01       	movw	r30, r28
    2c26:	e2 5b       	subi	r30, 0xB2	; 178
    2c28:	ff 4f       	sbci	r31, 0xFF	; 255
    2c2a:	80 81       	ld	r24, Z
    2c2c:	86 60       	ori	r24, 0x06	; 6
    2c2e:	8c 93       	st	X, r24
	local_u8EntryModeSet   	|= ((CURSOR_MOVE_DIRECTION<<1) | (DISPLAY_SHIFT_OPERATION));
    2c30:	de 01       	movw	r26, r28
    2c32:	a3 5b       	subi	r26, 0xB3	; 179
    2c34:	bf 4f       	sbci	r27, 0xFF	; 255
    2c36:	fe 01       	movw	r30, r28
    2c38:	e3 5b       	subi	r30, 0xB3	; 179
    2c3a:	ff 4f       	sbci	r31, 0xFF	; 255
    2c3c:	80 81       	ld	r24, Z
    2c3e:	82 60       	ori	r24, 0x02	; 2
    2c40:	8c 93       	st	X, r24

	DIO_u8setPortDir(LCD_DATA_PORT, DIO_FULL_OUTPUT);
    2c42:	82 e0       	ldi	r24, 0x02	; 2
    2c44:	6f ef       	ldi	r22, 0xFF	; 255
    2c46:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <DIO_u8setPortDir>
	DIO_u8setPinDir(RS_PORT, RS_PIN, DIO_OUTPUT);
    2c4a:	81 e0       	ldi	r24, 0x01	; 1
    2c4c:	62 e0       	ldi	r22, 0x02	; 2
    2c4e:	41 e0       	ldi	r20, 0x01	; 1
    2c50:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
	DIO_u8setPinDir(RW_PORT, RW_PIN, DIO_OUTPUT);
    2c54:	81 e0       	ldi	r24, 0x01	; 1
    2c56:	61 e0       	ldi	r22, 0x01	; 1
    2c58:	41 e0       	ldi	r20, 0x01	; 1
    2c5a:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
	DIO_u8setPinDir(E_PORT, E_PIN, DIO_OUTPUT);
    2c5e:	81 e0       	ldi	r24, 0x01	; 1
    2c60:	60 e0       	ldi	r22, 0x00	; 0
    2c62:	41 e0       	ldi	r20, 0x01	; 1
    2c64:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <DIO_u8setPinDir>
    2c68:	fe 01       	movw	r30, r28
    2c6a:	e7 5b       	subi	r30, 0xB7	; 183
    2c6c:	ff 4f       	sbci	r31, 0xFF	; 255
    2c6e:	80 e0       	ldi	r24, 0x00	; 0
    2c70:	90 e0       	ldi	r25, 0x00	; 0
    2c72:	a0 e2       	ldi	r26, 0x20	; 32
    2c74:	b2 e4       	ldi	r27, 0x42	; 66
    2c76:	80 83       	st	Z, r24
    2c78:	91 83       	std	Z+1, r25	; 0x01
    2c7a:	a2 83       	std	Z+2, r26	; 0x02
    2c7c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c7e:	8e 01       	movw	r16, r28
    2c80:	0b 5b       	subi	r16, 0xBB	; 187
    2c82:	1f 4f       	sbci	r17, 0xFF	; 255
    2c84:	fe 01       	movw	r30, r28
    2c86:	e7 5b       	subi	r30, 0xB7	; 183
    2c88:	ff 4f       	sbci	r31, 0xFF	; 255
    2c8a:	60 81       	ld	r22, Z
    2c8c:	71 81       	ldd	r23, Z+1	; 0x01
    2c8e:	82 81       	ldd	r24, Z+2	; 0x02
    2c90:	93 81       	ldd	r25, Z+3	; 0x03
    2c92:	20 e0       	ldi	r18, 0x00	; 0
    2c94:	30 e0       	ldi	r19, 0x00	; 0
    2c96:	4a ef       	ldi	r20, 0xFA	; 250
    2c98:	54 e4       	ldi	r21, 0x44	; 68
    2c9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c9e:	dc 01       	movw	r26, r24
    2ca0:	cb 01       	movw	r24, r22
    2ca2:	f8 01       	movw	r30, r16
    2ca4:	80 83       	st	Z, r24
    2ca6:	91 83       	std	Z+1, r25	; 0x01
    2ca8:	a2 83       	std	Z+2, r26	; 0x02
    2caa:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2cac:	fe 01       	movw	r30, r28
    2cae:	eb 5b       	subi	r30, 0xBB	; 187
    2cb0:	ff 4f       	sbci	r31, 0xFF	; 255
    2cb2:	60 81       	ld	r22, Z
    2cb4:	71 81       	ldd	r23, Z+1	; 0x01
    2cb6:	82 81       	ldd	r24, Z+2	; 0x02
    2cb8:	93 81       	ldd	r25, Z+3	; 0x03
    2cba:	20 e0       	ldi	r18, 0x00	; 0
    2cbc:	30 e0       	ldi	r19, 0x00	; 0
    2cbe:	40 e8       	ldi	r20, 0x80	; 128
    2cc0:	5f e3       	ldi	r21, 0x3F	; 63
    2cc2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2cc6:	88 23       	and	r24, r24
    2cc8:	44 f4       	brge	.+16     	; 0x2cda <LCD_vidInit+0x106>
		__ticks = 1;
    2cca:	fe 01       	movw	r30, r28
    2ccc:	ed 5b       	subi	r30, 0xBD	; 189
    2cce:	ff 4f       	sbci	r31, 0xFF	; 255
    2cd0:	81 e0       	ldi	r24, 0x01	; 1
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	91 83       	std	Z+1, r25	; 0x01
    2cd6:	80 83       	st	Z, r24
    2cd8:	64 c0       	rjmp	.+200    	; 0x2da2 <LCD_vidInit+0x1ce>
	else if (__tmp > 65535)
    2cda:	fe 01       	movw	r30, r28
    2cdc:	eb 5b       	subi	r30, 0xBB	; 187
    2cde:	ff 4f       	sbci	r31, 0xFF	; 255
    2ce0:	60 81       	ld	r22, Z
    2ce2:	71 81       	ldd	r23, Z+1	; 0x01
    2ce4:	82 81       	ldd	r24, Z+2	; 0x02
    2ce6:	93 81       	ldd	r25, Z+3	; 0x03
    2ce8:	20 e0       	ldi	r18, 0x00	; 0
    2cea:	3f ef       	ldi	r19, 0xFF	; 255
    2cec:	4f e7       	ldi	r20, 0x7F	; 127
    2cee:	57 e4       	ldi	r21, 0x47	; 71
    2cf0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2cf4:	18 16       	cp	r1, r24
    2cf6:	0c f0       	brlt	.+2      	; 0x2cfa <LCD_vidInit+0x126>
    2cf8:	43 c0       	rjmp	.+134    	; 0x2d80 <LCD_vidInit+0x1ac>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cfa:	fe 01       	movw	r30, r28
    2cfc:	e7 5b       	subi	r30, 0xB7	; 183
    2cfe:	ff 4f       	sbci	r31, 0xFF	; 255
    2d00:	60 81       	ld	r22, Z
    2d02:	71 81       	ldd	r23, Z+1	; 0x01
    2d04:	82 81       	ldd	r24, Z+2	; 0x02
    2d06:	93 81       	ldd	r25, Z+3	; 0x03
    2d08:	20 e0       	ldi	r18, 0x00	; 0
    2d0a:	30 e0       	ldi	r19, 0x00	; 0
    2d0c:	40 e2       	ldi	r20, 0x20	; 32
    2d0e:	51 e4       	ldi	r21, 0x41	; 65
    2d10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d14:	dc 01       	movw	r26, r24
    2d16:	cb 01       	movw	r24, r22
    2d18:	8e 01       	movw	r16, r28
    2d1a:	0d 5b       	subi	r16, 0xBD	; 189
    2d1c:	1f 4f       	sbci	r17, 0xFF	; 255
    2d1e:	bc 01       	movw	r22, r24
    2d20:	cd 01       	movw	r24, r26
    2d22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d26:	dc 01       	movw	r26, r24
    2d28:	cb 01       	movw	r24, r22
    2d2a:	f8 01       	movw	r30, r16
    2d2c:	91 83       	std	Z+1, r25	; 0x01
    2d2e:	80 83       	st	Z, r24
    2d30:	1f c0       	rjmp	.+62     	; 0x2d70 <LCD_vidInit+0x19c>
    2d32:	fe 01       	movw	r30, r28
    2d34:	ef 5b       	subi	r30, 0xBF	; 191
    2d36:	ff 4f       	sbci	r31, 0xFF	; 255
    2d38:	88 ec       	ldi	r24, 0xC8	; 200
    2d3a:	90 e0       	ldi	r25, 0x00	; 0
    2d3c:	91 83       	std	Z+1, r25	; 0x01
    2d3e:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2d40:	fe 01       	movw	r30, r28
    2d42:	ef 5b       	subi	r30, 0xBF	; 191
    2d44:	ff 4f       	sbci	r31, 0xFF	; 255
    2d46:	80 81       	ld	r24, Z
    2d48:	91 81       	ldd	r25, Z+1	; 0x01
    2d4a:	01 97       	sbiw	r24, 0x01	; 1
    2d4c:	f1 f7       	brne	.-4      	; 0x2d4a <LCD_vidInit+0x176>
    2d4e:	fe 01       	movw	r30, r28
    2d50:	ef 5b       	subi	r30, 0xBF	; 191
    2d52:	ff 4f       	sbci	r31, 0xFF	; 255
    2d54:	91 83       	std	Z+1, r25	; 0x01
    2d56:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d58:	de 01       	movw	r26, r28
    2d5a:	ad 5b       	subi	r26, 0xBD	; 189
    2d5c:	bf 4f       	sbci	r27, 0xFF	; 255
    2d5e:	fe 01       	movw	r30, r28
    2d60:	ed 5b       	subi	r30, 0xBD	; 189
    2d62:	ff 4f       	sbci	r31, 0xFF	; 255
    2d64:	80 81       	ld	r24, Z
    2d66:	91 81       	ldd	r25, Z+1	; 0x01
    2d68:	01 97       	sbiw	r24, 0x01	; 1
    2d6a:	11 96       	adiw	r26, 0x01	; 1
    2d6c:	9c 93       	st	X, r25
    2d6e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d70:	fe 01       	movw	r30, r28
    2d72:	ed 5b       	subi	r30, 0xBD	; 189
    2d74:	ff 4f       	sbci	r31, 0xFF	; 255
    2d76:	80 81       	ld	r24, Z
    2d78:	91 81       	ldd	r25, Z+1	; 0x01
    2d7a:	00 97       	sbiw	r24, 0x00	; 0
    2d7c:	d1 f6       	brne	.-76     	; 0x2d32 <LCD_vidInit+0x15e>
    2d7e:	24 c0       	rjmp	.+72     	; 0x2dc8 <LCD_vidInit+0x1f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d80:	8e 01       	movw	r16, r28
    2d82:	0d 5b       	subi	r16, 0xBD	; 189
    2d84:	1f 4f       	sbci	r17, 0xFF	; 255
    2d86:	fe 01       	movw	r30, r28
    2d88:	eb 5b       	subi	r30, 0xBB	; 187
    2d8a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d8c:	60 81       	ld	r22, Z
    2d8e:	71 81       	ldd	r23, Z+1	; 0x01
    2d90:	82 81       	ldd	r24, Z+2	; 0x02
    2d92:	93 81       	ldd	r25, Z+3	; 0x03
    2d94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d98:	dc 01       	movw	r26, r24
    2d9a:	cb 01       	movw	r24, r22
    2d9c:	f8 01       	movw	r30, r16
    2d9e:	91 83       	std	Z+1, r25	; 0x01
    2da0:	80 83       	st	Z, r24
    2da2:	fe 01       	movw	r30, r28
    2da4:	ed 5b       	subi	r30, 0xBD	; 189
    2da6:	ff 4f       	sbci	r31, 0xFF	; 255
    2da8:	80 81       	ld	r24, Z
    2daa:	91 81       	ldd	r25, Z+1	; 0x01
    2dac:	fe 01       	movw	r30, r28
    2dae:	ff 96       	adiw	r30, 0x3f	; 63
    2db0:	91 83       	std	Z+1, r25	; 0x01
    2db2:	80 83       	st	Z, r24
    2db4:	fe 01       	movw	r30, r28
    2db6:	ff 96       	adiw	r30, 0x3f	; 63
    2db8:	80 81       	ld	r24, Z
    2dba:	91 81       	ldd	r25, Z+1	; 0x01
    2dbc:	01 97       	sbiw	r24, 0x01	; 1
    2dbe:	f1 f7       	brne	.-4      	; 0x2dbc <LCD_vidInit+0x1e8>
    2dc0:	fe 01       	movw	r30, r28
    2dc2:	ff 96       	adiw	r30, 0x3f	; 63
    2dc4:	91 83       	std	Z+1, r25	; 0x01
    2dc6:	80 83       	st	Z, r24


#if  LCD_MODE == EIGHT_BITS
	_delay_ms(40);
	LCD_vidSendCmd(local_u8SetFunction);
    2dc8:	fe 01       	movw	r30, r28
    2dca:	e1 5b       	subi	r30, 0xB1	; 177
    2dcc:	ff 4f       	sbci	r31, 0xFF	; 255
    2dce:	80 81       	ld	r24, Z
    2dd0:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
    2dd4:	80 e0       	ldi	r24, 0x00	; 0
    2dd6:	90 e0       	ldi	r25, 0x00	; 0
    2dd8:	a8 e4       	ldi	r26, 0x48	; 72
    2dda:	b2 e4       	ldi	r27, 0x42	; 66
    2ddc:	8b af       	std	Y+59, r24	; 0x3b
    2dde:	9c af       	std	Y+60, r25	; 0x3c
    2de0:	ad af       	std	Y+61, r26	; 0x3d
    2de2:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2de4:	6b ad       	ldd	r22, Y+59	; 0x3b
    2de6:	7c ad       	ldd	r23, Y+60	; 0x3c
    2de8:	8d ad       	ldd	r24, Y+61	; 0x3d
    2dea:	9e ad       	ldd	r25, Y+62	; 0x3e
    2dec:	2b ea       	ldi	r18, 0xAB	; 171
    2dee:	3a ea       	ldi	r19, 0xAA	; 170
    2df0:	4a e2       	ldi	r20, 0x2A	; 42
    2df2:	50 e4       	ldi	r21, 0x40	; 64
    2df4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2df8:	dc 01       	movw	r26, r24
    2dfa:	cb 01       	movw	r24, r22
    2dfc:	8f ab       	std	Y+55, r24	; 0x37
    2dfe:	98 af       	std	Y+56, r25	; 0x38
    2e00:	a9 af       	std	Y+57, r26	; 0x39
    2e02:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    2e04:	6f a9       	ldd	r22, Y+55	; 0x37
    2e06:	78 ad       	ldd	r23, Y+56	; 0x38
    2e08:	89 ad       	ldd	r24, Y+57	; 0x39
    2e0a:	9a ad       	ldd	r25, Y+58	; 0x3a
    2e0c:	20 e0       	ldi	r18, 0x00	; 0
    2e0e:	30 e0       	ldi	r19, 0x00	; 0
    2e10:	40 e8       	ldi	r20, 0x80	; 128
    2e12:	5f e3       	ldi	r21, 0x3F	; 63
    2e14:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e18:	88 23       	and	r24, r24
    2e1a:	1c f4       	brge	.+6      	; 0x2e22 <LCD_vidInit+0x24e>
		__ticks = 1;
    2e1c:	81 e0       	ldi	r24, 0x01	; 1
    2e1e:	8e ab       	std	Y+54, r24	; 0x36
    2e20:	91 c0       	rjmp	.+290    	; 0x2f44 <LCD_vidInit+0x370>
	else if (__tmp > 255)
    2e22:	6f a9       	ldd	r22, Y+55	; 0x37
    2e24:	78 ad       	ldd	r23, Y+56	; 0x38
    2e26:	89 ad       	ldd	r24, Y+57	; 0x39
    2e28:	9a ad       	ldd	r25, Y+58	; 0x3a
    2e2a:	20 e0       	ldi	r18, 0x00	; 0
    2e2c:	30 e0       	ldi	r19, 0x00	; 0
    2e2e:	4f e7       	ldi	r20, 0x7F	; 127
    2e30:	53 e4       	ldi	r21, 0x43	; 67
    2e32:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e36:	18 16       	cp	r1, r24
    2e38:	0c f0       	brlt	.+2      	; 0x2e3c <LCD_vidInit+0x268>
    2e3a:	7b c0       	rjmp	.+246    	; 0x2f32 <LCD_vidInit+0x35e>
	{
		_delay_ms(__us / 1000.0);
    2e3c:	6b ad       	ldd	r22, Y+59	; 0x3b
    2e3e:	7c ad       	ldd	r23, Y+60	; 0x3c
    2e40:	8d ad       	ldd	r24, Y+61	; 0x3d
    2e42:	9e ad       	ldd	r25, Y+62	; 0x3e
    2e44:	20 e0       	ldi	r18, 0x00	; 0
    2e46:	30 e0       	ldi	r19, 0x00	; 0
    2e48:	4a e7       	ldi	r20, 0x7A	; 122
    2e4a:	54 e4       	ldi	r21, 0x44	; 68
    2e4c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2e50:	dc 01       	movw	r26, r24
    2e52:	cb 01       	movw	r24, r22
    2e54:	8a ab       	std	Y+50, r24	; 0x32
    2e56:	9b ab       	std	Y+51, r25	; 0x33
    2e58:	ac ab       	std	Y+52, r26	; 0x34
    2e5a:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e5c:	6a a9       	ldd	r22, Y+50	; 0x32
    2e5e:	7b a9       	ldd	r23, Y+51	; 0x33
    2e60:	8c a9       	ldd	r24, Y+52	; 0x34
    2e62:	9d a9       	ldd	r25, Y+53	; 0x35
    2e64:	20 e0       	ldi	r18, 0x00	; 0
    2e66:	30 e0       	ldi	r19, 0x00	; 0
    2e68:	4a ef       	ldi	r20, 0xFA	; 250
    2e6a:	54 e4       	ldi	r21, 0x44	; 68
    2e6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e70:	dc 01       	movw	r26, r24
    2e72:	cb 01       	movw	r24, r22
    2e74:	8e a7       	std	Y+46, r24	; 0x2e
    2e76:	9f a7       	std	Y+47, r25	; 0x2f
    2e78:	a8 ab       	std	Y+48, r26	; 0x30
    2e7a:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    2e7c:	6e a5       	ldd	r22, Y+46	; 0x2e
    2e7e:	7f a5       	ldd	r23, Y+47	; 0x2f
    2e80:	88 a9       	ldd	r24, Y+48	; 0x30
    2e82:	99 a9       	ldd	r25, Y+49	; 0x31
    2e84:	20 e0       	ldi	r18, 0x00	; 0
    2e86:	30 e0       	ldi	r19, 0x00	; 0
    2e88:	40 e8       	ldi	r20, 0x80	; 128
    2e8a:	5f e3       	ldi	r21, 0x3F	; 63
    2e8c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e90:	88 23       	and	r24, r24
    2e92:	2c f4       	brge	.+10     	; 0x2e9e <LCD_vidInit+0x2ca>
		__ticks = 1;
    2e94:	81 e0       	ldi	r24, 0x01	; 1
    2e96:	90 e0       	ldi	r25, 0x00	; 0
    2e98:	9d a7       	std	Y+45, r25	; 0x2d
    2e9a:	8c a7       	std	Y+44, r24	; 0x2c
    2e9c:	3f c0       	rjmp	.+126    	; 0x2f1c <LCD_vidInit+0x348>
	else if (__tmp > 65535)
    2e9e:	6e a5       	ldd	r22, Y+46	; 0x2e
    2ea0:	7f a5       	ldd	r23, Y+47	; 0x2f
    2ea2:	88 a9       	ldd	r24, Y+48	; 0x30
    2ea4:	99 a9       	ldd	r25, Y+49	; 0x31
    2ea6:	20 e0       	ldi	r18, 0x00	; 0
    2ea8:	3f ef       	ldi	r19, 0xFF	; 255
    2eaa:	4f e7       	ldi	r20, 0x7F	; 127
    2eac:	57 e4       	ldi	r21, 0x47	; 71
    2eae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2eb2:	18 16       	cp	r1, r24
    2eb4:	4c f5       	brge	.+82     	; 0x2f08 <LCD_vidInit+0x334>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2eb6:	6a a9       	ldd	r22, Y+50	; 0x32
    2eb8:	7b a9       	ldd	r23, Y+51	; 0x33
    2eba:	8c a9       	ldd	r24, Y+52	; 0x34
    2ebc:	9d a9       	ldd	r25, Y+53	; 0x35
    2ebe:	20 e0       	ldi	r18, 0x00	; 0
    2ec0:	30 e0       	ldi	r19, 0x00	; 0
    2ec2:	40 e2       	ldi	r20, 0x20	; 32
    2ec4:	51 e4       	ldi	r21, 0x41	; 65
    2ec6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eca:	dc 01       	movw	r26, r24
    2ecc:	cb 01       	movw	r24, r22
    2ece:	bc 01       	movw	r22, r24
    2ed0:	cd 01       	movw	r24, r26
    2ed2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ed6:	dc 01       	movw	r26, r24
    2ed8:	cb 01       	movw	r24, r22
    2eda:	9d a7       	std	Y+45, r25	; 0x2d
    2edc:	8c a7       	std	Y+44, r24	; 0x2c
    2ede:	0f c0       	rjmp	.+30     	; 0x2efe <LCD_vidInit+0x32a>
    2ee0:	88 ec       	ldi	r24, 0xC8	; 200
    2ee2:	90 e0       	ldi	r25, 0x00	; 0
    2ee4:	9b a7       	std	Y+43, r25	; 0x2b
    2ee6:	8a a7       	std	Y+42, r24	; 0x2a
    2ee8:	8a a5       	ldd	r24, Y+42	; 0x2a
    2eea:	9b a5       	ldd	r25, Y+43	; 0x2b
    2eec:	01 97       	sbiw	r24, 0x01	; 1
    2eee:	f1 f7       	brne	.-4      	; 0x2eec <LCD_vidInit+0x318>
    2ef0:	9b a7       	std	Y+43, r25	; 0x2b
    2ef2:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ef4:	8c a5       	ldd	r24, Y+44	; 0x2c
    2ef6:	9d a5       	ldd	r25, Y+45	; 0x2d
    2ef8:	01 97       	sbiw	r24, 0x01	; 1
    2efa:	9d a7       	std	Y+45, r25	; 0x2d
    2efc:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2efe:	8c a5       	ldd	r24, Y+44	; 0x2c
    2f00:	9d a5       	ldd	r25, Y+45	; 0x2d
    2f02:	00 97       	sbiw	r24, 0x00	; 0
    2f04:	69 f7       	brne	.-38     	; 0x2ee0 <LCD_vidInit+0x30c>
    2f06:	24 c0       	rjmp	.+72     	; 0x2f50 <LCD_vidInit+0x37c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f08:	6e a5       	ldd	r22, Y+46	; 0x2e
    2f0a:	7f a5       	ldd	r23, Y+47	; 0x2f
    2f0c:	88 a9       	ldd	r24, Y+48	; 0x30
    2f0e:	99 a9       	ldd	r25, Y+49	; 0x31
    2f10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f14:	dc 01       	movw	r26, r24
    2f16:	cb 01       	movw	r24, r22
    2f18:	9d a7       	std	Y+45, r25	; 0x2d
    2f1a:	8c a7       	std	Y+44, r24	; 0x2c
    2f1c:	8c a5       	ldd	r24, Y+44	; 0x2c
    2f1e:	9d a5       	ldd	r25, Y+45	; 0x2d
    2f20:	99 a7       	std	Y+41, r25	; 0x29
    2f22:	88 a7       	std	Y+40, r24	; 0x28
    2f24:	88 a5       	ldd	r24, Y+40	; 0x28
    2f26:	99 a5       	ldd	r25, Y+41	; 0x29
    2f28:	01 97       	sbiw	r24, 0x01	; 1
    2f2a:	f1 f7       	brne	.-4      	; 0x2f28 <LCD_vidInit+0x354>
    2f2c:	99 a7       	std	Y+41, r25	; 0x29
    2f2e:	88 a7       	std	Y+40, r24	; 0x28
    2f30:	0f c0       	rjmp	.+30     	; 0x2f50 <LCD_vidInit+0x37c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2f32:	6f a9       	ldd	r22, Y+55	; 0x37
    2f34:	78 ad       	ldd	r23, Y+56	; 0x38
    2f36:	89 ad       	ldd	r24, Y+57	; 0x39
    2f38:	9a ad       	ldd	r25, Y+58	; 0x3a
    2f3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f3e:	dc 01       	movw	r26, r24
    2f40:	cb 01       	movw	r24, r22
    2f42:	8e ab       	std	Y+54, r24	; 0x36
    2f44:	8e a9       	ldd	r24, Y+54	; 0x36
    2f46:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2f48:	8f a1       	ldd	r24, Y+39	; 0x27
    2f4a:	8a 95       	dec	r24
    2f4c:	f1 f7       	brne	.-4      	; 0x2f4a <LCD_vidInit+0x376>
    2f4e:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(50);
	LCD_vidSendCmd(local_u8DisplayControl);
    2f50:	fe 01       	movw	r30, r28
    2f52:	e2 5b       	subi	r30, 0xB2	; 178
    2f54:	ff 4f       	sbci	r31, 0xFF	; 255
    2f56:	80 81       	ld	r24, Z
    2f58:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
    2f5c:	80 e0       	ldi	r24, 0x00	; 0
    2f5e:	90 e0       	ldi	r25, 0x00	; 0
    2f60:	a8 e4       	ldi	r26, 0x48	; 72
    2f62:	b2 e4       	ldi	r27, 0x42	; 66
    2f64:	8b a3       	std	Y+35, r24	; 0x23
    2f66:	9c a3       	std	Y+36, r25	; 0x24
    2f68:	ad a3       	std	Y+37, r26	; 0x25
    2f6a:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2f6c:	6b a1       	ldd	r22, Y+35	; 0x23
    2f6e:	7c a1       	ldd	r23, Y+36	; 0x24
    2f70:	8d a1       	ldd	r24, Y+37	; 0x25
    2f72:	9e a1       	ldd	r25, Y+38	; 0x26
    2f74:	2b ea       	ldi	r18, 0xAB	; 171
    2f76:	3a ea       	ldi	r19, 0xAA	; 170
    2f78:	4a e2       	ldi	r20, 0x2A	; 42
    2f7a:	50 e4       	ldi	r21, 0x40	; 64
    2f7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f80:	dc 01       	movw	r26, r24
    2f82:	cb 01       	movw	r24, r22
    2f84:	8f 8f       	std	Y+31, r24	; 0x1f
    2f86:	98 a3       	std	Y+32, r25	; 0x20
    2f88:	a9 a3       	std	Y+33, r26	; 0x21
    2f8a:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    2f8c:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2f8e:	78 a1       	ldd	r23, Y+32	; 0x20
    2f90:	89 a1       	ldd	r24, Y+33	; 0x21
    2f92:	9a a1       	ldd	r25, Y+34	; 0x22
    2f94:	20 e0       	ldi	r18, 0x00	; 0
    2f96:	30 e0       	ldi	r19, 0x00	; 0
    2f98:	40 e8       	ldi	r20, 0x80	; 128
    2f9a:	5f e3       	ldi	r21, 0x3F	; 63
    2f9c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fa0:	88 23       	and	r24, r24
    2fa2:	1c f4       	brge	.+6      	; 0x2faa <LCD_vidInit+0x3d6>
		__ticks = 1;
    2fa4:	81 e0       	ldi	r24, 0x01	; 1
    2fa6:	8e 8f       	std	Y+30, r24	; 0x1e
    2fa8:	91 c0       	rjmp	.+290    	; 0x30cc <LCD_vidInit+0x4f8>
	else if (__tmp > 255)
    2faa:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2fac:	78 a1       	ldd	r23, Y+32	; 0x20
    2fae:	89 a1       	ldd	r24, Y+33	; 0x21
    2fb0:	9a a1       	ldd	r25, Y+34	; 0x22
    2fb2:	20 e0       	ldi	r18, 0x00	; 0
    2fb4:	30 e0       	ldi	r19, 0x00	; 0
    2fb6:	4f e7       	ldi	r20, 0x7F	; 127
    2fb8:	53 e4       	ldi	r21, 0x43	; 67
    2fba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fbe:	18 16       	cp	r1, r24
    2fc0:	0c f0       	brlt	.+2      	; 0x2fc4 <LCD_vidInit+0x3f0>
    2fc2:	7b c0       	rjmp	.+246    	; 0x30ba <LCD_vidInit+0x4e6>
	{
		_delay_ms(__us / 1000.0);
    2fc4:	6b a1       	ldd	r22, Y+35	; 0x23
    2fc6:	7c a1       	ldd	r23, Y+36	; 0x24
    2fc8:	8d a1       	ldd	r24, Y+37	; 0x25
    2fca:	9e a1       	ldd	r25, Y+38	; 0x26
    2fcc:	20 e0       	ldi	r18, 0x00	; 0
    2fce:	30 e0       	ldi	r19, 0x00	; 0
    2fd0:	4a e7       	ldi	r20, 0x7A	; 122
    2fd2:	54 e4       	ldi	r21, 0x44	; 68
    2fd4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2fd8:	dc 01       	movw	r26, r24
    2fda:	cb 01       	movw	r24, r22
    2fdc:	8a 8f       	std	Y+26, r24	; 0x1a
    2fde:	9b 8f       	std	Y+27, r25	; 0x1b
    2fe0:	ac 8f       	std	Y+28, r26	; 0x1c
    2fe2:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fe4:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2fe6:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2fe8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2fea:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2fec:	20 e0       	ldi	r18, 0x00	; 0
    2fee:	30 e0       	ldi	r19, 0x00	; 0
    2ff0:	4a ef       	ldi	r20, 0xFA	; 250
    2ff2:	54 e4       	ldi	r21, 0x44	; 68
    2ff4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ff8:	dc 01       	movw	r26, r24
    2ffa:	cb 01       	movw	r24, r22
    2ffc:	8e 8b       	std	Y+22, r24	; 0x16
    2ffe:	9f 8b       	std	Y+23, r25	; 0x17
    3000:	a8 8f       	std	Y+24, r26	; 0x18
    3002:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    3004:	6e 89       	ldd	r22, Y+22	; 0x16
    3006:	7f 89       	ldd	r23, Y+23	; 0x17
    3008:	88 8d       	ldd	r24, Y+24	; 0x18
    300a:	99 8d       	ldd	r25, Y+25	; 0x19
    300c:	20 e0       	ldi	r18, 0x00	; 0
    300e:	30 e0       	ldi	r19, 0x00	; 0
    3010:	40 e8       	ldi	r20, 0x80	; 128
    3012:	5f e3       	ldi	r21, 0x3F	; 63
    3014:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3018:	88 23       	and	r24, r24
    301a:	2c f4       	brge	.+10     	; 0x3026 <LCD_vidInit+0x452>
		__ticks = 1;
    301c:	81 e0       	ldi	r24, 0x01	; 1
    301e:	90 e0       	ldi	r25, 0x00	; 0
    3020:	9d 8b       	std	Y+21, r25	; 0x15
    3022:	8c 8b       	std	Y+20, r24	; 0x14
    3024:	3f c0       	rjmp	.+126    	; 0x30a4 <LCD_vidInit+0x4d0>
	else if (__tmp > 65535)
    3026:	6e 89       	ldd	r22, Y+22	; 0x16
    3028:	7f 89       	ldd	r23, Y+23	; 0x17
    302a:	88 8d       	ldd	r24, Y+24	; 0x18
    302c:	99 8d       	ldd	r25, Y+25	; 0x19
    302e:	20 e0       	ldi	r18, 0x00	; 0
    3030:	3f ef       	ldi	r19, 0xFF	; 255
    3032:	4f e7       	ldi	r20, 0x7F	; 127
    3034:	57 e4       	ldi	r21, 0x47	; 71
    3036:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    303a:	18 16       	cp	r1, r24
    303c:	4c f5       	brge	.+82     	; 0x3090 <LCD_vidInit+0x4bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    303e:	6a 8d       	ldd	r22, Y+26	; 0x1a
    3040:	7b 8d       	ldd	r23, Y+27	; 0x1b
    3042:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3044:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3046:	20 e0       	ldi	r18, 0x00	; 0
    3048:	30 e0       	ldi	r19, 0x00	; 0
    304a:	40 e2       	ldi	r20, 0x20	; 32
    304c:	51 e4       	ldi	r21, 0x41	; 65
    304e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3052:	dc 01       	movw	r26, r24
    3054:	cb 01       	movw	r24, r22
    3056:	bc 01       	movw	r22, r24
    3058:	cd 01       	movw	r24, r26
    305a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    305e:	dc 01       	movw	r26, r24
    3060:	cb 01       	movw	r24, r22
    3062:	9d 8b       	std	Y+21, r25	; 0x15
    3064:	8c 8b       	std	Y+20, r24	; 0x14
    3066:	0f c0       	rjmp	.+30     	; 0x3086 <LCD_vidInit+0x4b2>
    3068:	88 ec       	ldi	r24, 0xC8	; 200
    306a:	90 e0       	ldi	r25, 0x00	; 0
    306c:	9b 8b       	std	Y+19, r25	; 0x13
    306e:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3070:	8a 89       	ldd	r24, Y+18	; 0x12
    3072:	9b 89       	ldd	r25, Y+19	; 0x13
    3074:	01 97       	sbiw	r24, 0x01	; 1
    3076:	f1 f7       	brne	.-4      	; 0x3074 <LCD_vidInit+0x4a0>
    3078:	9b 8b       	std	Y+19, r25	; 0x13
    307a:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    307c:	8c 89       	ldd	r24, Y+20	; 0x14
    307e:	9d 89       	ldd	r25, Y+21	; 0x15
    3080:	01 97       	sbiw	r24, 0x01	; 1
    3082:	9d 8b       	std	Y+21, r25	; 0x15
    3084:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3086:	8c 89       	ldd	r24, Y+20	; 0x14
    3088:	9d 89       	ldd	r25, Y+21	; 0x15
    308a:	00 97       	sbiw	r24, 0x00	; 0
    308c:	69 f7       	brne	.-38     	; 0x3068 <LCD_vidInit+0x494>
    308e:	24 c0       	rjmp	.+72     	; 0x30d8 <LCD_vidInit+0x504>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3090:	6e 89       	ldd	r22, Y+22	; 0x16
    3092:	7f 89       	ldd	r23, Y+23	; 0x17
    3094:	88 8d       	ldd	r24, Y+24	; 0x18
    3096:	99 8d       	ldd	r25, Y+25	; 0x19
    3098:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    309c:	dc 01       	movw	r26, r24
    309e:	cb 01       	movw	r24, r22
    30a0:	9d 8b       	std	Y+21, r25	; 0x15
    30a2:	8c 8b       	std	Y+20, r24	; 0x14
    30a4:	8c 89       	ldd	r24, Y+20	; 0x14
    30a6:	9d 89       	ldd	r25, Y+21	; 0x15
    30a8:	99 8b       	std	Y+17, r25	; 0x11
    30aa:	88 8b       	std	Y+16, r24	; 0x10
    30ac:	88 89       	ldd	r24, Y+16	; 0x10
    30ae:	99 89       	ldd	r25, Y+17	; 0x11
    30b0:	01 97       	sbiw	r24, 0x01	; 1
    30b2:	f1 f7       	brne	.-4      	; 0x30b0 <LCD_vidInit+0x4dc>
    30b4:	99 8b       	std	Y+17, r25	; 0x11
    30b6:	88 8b       	std	Y+16, r24	; 0x10
    30b8:	0f c0       	rjmp	.+30     	; 0x30d8 <LCD_vidInit+0x504>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    30ba:	6f 8d       	ldd	r22, Y+31	; 0x1f
    30bc:	78 a1       	ldd	r23, Y+32	; 0x20
    30be:	89 a1       	ldd	r24, Y+33	; 0x21
    30c0:	9a a1       	ldd	r25, Y+34	; 0x22
    30c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30c6:	dc 01       	movw	r26, r24
    30c8:	cb 01       	movw	r24, r22
    30ca:	8e 8f       	std	Y+30, r24	; 0x1e
    30cc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    30ce:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    30d0:	8f 85       	ldd	r24, Y+15	; 0x0f
    30d2:	8a 95       	dec	r24
    30d4:	f1 f7       	brne	.-4      	; 0x30d2 <LCD_vidInit+0x4fe>
    30d6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(50);
	LCD_vidSendCmd(DISPLAY_CLEAR);
    30d8:	81 e0       	ldi	r24, 0x01	; 1
    30da:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
    30de:	80 e0       	ldi	r24, 0x00	; 0
    30e0:	90 e0       	ldi	r25, 0x00	; 0
    30e2:	a0 e0       	ldi	r26, 0x00	; 0
    30e4:	b0 e4       	ldi	r27, 0x40	; 64
    30e6:	8b 87       	std	Y+11, r24	; 0x0b
    30e8:	9c 87       	std	Y+12, r25	; 0x0c
    30ea:	ad 87       	std	Y+13, r26	; 0x0d
    30ec:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30ee:	6b 85       	ldd	r22, Y+11	; 0x0b
    30f0:	7c 85       	ldd	r23, Y+12	; 0x0c
    30f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    30f4:	9e 85       	ldd	r25, Y+14	; 0x0e
    30f6:	20 e0       	ldi	r18, 0x00	; 0
    30f8:	30 e0       	ldi	r19, 0x00	; 0
    30fa:	4a ef       	ldi	r20, 0xFA	; 250
    30fc:	54 e4       	ldi	r21, 0x44	; 68
    30fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3102:	dc 01       	movw	r26, r24
    3104:	cb 01       	movw	r24, r22
    3106:	8f 83       	std	Y+7, r24	; 0x07
    3108:	98 87       	std	Y+8, r25	; 0x08
    310a:	a9 87       	std	Y+9, r26	; 0x09
    310c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    310e:	6f 81       	ldd	r22, Y+7	; 0x07
    3110:	78 85       	ldd	r23, Y+8	; 0x08
    3112:	89 85       	ldd	r24, Y+9	; 0x09
    3114:	9a 85       	ldd	r25, Y+10	; 0x0a
    3116:	20 e0       	ldi	r18, 0x00	; 0
    3118:	30 e0       	ldi	r19, 0x00	; 0
    311a:	40 e8       	ldi	r20, 0x80	; 128
    311c:	5f e3       	ldi	r21, 0x3F	; 63
    311e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3122:	88 23       	and	r24, r24
    3124:	2c f4       	brge	.+10     	; 0x3130 <LCD_vidInit+0x55c>
		__ticks = 1;
    3126:	81 e0       	ldi	r24, 0x01	; 1
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	9e 83       	std	Y+6, r25	; 0x06
    312c:	8d 83       	std	Y+5, r24	; 0x05
    312e:	3f c0       	rjmp	.+126    	; 0x31ae <LCD_vidInit+0x5da>
	else if (__tmp > 65535)
    3130:	6f 81       	ldd	r22, Y+7	; 0x07
    3132:	78 85       	ldd	r23, Y+8	; 0x08
    3134:	89 85       	ldd	r24, Y+9	; 0x09
    3136:	9a 85       	ldd	r25, Y+10	; 0x0a
    3138:	20 e0       	ldi	r18, 0x00	; 0
    313a:	3f ef       	ldi	r19, 0xFF	; 255
    313c:	4f e7       	ldi	r20, 0x7F	; 127
    313e:	57 e4       	ldi	r21, 0x47	; 71
    3140:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3144:	18 16       	cp	r1, r24
    3146:	4c f5       	brge	.+82     	; 0x319a <LCD_vidInit+0x5c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3148:	6b 85       	ldd	r22, Y+11	; 0x0b
    314a:	7c 85       	ldd	r23, Y+12	; 0x0c
    314c:	8d 85       	ldd	r24, Y+13	; 0x0d
    314e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3150:	20 e0       	ldi	r18, 0x00	; 0
    3152:	30 e0       	ldi	r19, 0x00	; 0
    3154:	40 e2       	ldi	r20, 0x20	; 32
    3156:	51 e4       	ldi	r21, 0x41	; 65
    3158:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    315c:	dc 01       	movw	r26, r24
    315e:	cb 01       	movw	r24, r22
    3160:	bc 01       	movw	r22, r24
    3162:	cd 01       	movw	r24, r26
    3164:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3168:	dc 01       	movw	r26, r24
    316a:	cb 01       	movw	r24, r22
    316c:	9e 83       	std	Y+6, r25	; 0x06
    316e:	8d 83       	std	Y+5, r24	; 0x05
    3170:	0f c0       	rjmp	.+30     	; 0x3190 <LCD_vidInit+0x5bc>
    3172:	88 ec       	ldi	r24, 0xC8	; 200
    3174:	90 e0       	ldi	r25, 0x00	; 0
    3176:	9c 83       	std	Y+4, r25	; 0x04
    3178:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    317a:	8b 81       	ldd	r24, Y+3	; 0x03
    317c:	9c 81       	ldd	r25, Y+4	; 0x04
    317e:	01 97       	sbiw	r24, 0x01	; 1
    3180:	f1 f7       	brne	.-4      	; 0x317e <LCD_vidInit+0x5aa>
    3182:	9c 83       	std	Y+4, r25	; 0x04
    3184:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3186:	8d 81       	ldd	r24, Y+5	; 0x05
    3188:	9e 81       	ldd	r25, Y+6	; 0x06
    318a:	01 97       	sbiw	r24, 0x01	; 1
    318c:	9e 83       	std	Y+6, r25	; 0x06
    318e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3190:	8d 81       	ldd	r24, Y+5	; 0x05
    3192:	9e 81       	ldd	r25, Y+6	; 0x06
    3194:	00 97       	sbiw	r24, 0x00	; 0
    3196:	69 f7       	brne	.-38     	; 0x3172 <LCD_vidInit+0x59e>
    3198:	14 c0       	rjmp	.+40     	; 0x31c2 <LCD_vidInit+0x5ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    319a:	6f 81       	ldd	r22, Y+7	; 0x07
    319c:	78 85       	ldd	r23, Y+8	; 0x08
    319e:	89 85       	ldd	r24, Y+9	; 0x09
    31a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    31a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31a6:	dc 01       	movw	r26, r24
    31a8:	cb 01       	movw	r24, r22
    31aa:	9e 83       	std	Y+6, r25	; 0x06
    31ac:	8d 83       	std	Y+5, r24	; 0x05
    31ae:	8d 81       	ldd	r24, Y+5	; 0x05
    31b0:	9e 81       	ldd	r25, Y+6	; 0x06
    31b2:	9a 83       	std	Y+2, r25	; 0x02
    31b4:	89 83       	std	Y+1, r24	; 0x01
    31b6:	89 81       	ldd	r24, Y+1	; 0x01
    31b8:	9a 81       	ldd	r25, Y+2	; 0x02
    31ba:	01 97       	sbiw	r24, 0x01	; 1
    31bc:	f1 f7       	brne	.-4      	; 0x31ba <LCD_vidInit+0x5e6>
    31be:	9a 83       	std	Y+2, r25	; 0x02
    31c0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_vidSendCmd(local_u8EntryModeSet);
    31c2:	fe 01       	movw	r30, r28
    31c4:	e3 5b       	subi	r30, 0xB3	; 179
    31c6:	ff 4f       	sbci	r31, 0xFF	; 255
    31c8:	80 81       	ld	r24, Z
    31ca:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>

#elif LCD_MODE == FOUR_BITS
#else
#error "Wrong Configuration !"
#endif
}
    31ce:	c1 5b       	subi	r28, 0xB1	; 177
    31d0:	df 4f       	sbci	r29, 0xFF	; 255
    31d2:	0f b6       	in	r0, 0x3f	; 63
    31d4:	f8 94       	cli
    31d6:	de bf       	out	0x3e, r29	; 62
    31d8:	0f be       	out	0x3f, r0	; 63
    31da:	cd bf       	out	0x3d, r28	; 61
    31dc:	cf 91       	pop	r28
    31de:	df 91       	pop	r29
    31e0:	1f 91       	pop	r17
    31e2:	0f 91       	pop	r16
    31e4:	08 95       	ret

000031e6 <LCD_vidSendCmd>:

//function to send command
void LCD_vidSendCmd(u8 Copy_u8Cmd){
    31e6:	df 93       	push	r29
    31e8:	cf 93       	push	r28
    31ea:	cd b7       	in	r28, 0x3d	; 61
    31ec:	de b7       	in	r29, 0x3e	; 62
    31ee:	69 97       	sbiw	r28, 0x19	; 25
    31f0:	0f b6       	in	r0, 0x3f	; 63
    31f2:	f8 94       	cli
    31f4:	de bf       	out	0x3e, r29	; 62
    31f6:	0f be       	out	0x3f, r0	; 63
    31f8:	cd bf       	out	0x3d, r28	; 61
    31fa:	89 8f       	std	Y+25, r24	; 0x19
	DIO_u8setPinVal(RS_PORT, RS_PIN, DIO_LOW);
    31fc:	81 e0       	ldi	r24, 0x01	; 1
    31fe:	62 e0       	ldi	r22, 0x02	; 2
    3200:	40 e0       	ldi	r20, 0x00	; 0
    3202:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	DIO_u8setPinVal(RW_PORT, RW_PIN, DIO_LOW);
    3206:	81 e0       	ldi	r24, 0x01	; 1
    3208:	61 e0       	ldi	r22, 0x01	; 1
    320a:	40 e0       	ldi	r20, 0x00	; 0
    320c:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>

#if  LCD_MODE == EIGHT_BITS
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_HIGH);
    3210:	81 e0       	ldi	r24, 0x01	; 1
    3212:	60 e0       	ldi	r22, 0x00	; 0
    3214:	41 e0       	ldi	r20, 0x01	; 1
    3216:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	DIO_u8setPortVal(LCD_DATA_PORT, Copy_u8Cmd);
    321a:	82 e0       	ldi	r24, 0x02	; 2
    321c:	69 8d       	ldd	r22, Y+25	; 0x19
    321e:	0e 94 b9 0b 	call	0x1772	; 0x1772 <DIO_u8setPortVal>
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_LOW);
    3222:	81 e0       	ldi	r24, 0x01	; 1
    3224:	60 e0       	ldi	r22, 0x00	; 0
    3226:	40 e0       	ldi	r20, 0x00	; 0
    3228:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
    322c:	80 e0       	ldi	r24, 0x00	; 0
    322e:	90 e0       	ldi	r25, 0x00	; 0
    3230:	a0 e8       	ldi	r26, 0x80	; 128
    3232:	bf e3       	ldi	r27, 0x3F	; 63
    3234:	8d 8b       	std	Y+21, r24	; 0x15
    3236:	9e 8b       	std	Y+22, r25	; 0x16
    3238:	af 8b       	std	Y+23, r26	; 0x17
    323a:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    323c:	6d 89       	ldd	r22, Y+21	; 0x15
    323e:	7e 89       	ldd	r23, Y+22	; 0x16
    3240:	8f 89       	ldd	r24, Y+23	; 0x17
    3242:	98 8d       	ldd	r25, Y+24	; 0x18
    3244:	2b ea       	ldi	r18, 0xAB	; 171
    3246:	3a ea       	ldi	r19, 0xAA	; 170
    3248:	4a e2       	ldi	r20, 0x2A	; 42
    324a:	50 e4       	ldi	r21, 0x40	; 64
    324c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3250:	dc 01       	movw	r26, r24
    3252:	cb 01       	movw	r24, r22
    3254:	89 8b       	std	Y+17, r24	; 0x11
    3256:	9a 8b       	std	Y+18, r25	; 0x12
    3258:	ab 8b       	std	Y+19, r26	; 0x13
    325a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    325c:	69 89       	ldd	r22, Y+17	; 0x11
    325e:	7a 89       	ldd	r23, Y+18	; 0x12
    3260:	8b 89       	ldd	r24, Y+19	; 0x13
    3262:	9c 89       	ldd	r25, Y+20	; 0x14
    3264:	20 e0       	ldi	r18, 0x00	; 0
    3266:	30 e0       	ldi	r19, 0x00	; 0
    3268:	40 e8       	ldi	r20, 0x80	; 128
    326a:	5f e3       	ldi	r21, 0x3F	; 63
    326c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3270:	88 23       	and	r24, r24
    3272:	1c f4       	brge	.+6      	; 0x327a <LCD_vidSendCmd+0x94>
		__ticks = 1;
    3274:	81 e0       	ldi	r24, 0x01	; 1
    3276:	88 8b       	std	Y+16, r24	; 0x10
    3278:	91 c0       	rjmp	.+290    	; 0x339c <LCD_vidSendCmd+0x1b6>
	else if (__tmp > 255)
    327a:	69 89       	ldd	r22, Y+17	; 0x11
    327c:	7a 89       	ldd	r23, Y+18	; 0x12
    327e:	8b 89       	ldd	r24, Y+19	; 0x13
    3280:	9c 89       	ldd	r25, Y+20	; 0x14
    3282:	20 e0       	ldi	r18, 0x00	; 0
    3284:	30 e0       	ldi	r19, 0x00	; 0
    3286:	4f e7       	ldi	r20, 0x7F	; 127
    3288:	53 e4       	ldi	r21, 0x43	; 67
    328a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    328e:	18 16       	cp	r1, r24
    3290:	0c f0       	brlt	.+2      	; 0x3294 <LCD_vidSendCmd+0xae>
    3292:	7b c0       	rjmp	.+246    	; 0x338a <LCD_vidSendCmd+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    3294:	6d 89       	ldd	r22, Y+21	; 0x15
    3296:	7e 89       	ldd	r23, Y+22	; 0x16
    3298:	8f 89       	ldd	r24, Y+23	; 0x17
    329a:	98 8d       	ldd	r25, Y+24	; 0x18
    329c:	20 e0       	ldi	r18, 0x00	; 0
    329e:	30 e0       	ldi	r19, 0x00	; 0
    32a0:	4a e7       	ldi	r20, 0x7A	; 122
    32a2:	54 e4       	ldi	r21, 0x44	; 68
    32a4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    32a8:	dc 01       	movw	r26, r24
    32aa:	cb 01       	movw	r24, r22
    32ac:	8c 87       	std	Y+12, r24	; 0x0c
    32ae:	9d 87       	std	Y+13, r25	; 0x0d
    32b0:	ae 87       	std	Y+14, r26	; 0x0e
    32b2:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32b4:	6c 85       	ldd	r22, Y+12	; 0x0c
    32b6:	7d 85       	ldd	r23, Y+13	; 0x0d
    32b8:	8e 85       	ldd	r24, Y+14	; 0x0e
    32ba:	9f 85       	ldd	r25, Y+15	; 0x0f
    32bc:	20 e0       	ldi	r18, 0x00	; 0
    32be:	30 e0       	ldi	r19, 0x00	; 0
    32c0:	4a ef       	ldi	r20, 0xFA	; 250
    32c2:	54 e4       	ldi	r21, 0x44	; 68
    32c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32c8:	dc 01       	movw	r26, r24
    32ca:	cb 01       	movw	r24, r22
    32cc:	88 87       	std	Y+8, r24	; 0x08
    32ce:	99 87       	std	Y+9, r25	; 0x09
    32d0:	aa 87       	std	Y+10, r26	; 0x0a
    32d2:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    32d4:	68 85       	ldd	r22, Y+8	; 0x08
    32d6:	79 85       	ldd	r23, Y+9	; 0x09
    32d8:	8a 85       	ldd	r24, Y+10	; 0x0a
    32da:	9b 85       	ldd	r25, Y+11	; 0x0b
    32dc:	20 e0       	ldi	r18, 0x00	; 0
    32de:	30 e0       	ldi	r19, 0x00	; 0
    32e0:	40 e8       	ldi	r20, 0x80	; 128
    32e2:	5f e3       	ldi	r21, 0x3F	; 63
    32e4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    32e8:	88 23       	and	r24, r24
    32ea:	2c f4       	brge	.+10     	; 0x32f6 <LCD_vidSendCmd+0x110>
		__ticks = 1;
    32ec:	81 e0       	ldi	r24, 0x01	; 1
    32ee:	90 e0       	ldi	r25, 0x00	; 0
    32f0:	9f 83       	std	Y+7, r25	; 0x07
    32f2:	8e 83       	std	Y+6, r24	; 0x06
    32f4:	3f c0       	rjmp	.+126    	; 0x3374 <LCD_vidSendCmd+0x18e>
	else if (__tmp > 65535)
    32f6:	68 85       	ldd	r22, Y+8	; 0x08
    32f8:	79 85       	ldd	r23, Y+9	; 0x09
    32fa:	8a 85       	ldd	r24, Y+10	; 0x0a
    32fc:	9b 85       	ldd	r25, Y+11	; 0x0b
    32fe:	20 e0       	ldi	r18, 0x00	; 0
    3300:	3f ef       	ldi	r19, 0xFF	; 255
    3302:	4f e7       	ldi	r20, 0x7F	; 127
    3304:	57 e4       	ldi	r21, 0x47	; 71
    3306:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    330a:	18 16       	cp	r1, r24
    330c:	4c f5       	brge	.+82     	; 0x3360 <LCD_vidSendCmd+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    330e:	6c 85       	ldd	r22, Y+12	; 0x0c
    3310:	7d 85       	ldd	r23, Y+13	; 0x0d
    3312:	8e 85       	ldd	r24, Y+14	; 0x0e
    3314:	9f 85       	ldd	r25, Y+15	; 0x0f
    3316:	20 e0       	ldi	r18, 0x00	; 0
    3318:	30 e0       	ldi	r19, 0x00	; 0
    331a:	40 e2       	ldi	r20, 0x20	; 32
    331c:	51 e4       	ldi	r21, 0x41	; 65
    331e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3322:	dc 01       	movw	r26, r24
    3324:	cb 01       	movw	r24, r22
    3326:	bc 01       	movw	r22, r24
    3328:	cd 01       	movw	r24, r26
    332a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    332e:	dc 01       	movw	r26, r24
    3330:	cb 01       	movw	r24, r22
    3332:	9f 83       	std	Y+7, r25	; 0x07
    3334:	8e 83       	std	Y+6, r24	; 0x06
    3336:	0f c0       	rjmp	.+30     	; 0x3356 <LCD_vidSendCmd+0x170>
    3338:	88 ec       	ldi	r24, 0xC8	; 200
    333a:	90 e0       	ldi	r25, 0x00	; 0
    333c:	9d 83       	std	Y+5, r25	; 0x05
    333e:	8c 83       	std	Y+4, r24	; 0x04
    3340:	8c 81       	ldd	r24, Y+4	; 0x04
    3342:	9d 81       	ldd	r25, Y+5	; 0x05
    3344:	01 97       	sbiw	r24, 0x01	; 1
    3346:	f1 f7       	brne	.-4      	; 0x3344 <LCD_vidSendCmd+0x15e>
    3348:	9d 83       	std	Y+5, r25	; 0x05
    334a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    334c:	8e 81       	ldd	r24, Y+6	; 0x06
    334e:	9f 81       	ldd	r25, Y+7	; 0x07
    3350:	01 97       	sbiw	r24, 0x01	; 1
    3352:	9f 83       	std	Y+7, r25	; 0x07
    3354:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3356:	8e 81       	ldd	r24, Y+6	; 0x06
    3358:	9f 81       	ldd	r25, Y+7	; 0x07
    335a:	00 97       	sbiw	r24, 0x00	; 0
    335c:	69 f7       	brne	.-38     	; 0x3338 <LCD_vidSendCmd+0x152>
    335e:	24 c0       	rjmp	.+72     	; 0x33a8 <LCD_vidSendCmd+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3360:	68 85       	ldd	r22, Y+8	; 0x08
    3362:	79 85       	ldd	r23, Y+9	; 0x09
    3364:	8a 85       	ldd	r24, Y+10	; 0x0a
    3366:	9b 85       	ldd	r25, Y+11	; 0x0b
    3368:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    336c:	dc 01       	movw	r26, r24
    336e:	cb 01       	movw	r24, r22
    3370:	9f 83       	std	Y+7, r25	; 0x07
    3372:	8e 83       	std	Y+6, r24	; 0x06
    3374:	8e 81       	ldd	r24, Y+6	; 0x06
    3376:	9f 81       	ldd	r25, Y+7	; 0x07
    3378:	9b 83       	std	Y+3, r25	; 0x03
    337a:	8a 83       	std	Y+2, r24	; 0x02
    337c:	8a 81       	ldd	r24, Y+2	; 0x02
    337e:	9b 81       	ldd	r25, Y+3	; 0x03
    3380:	01 97       	sbiw	r24, 0x01	; 1
    3382:	f1 f7       	brne	.-4      	; 0x3380 <LCD_vidSendCmd+0x19a>
    3384:	9b 83       	std	Y+3, r25	; 0x03
    3386:	8a 83       	std	Y+2, r24	; 0x02
    3388:	0f c0       	rjmp	.+30     	; 0x33a8 <LCD_vidSendCmd+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    338a:	69 89       	ldd	r22, Y+17	; 0x11
    338c:	7a 89       	ldd	r23, Y+18	; 0x12
    338e:	8b 89       	ldd	r24, Y+19	; 0x13
    3390:	9c 89       	ldd	r25, Y+20	; 0x14
    3392:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3396:	dc 01       	movw	r26, r24
    3398:	cb 01       	movw	r24, r22
    339a:	88 8b       	std	Y+16, r24	; 0x10
    339c:	88 89       	ldd	r24, Y+16	; 0x10
    339e:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    33a0:	89 81       	ldd	r24, Y+1	; 0x01
    33a2:	8a 95       	dec	r24
    33a4:	f1 f7       	brne	.-4      	; 0x33a2 <LCD_vidSendCmd+0x1bc>
    33a6:	89 83       	std	Y+1, r24	; 0x01
#elif LCD_MODE == FOUR_BITS

#else
#error "Wrong Configuration !"
#endif
}
    33a8:	69 96       	adiw	r28, 0x19	; 25
    33aa:	0f b6       	in	r0, 0x3f	; 63
    33ac:	f8 94       	cli
    33ae:	de bf       	out	0x3e, r29	; 62
    33b0:	0f be       	out	0x3f, r0	; 63
    33b2:	cd bf       	out	0x3d, r28	; 61
    33b4:	cf 91       	pop	r28
    33b6:	df 91       	pop	r29
    33b8:	08 95       	ret

000033ba <LCD_vidWriteChar>:
//function to send data
void LCD_vidWriteChar(u8 Copy_u8Char){
    33ba:	df 93       	push	r29
    33bc:	cf 93       	push	r28
    33be:	cd b7       	in	r28, 0x3d	; 61
    33c0:	de b7       	in	r29, 0x3e	; 62
    33c2:	69 97       	sbiw	r28, 0x19	; 25
    33c4:	0f b6       	in	r0, 0x3f	; 63
    33c6:	f8 94       	cli
    33c8:	de bf       	out	0x3e, r29	; 62
    33ca:	0f be       	out	0x3f, r0	; 63
    33cc:	cd bf       	out	0x3d, r28	; 61
    33ce:	89 8f       	std	Y+25, r24	; 0x19
	DIO_u8setPinVal(RS_PORT, RS_PIN, DIO_HIGH);
    33d0:	81 e0       	ldi	r24, 0x01	; 1
    33d2:	62 e0       	ldi	r22, 0x02	; 2
    33d4:	41 e0       	ldi	r20, 0x01	; 1
    33d6:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	DIO_u8setPinVal(RW_PORT, RW_PIN, DIO_LOW);
    33da:	81 e0       	ldi	r24, 0x01	; 1
    33dc:	61 e0       	ldi	r22, 0x01	; 1
    33de:	40 e0       	ldi	r20, 0x00	; 0
    33e0:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>

#if  LCD_MODE == EIGHT_BITS
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_HIGH);
    33e4:	81 e0       	ldi	r24, 0x01	; 1
    33e6:	60 e0       	ldi	r22, 0x00	; 0
    33e8:	41 e0       	ldi	r20, 0x01	; 1
    33ea:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
	DIO_u8setPortVal(LCD_DATA_PORT, Copy_u8Char);
    33ee:	82 e0       	ldi	r24, 0x02	; 2
    33f0:	69 8d       	ldd	r22, Y+25	; 0x19
    33f2:	0e 94 b9 0b 	call	0x1772	; 0x1772 <DIO_u8setPortVal>
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_LOW);
    33f6:	81 e0       	ldi	r24, 0x01	; 1
    33f8:	60 e0       	ldi	r22, 0x00	; 0
    33fa:	40 e0       	ldi	r20, 0x00	; 0
    33fc:	0e 94 65 0d 	call	0x1aca	; 0x1aca <DIO_u8setPinVal>
    3400:	80 e0       	ldi	r24, 0x00	; 0
    3402:	90 e0       	ldi	r25, 0x00	; 0
    3404:	a0 e8       	ldi	r26, 0x80	; 128
    3406:	bf e3       	ldi	r27, 0x3F	; 63
    3408:	8d 8b       	std	Y+21, r24	; 0x15
    340a:	9e 8b       	std	Y+22, r25	; 0x16
    340c:	af 8b       	std	Y+23, r26	; 0x17
    340e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3410:	6d 89       	ldd	r22, Y+21	; 0x15
    3412:	7e 89       	ldd	r23, Y+22	; 0x16
    3414:	8f 89       	ldd	r24, Y+23	; 0x17
    3416:	98 8d       	ldd	r25, Y+24	; 0x18
    3418:	2b ea       	ldi	r18, 0xAB	; 171
    341a:	3a ea       	ldi	r19, 0xAA	; 170
    341c:	4a e2       	ldi	r20, 0x2A	; 42
    341e:	50 e4       	ldi	r21, 0x40	; 64
    3420:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3424:	dc 01       	movw	r26, r24
    3426:	cb 01       	movw	r24, r22
    3428:	89 8b       	std	Y+17, r24	; 0x11
    342a:	9a 8b       	std	Y+18, r25	; 0x12
    342c:	ab 8b       	std	Y+19, r26	; 0x13
    342e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3430:	69 89       	ldd	r22, Y+17	; 0x11
    3432:	7a 89       	ldd	r23, Y+18	; 0x12
    3434:	8b 89       	ldd	r24, Y+19	; 0x13
    3436:	9c 89       	ldd	r25, Y+20	; 0x14
    3438:	20 e0       	ldi	r18, 0x00	; 0
    343a:	30 e0       	ldi	r19, 0x00	; 0
    343c:	40 e8       	ldi	r20, 0x80	; 128
    343e:	5f e3       	ldi	r21, 0x3F	; 63
    3440:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3444:	88 23       	and	r24, r24
    3446:	1c f4       	brge	.+6      	; 0x344e <LCD_vidWriteChar+0x94>
		__ticks = 1;
    3448:	81 e0       	ldi	r24, 0x01	; 1
    344a:	88 8b       	std	Y+16, r24	; 0x10
    344c:	91 c0       	rjmp	.+290    	; 0x3570 <LCD_vidWriteChar+0x1b6>
	else if (__tmp > 255)
    344e:	69 89       	ldd	r22, Y+17	; 0x11
    3450:	7a 89       	ldd	r23, Y+18	; 0x12
    3452:	8b 89       	ldd	r24, Y+19	; 0x13
    3454:	9c 89       	ldd	r25, Y+20	; 0x14
    3456:	20 e0       	ldi	r18, 0x00	; 0
    3458:	30 e0       	ldi	r19, 0x00	; 0
    345a:	4f e7       	ldi	r20, 0x7F	; 127
    345c:	53 e4       	ldi	r21, 0x43	; 67
    345e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3462:	18 16       	cp	r1, r24
    3464:	0c f0       	brlt	.+2      	; 0x3468 <LCD_vidWriteChar+0xae>
    3466:	7b c0       	rjmp	.+246    	; 0x355e <LCD_vidWriteChar+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    3468:	6d 89       	ldd	r22, Y+21	; 0x15
    346a:	7e 89       	ldd	r23, Y+22	; 0x16
    346c:	8f 89       	ldd	r24, Y+23	; 0x17
    346e:	98 8d       	ldd	r25, Y+24	; 0x18
    3470:	20 e0       	ldi	r18, 0x00	; 0
    3472:	30 e0       	ldi	r19, 0x00	; 0
    3474:	4a e7       	ldi	r20, 0x7A	; 122
    3476:	54 e4       	ldi	r21, 0x44	; 68
    3478:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    347c:	dc 01       	movw	r26, r24
    347e:	cb 01       	movw	r24, r22
    3480:	8c 87       	std	Y+12, r24	; 0x0c
    3482:	9d 87       	std	Y+13, r25	; 0x0d
    3484:	ae 87       	std	Y+14, r26	; 0x0e
    3486:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3488:	6c 85       	ldd	r22, Y+12	; 0x0c
    348a:	7d 85       	ldd	r23, Y+13	; 0x0d
    348c:	8e 85       	ldd	r24, Y+14	; 0x0e
    348e:	9f 85       	ldd	r25, Y+15	; 0x0f
    3490:	20 e0       	ldi	r18, 0x00	; 0
    3492:	30 e0       	ldi	r19, 0x00	; 0
    3494:	4a ef       	ldi	r20, 0xFA	; 250
    3496:	54 e4       	ldi	r21, 0x44	; 68
    3498:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    349c:	dc 01       	movw	r26, r24
    349e:	cb 01       	movw	r24, r22
    34a0:	88 87       	std	Y+8, r24	; 0x08
    34a2:	99 87       	std	Y+9, r25	; 0x09
    34a4:	aa 87       	std	Y+10, r26	; 0x0a
    34a6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    34a8:	68 85       	ldd	r22, Y+8	; 0x08
    34aa:	79 85       	ldd	r23, Y+9	; 0x09
    34ac:	8a 85       	ldd	r24, Y+10	; 0x0a
    34ae:	9b 85       	ldd	r25, Y+11	; 0x0b
    34b0:	20 e0       	ldi	r18, 0x00	; 0
    34b2:	30 e0       	ldi	r19, 0x00	; 0
    34b4:	40 e8       	ldi	r20, 0x80	; 128
    34b6:	5f e3       	ldi	r21, 0x3F	; 63
    34b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    34bc:	88 23       	and	r24, r24
    34be:	2c f4       	brge	.+10     	; 0x34ca <LCD_vidWriteChar+0x110>
		__ticks = 1;
    34c0:	81 e0       	ldi	r24, 0x01	; 1
    34c2:	90 e0       	ldi	r25, 0x00	; 0
    34c4:	9f 83       	std	Y+7, r25	; 0x07
    34c6:	8e 83       	std	Y+6, r24	; 0x06
    34c8:	3f c0       	rjmp	.+126    	; 0x3548 <LCD_vidWriteChar+0x18e>
	else if (__tmp > 65535)
    34ca:	68 85       	ldd	r22, Y+8	; 0x08
    34cc:	79 85       	ldd	r23, Y+9	; 0x09
    34ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    34d0:	9b 85       	ldd	r25, Y+11	; 0x0b
    34d2:	20 e0       	ldi	r18, 0x00	; 0
    34d4:	3f ef       	ldi	r19, 0xFF	; 255
    34d6:	4f e7       	ldi	r20, 0x7F	; 127
    34d8:	57 e4       	ldi	r21, 0x47	; 71
    34da:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34de:	18 16       	cp	r1, r24
    34e0:	4c f5       	brge	.+82     	; 0x3534 <LCD_vidWriteChar+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34e2:	6c 85       	ldd	r22, Y+12	; 0x0c
    34e4:	7d 85       	ldd	r23, Y+13	; 0x0d
    34e6:	8e 85       	ldd	r24, Y+14	; 0x0e
    34e8:	9f 85       	ldd	r25, Y+15	; 0x0f
    34ea:	20 e0       	ldi	r18, 0x00	; 0
    34ec:	30 e0       	ldi	r19, 0x00	; 0
    34ee:	40 e2       	ldi	r20, 0x20	; 32
    34f0:	51 e4       	ldi	r21, 0x41	; 65
    34f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34f6:	dc 01       	movw	r26, r24
    34f8:	cb 01       	movw	r24, r22
    34fa:	bc 01       	movw	r22, r24
    34fc:	cd 01       	movw	r24, r26
    34fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3502:	dc 01       	movw	r26, r24
    3504:	cb 01       	movw	r24, r22
    3506:	9f 83       	std	Y+7, r25	; 0x07
    3508:	8e 83       	std	Y+6, r24	; 0x06
    350a:	0f c0       	rjmp	.+30     	; 0x352a <LCD_vidWriteChar+0x170>
    350c:	88 ec       	ldi	r24, 0xC8	; 200
    350e:	90 e0       	ldi	r25, 0x00	; 0
    3510:	9d 83       	std	Y+5, r25	; 0x05
    3512:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3514:	8c 81       	ldd	r24, Y+4	; 0x04
    3516:	9d 81       	ldd	r25, Y+5	; 0x05
    3518:	01 97       	sbiw	r24, 0x01	; 1
    351a:	f1 f7       	brne	.-4      	; 0x3518 <LCD_vidWriteChar+0x15e>
    351c:	9d 83       	std	Y+5, r25	; 0x05
    351e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3520:	8e 81       	ldd	r24, Y+6	; 0x06
    3522:	9f 81       	ldd	r25, Y+7	; 0x07
    3524:	01 97       	sbiw	r24, 0x01	; 1
    3526:	9f 83       	std	Y+7, r25	; 0x07
    3528:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    352a:	8e 81       	ldd	r24, Y+6	; 0x06
    352c:	9f 81       	ldd	r25, Y+7	; 0x07
    352e:	00 97       	sbiw	r24, 0x00	; 0
    3530:	69 f7       	brne	.-38     	; 0x350c <LCD_vidWriteChar+0x152>
    3532:	24 c0       	rjmp	.+72     	; 0x357c <LCD_vidWriteChar+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3534:	68 85       	ldd	r22, Y+8	; 0x08
    3536:	79 85       	ldd	r23, Y+9	; 0x09
    3538:	8a 85       	ldd	r24, Y+10	; 0x0a
    353a:	9b 85       	ldd	r25, Y+11	; 0x0b
    353c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3540:	dc 01       	movw	r26, r24
    3542:	cb 01       	movw	r24, r22
    3544:	9f 83       	std	Y+7, r25	; 0x07
    3546:	8e 83       	std	Y+6, r24	; 0x06
    3548:	8e 81       	ldd	r24, Y+6	; 0x06
    354a:	9f 81       	ldd	r25, Y+7	; 0x07
    354c:	9b 83       	std	Y+3, r25	; 0x03
    354e:	8a 83       	std	Y+2, r24	; 0x02
    3550:	8a 81       	ldd	r24, Y+2	; 0x02
    3552:	9b 81       	ldd	r25, Y+3	; 0x03
    3554:	01 97       	sbiw	r24, 0x01	; 1
    3556:	f1 f7       	brne	.-4      	; 0x3554 <LCD_vidWriteChar+0x19a>
    3558:	9b 83       	std	Y+3, r25	; 0x03
    355a:	8a 83       	std	Y+2, r24	; 0x02
    355c:	0f c0       	rjmp	.+30     	; 0x357c <LCD_vidWriteChar+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    355e:	69 89       	ldd	r22, Y+17	; 0x11
    3560:	7a 89       	ldd	r23, Y+18	; 0x12
    3562:	8b 89       	ldd	r24, Y+19	; 0x13
    3564:	9c 89       	ldd	r25, Y+20	; 0x14
    3566:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    356a:	dc 01       	movw	r26, r24
    356c:	cb 01       	movw	r24, r22
    356e:	88 8b       	std	Y+16, r24	; 0x10
    3570:	88 89       	ldd	r24, Y+16	; 0x10
    3572:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3574:	89 81       	ldd	r24, Y+1	; 0x01
    3576:	8a 95       	dec	r24
    3578:	f1 f7       	brne	.-4      	; 0x3576 <LCD_vidWriteChar+0x1bc>
    357a:	89 83       	std	Y+1, r24	; 0x01
#elif LCD_MODE == FOUR_BITS

#else
#error "Wrong Configuration !"
#endif
}
    357c:	69 96       	adiw	r28, 0x19	; 25
    357e:	0f b6       	in	r0, 0x3f	; 63
    3580:	f8 94       	cli
    3582:	de bf       	out	0x3e, r29	; 62
    3584:	0f be       	out	0x3f, r0	; 63
    3586:	cd bf       	out	0x3d, r28	; 61
    3588:	cf 91       	pop	r28
    358a:	df 91       	pop	r29
    358c:	08 95       	ret

0000358e <LCD_vidClear>:

//function to clear the display
void LCD_vidClear(void){
    358e:	df 93       	push	r29
    3590:	cf 93       	push	r28
    3592:	cd b7       	in	r28, 0x3d	; 61
    3594:	de b7       	in	r29, 0x3e	; 62
    3596:	68 97       	sbiw	r28, 0x18	; 24
    3598:	0f b6       	in	r0, 0x3f	; 63
    359a:	f8 94       	cli
    359c:	de bf       	out	0x3e, r29	; 62
    359e:	0f be       	out	0x3f, r0	; 63
    35a0:	cd bf       	out	0x3d, r28	; 61
	LCD_vidSendCmd(DISPLAY_CLEAR);
    35a2:	81 e0       	ldi	r24, 0x01	; 1
    35a4:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
    35a8:	80 e0       	ldi	r24, 0x00	; 0
    35aa:	90 e0       	ldi	r25, 0x00	; 0
    35ac:	a8 ec       	ldi	r26, 0xC8	; 200
    35ae:	b2 e4       	ldi	r27, 0x42	; 66
    35b0:	8d 8b       	std	Y+21, r24	; 0x15
    35b2:	9e 8b       	std	Y+22, r25	; 0x16
    35b4:	af 8b       	std	Y+23, r26	; 0x17
    35b6:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    35b8:	6d 89       	ldd	r22, Y+21	; 0x15
    35ba:	7e 89       	ldd	r23, Y+22	; 0x16
    35bc:	8f 89       	ldd	r24, Y+23	; 0x17
    35be:	98 8d       	ldd	r25, Y+24	; 0x18
    35c0:	2b ea       	ldi	r18, 0xAB	; 171
    35c2:	3a ea       	ldi	r19, 0xAA	; 170
    35c4:	4a e2       	ldi	r20, 0x2A	; 42
    35c6:	50 e4       	ldi	r21, 0x40	; 64
    35c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35cc:	dc 01       	movw	r26, r24
    35ce:	cb 01       	movw	r24, r22
    35d0:	89 8b       	std	Y+17, r24	; 0x11
    35d2:	9a 8b       	std	Y+18, r25	; 0x12
    35d4:	ab 8b       	std	Y+19, r26	; 0x13
    35d6:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    35d8:	69 89       	ldd	r22, Y+17	; 0x11
    35da:	7a 89       	ldd	r23, Y+18	; 0x12
    35dc:	8b 89       	ldd	r24, Y+19	; 0x13
    35de:	9c 89       	ldd	r25, Y+20	; 0x14
    35e0:	20 e0       	ldi	r18, 0x00	; 0
    35e2:	30 e0       	ldi	r19, 0x00	; 0
    35e4:	40 e8       	ldi	r20, 0x80	; 128
    35e6:	5f e3       	ldi	r21, 0x3F	; 63
    35e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    35ec:	88 23       	and	r24, r24
    35ee:	1c f4       	brge	.+6      	; 0x35f6 <LCD_vidClear+0x68>
		__ticks = 1;
    35f0:	81 e0       	ldi	r24, 0x01	; 1
    35f2:	88 8b       	std	Y+16, r24	; 0x10
    35f4:	91 c0       	rjmp	.+290    	; 0x3718 <LCD_vidClear+0x18a>
	else if (__tmp > 255)
    35f6:	69 89       	ldd	r22, Y+17	; 0x11
    35f8:	7a 89       	ldd	r23, Y+18	; 0x12
    35fa:	8b 89       	ldd	r24, Y+19	; 0x13
    35fc:	9c 89       	ldd	r25, Y+20	; 0x14
    35fe:	20 e0       	ldi	r18, 0x00	; 0
    3600:	30 e0       	ldi	r19, 0x00	; 0
    3602:	4f e7       	ldi	r20, 0x7F	; 127
    3604:	53 e4       	ldi	r21, 0x43	; 67
    3606:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    360a:	18 16       	cp	r1, r24
    360c:	0c f0       	brlt	.+2      	; 0x3610 <LCD_vidClear+0x82>
    360e:	7b c0       	rjmp	.+246    	; 0x3706 <LCD_vidClear+0x178>
	{
		_delay_ms(__us / 1000.0);
    3610:	6d 89       	ldd	r22, Y+21	; 0x15
    3612:	7e 89       	ldd	r23, Y+22	; 0x16
    3614:	8f 89       	ldd	r24, Y+23	; 0x17
    3616:	98 8d       	ldd	r25, Y+24	; 0x18
    3618:	20 e0       	ldi	r18, 0x00	; 0
    361a:	30 e0       	ldi	r19, 0x00	; 0
    361c:	4a e7       	ldi	r20, 0x7A	; 122
    361e:	54 e4       	ldi	r21, 0x44	; 68
    3620:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3624:	dc 01       	movw	r26, r24
    3626:	cb 01       	movw	r24, r22
    3628:	8c 87       	std	Y+12, r24	; 0x0c
    362a:	9d 87       	std	Y+13, r25	; 0x0d
    362c:	ae 87       	std	Y+14, r26	; 0x0e
    362e:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3630:	6c 85       	ldd	r22, Y+12	; 0x0c
    3632:	7d 85       	ldd	r23, Y+13	; 0x0d
    3634:	8e 85       	ldd	r24, Y+14	; 0x0e
    3636:	9f 85       	ldd	r25, Y+15	; 0x0f
    3638:	20 e0       	ldi	r18, 0x00	; 0
    363a:	30 e0       	ldi	r19, 0x00	; 0
    363c:	4a ef       	ldi	r20, 0xFA	; 250
    363e:	54 e4       	ldi	r21, 0x44	; 68
    3640:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3644:	dc 01       	movw	r26, r24
    3646:	cb 01       	movw	r24, r22
    3648:	88 87       	std	Y+8, r24	; 0x08
    364a:	99 87       	std	Y+9, r25	; 0x09
    364c:	aa 87       	std	Y+10, r26	; 0x0a
    364e:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3650:	68 85       	ldd	r22, Y+8	; 0x08
    3652:	79 85       	ldd	r23, Y+9	; 0x09
    3654:	8a 85       	ldd	r24, Y+10	; 0x0a
    3656:	9b 85       	ldd	r25, Y+11	; 0x0b
    3658:	20 e0       	ldi	r18, 0x00	; 0
    365a:	30 e0       	ldi	r19, 0x00	; 0
    365c:	40 e8       	ldi	r20, 0x80	; 128
    365e:	5f e3       	ldi	r21, 0x3F	; 63
    3660:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3664:	88 23       	and	r24, r24
    3666:	2c f4       	brge	.+10     	; 0x3672 <LCD_vidClear+0xe4>
		__ticks = 1;
    3668:	81 e0       	ldi	r24, 0x01	; 1
    366a:	90 e0       	ldi	r25, 0x00	; 0
    366c:	9f 83       	std	Y+7, r25	; 0x07
    366e:	8e 83       	std	Y+6, r24	; 0x06
    3670:	3f c0       	rjmp	.+126    	; 0x36f0 <LCD_vidClear+0x162>
	else if (__tmp > 65535)
    3672:	68 85       	ldd	r22, Y+8	; 0x08
    3674:	79 85       	ldd	r23, Y+9	; 0x09
    3676:	8a 85       	ldd	r24, Y+10	; 0x0a
    3678:	9b 85       	ldd	r25, Y+11	; 0x0b
    367a:	20 e0       	ldi	r18, 0x00	; 0
    367c:	3f ef       	ldi	r19, 0xFF	; 255
    367e:	4f e7       	ldi	r20, 0x7F	; 127
    3680:	57 e4       	ldi	r21, 0x47	; 71
    3682:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3686:	18 16       	cp	r1, r24
    3688:	4c f5       	brge	.+82     	; 0x36dc <LCD_vidClear+0x14e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    368a:	6c 85       	ldd	r22, Y+12	; 0x0c
    368c:	7d 85       	ldd	r23, Y+13	; 0x0d
    368e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3690:	9f 85       	ldd	r25, Y+15	; 0x0f
    3692:	20 e0       	ldi	r18, 0x00	; 0
    3694:	30 e0       	ldi	r19, 0x00	; 0
    3696:	40 e2       	ldi	r20, 0x20	; 32
    3698:	51 e4       	ldi	r21, 0x41	; 65
    369a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    369e:	dc 01       	movw	r26, r24
    36a0:	cb 01       	movw	r24, r22
    36a2:	bc 01       	movw	r22, r24
    36a4:	cd 01       	movw	r24, r26
    36a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36aa:	dc 01       	movw	r26, r24
    36ac:	cb 01       	movw	r24, r22
    36ae:	9f 83       	std	Y+7, r25	; 0x07
    36b0:	8e 83       	std	Y+6, r24	; 0x06
    36b2:	0f c0       	rjmp	.+30     	; 0x36d2 <LCD_vidClear+0x144>
    36b4:	88 ec       	ldi	r24, 0xC8	; 200
    36b6:	90 e0       	ldi	r25, 0x00	; 0
    36b8:	9d 83       	std	Y+5, r25	; 0x05
    36ba:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    36bc:	8c 81       	ldd	r24, Y+4	; 0x04
    36be:	9d 81       	ldd	r25, Y+5	; 0x05
    36c0:	01 97       	sbiw	r24, 0x01	; 1
    36c2:	f1 f7       	brne	.-4      	; 0x36c0 <LCD_vidClear+0x132>
    36c4:	9d 83       	std	Y+5, r25	; 0x05
    36c6:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36c8:	8e 81       	ldd	r24, Y+6	; 0x06
    36ca:	9f 81       	ldd	r25, Y+7	; 0x07
    36cc:	01 97       	sbiw	r24, 0x01	; 1
    36ce:	9f 83       	std	Y+7, r25	; 0x07
    36d0:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36d2:	8e 81       	ldd	r24, Y+6	; 0x06
    36d4:	9f 81       	ldd	r25, Y+7	; 0x07
    36d6:	00 97       	sbiw	r24, 0x00	; 0
    36d8:	69 f7       	brne	.-38     	; 0x36b4 <LCD_vidClear+0x126>
    36da:	24 c0       	rjmp	.+72     	; 0x3724 <LCD_vidClear+0x196>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36dc:	68 85       	ldd	r22, Y+8	; 0x08
    36de:	79 85       	ldd	r23, Y+9	; 0x09
    36e0:	8a 85       	ldd	r24, Y+10	; 0x0a
    36e2:	9b 85       	ldd	r25, Y+11	; 0x0b
    36e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36e8:	dc 01       	movw	r26, r24
    36ea:	cb 01       	movw	r24, r22
    36ec:	9f 83       	std	Y+7, r25	; 0x07
    36ee:	8e 83       	std	Y+6, r24	; 0x06
    36f0:	8e 81       	ldd	r24, Y+6	; 0x06
    36f2:	9f 81       	ldd	r25, Y+7	; 0x07
    36f4:	9b 83       	std	Y+3, r25	; 0x03
    36f6:	8a 83       	std	Y+2, r24	; 0x02
    36f8:	8a 81       	ldd	r24, Y+2	; 0x02
    36fa:	9b 81       	ldd	r25, Y+3	; 0x03
    36fc:	01 97       	sbiw	r24, 0x01	; 1
    36fe:	f1 f7       	brne	.-4      	; 0x36fc <LCD_vidClear+0x16e>
    3700:	9b 83       	std	Y+3, r25	; 0x03
    3702:	8a 83       	std	Y+2, r24	; 0x02
    3704:	0f c0       	rjmp	.+30     	; 0x3724 <LCD_vidClear+0x196>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3706:	69 89       	ldd	r22, Y+17	; 0x11
    3708:	7a 89       	ldd	r23, Y+18	; 0x12
    370a:	8b 89       	ldd	r24, Y+19	; 0x13
    370c:	9c 89       	ldd	r25, Y+20	; 0x14
    370e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3712:	dc 01       	movw	r26, r24
    3714:	cb 01       	movw	r24, r22
    3716:	88 8b       	std	Y+16, r24	; 0x10
    3718:	88 89       	ldd	r24, Y+16	; 0x10
    371a:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    371c:	89 81       	ldd	r24, Y+1	; 0x01
    371e:	8a 95       	dec	r24
    3720:	f1 f7       	brne	.-4      	; 0x371e <LCD_vidClear+0x190>
    3722:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);								//delay to force the next instructions to wait until the clear ins is executed
}
    3724:	68 96       	adiw	r28, 0x18	; 24
    3726:	0f b6       	in	r0, 0x3f	; 63
    3728:	f8 94       	cli
    372a:	de bf       	out	0x3e, r29	; 62
    372c:	0f be       	out	0x3f, r0	; 63
    372e:	cd bf       	out	0x3d, r28	; 61
    3730:	cf 91       	pop	r28
    3732:	df 91       	pop	r29
    3734:	08 95       	ret

00003736 <LCD_u8Goto>:

//function to go to specific segment
u8 LCD_u8Goto(u8 Copy_u8Row, u8 Copy_u8Col){
    3736:	df 93       	push	r29
    3738:	cf 93       	push	r28
    373a:	00 d0       	rcall	.+0      	; 0x373c <LCD_u8Goto+0x6>
    373c:	00 d0       	rcall	.+0      	; 0x373e <LCD_u8Goto+0x8>
    373e:	00 d0       	rcall	.+0      	; 0x3740 <LCD_u8Goto+0xa>
    3740:	cd b7       	in	r28, 0x3d	; 61
    3742:	de b7       	in	r29, 0x3e	; 62
    3744:	8b 83       	std	Y+3, r24	; 0x03
    3746:	6c 83       	std	Y+4, r22	; 0x04
	u8 local_u8ErrorStatus = RT_OK;
    3748:	81 e0       	ldi	r24, 0x01	; 1
    374a:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8Set_DDRAM_Address = SET_DDRAM_ADDRESS;
    374c:	80 e8       	ldi	r24, 0x80	; 128
    374e:	89 83       	std	Y+1, r24	; 0x01

	switch(Copy_u8Row){
    3750:	8b 81       	ldd	r24, Y+3	; 0x03
    3752:	28 2f       	mov	r18, r24
    3754:	30 e0       	ldi	r19, 0x00	; 0
    3756:	3e 83       	std	Y+6, r19	; 0x06
    3758:	2d 83       	std	Y+5, r18	; 0x05
    375a:	8d 81       	ldd	r24, Y+5	; 0x05
    375c:	9e 81       	ldd	r25, Y+6	; 0x06
    375e:	81 30       	cpi	r24, 0x01	; 1
    3760:	91 05       	cpc	r25, r1
    3762:	31 f0       	breq	.+12     	; 0x3770 <LCD_u8Goto+0x3a>
    3764:	2d 81       	ldd	r18, Y+5	; 0x05
    3766:	3e 81       	ldd	r19, Y+6	; 0x06
    3768:	22 30       	cpi	r18, 0x02	; 2
    376a:	31 05       	cpc	r19, r1
    376c:	81 f0       	breq	.+32     	; 0x378e <LCD_u8Goto+0x58>
    376e:	1e c0       	rjmp	.+60     	; 0x37ac <LCD_u8Goto+0x76>
	case 1:
		if(Copy_u8Col <= 64){
    3770:	8c 81       	ldd	r24, Y+4	; 0x04
    3772:	81 34       	cpi	r24, 0x41	; 65
    3774:	48 f4       	brcc	.+18     	; 0x3788 <LCD_u8Goto+0x52>
			local_u8Set_DDRAM_Address += (Copy_u8Col - 1);
    3776:	9c 81       	ldd	r25, Y+4	; 0x04
    3778:	89 81       	ldd	r24, Y+1	; 0x01
    377a:	89 0f       	add	r24, r25
    377c:	81 50       	subi	r24, 0x01	; 1
    377e:	89 83       	std	Y+1, r24	; 0x01
			LCD_vidSendCmd(local_u8Set_DDRAM_Address);
    3780:	89 81       	ldd	r24, Y+1	; 0x01
    3782:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
    3786:	14 c0       	rjmp	.+40     	; 0x37b0 <LCD_u8Goto+0x7a>
		}else{
			local_u8ErrorStatus = RT_WRONG_COLUMN_NUMBER;
    3788:	82 e0       	ldi	r24, 0x02	; 2
    378a:	8a 83       	std	Y+2, r24	; 0x02
    378c:	11 c0       	rjmp	.+34     	; 0x37b0 <LCD_u8Goto+0x7a>
		}
		break;
	case 2:
		if(Copy_u8Col <= 16){
    378e:	8c 81       	ldd	r24, Y+4	; 0x04
    3790:	81 31       	cpi	r24, 0x11	; 17
    3792:	48 f4       	brcc	.+18     	; 0x37a6 <LCD_u8Goto+0x70>
			local_u8Set_DDRAM_Address += (64 + (Copy_u8Col-1));
    3794:	9c 81       	ldd	r25, Y+4	; 0x04
    3796:	89 81       	ldd	r24, Y+1	; 0x01
    3798:	89 0f       	add	r24, r25
    379a:	81 5c       	subi	r24, 0xC1	; 193
    379c:	89 83       	std	Y+1, r24	; 0x01
			LCD_vidSendCmd(local_u8Set_DDRAM_Address);
    379e:	89 81       	ldd	r24, Y+1	; 0x01
    37a0:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
    37a4:	05 c0       	rjmp	.+10     	; 0x37b0 <LCD_u8Goto+0x7a>
		}else{
			local_u8ErrorStatus = RT_WRONG_COLUMN_NUMBER;
    37a6:	82 e0       	ldi	r24, 0x02	; 2
    37a8:	8a 83       	std	Y+2, r24	; 0x02
    37aa:	02 c0       	rjmp	.+4      	; 0x37b0 <LCD_u8Goto+0x7a>
		}
		break;
	default:
		local_u8ErrorStatus = RT_WRONG_ROW_NUMBER;
    37ac:	83 e0       	ldi	r24, 0x03	; 3
    37ae:	8a 83       	std	Y+2, r24	; 0x02
	}

	return local_u8ErrorStatus;
    37b0:	8a 81       	ldd	r24, Y+2	; 0x02
}
    37b2:	26 96       	adiw	r28, 0x06	; 6
    37b4:	0f b6       	in	r0, 0x3f	; 63
    37b6:	f8 94       	cli
    37b8:	de bf       	out	0x3e, r29	; 62
    37ba:	0f be       	out	0x3f, r0	; 63
    37bc:	cd bf       	out	0x3d, r28	; 61
    37be:	cf 91       	pop	r28
    37c0:	df 91       	pop	r29
    37c2:	08 95       	ret

000037c4 <LCD_vidSendString>:

//function to send string
void LCD_vidSendString(u8 * Copy_u8CharPtr){
    37c4:	df 93       	push	r29
    37c6:	cf 93       	push	r28
    37c8:	00 d0       	rcall	.+0      	; 0x37ca <LCD_vidSendString+0x6>
    37ca:	0f 92       	push	r0
    37cc:	cd b7       	in	r28, 0x3d	; 61
    37ce:	de b7       	in	r29, 0x3e	; 62
    37d0:	9b 83       	std	Y+3, r25	; 0x03
    37d2:	8a 83       	std	Y+2, r24	; 0x02
	u8 i =0;
    37d4:	19 82       	std	Y+1, r1	; 0x01
    37d6:	0e c0       	rjmp	.+28     	; 0x37f4 <LCD_vidSendString+0x30>
	while(*(Copy_u8CharPtr + i) != '\0'){
		LCD_vidWriteChar(* (Copy_u8CharPtr + i));
    37d8:	89 81       	ldd	r24, Y+1	; 0x01
    37da:	28 2f       	mov	r18, r24
    37dc:	30 e0       	ldi	r19, 0x00	; 0
    37de:	8a 81       	ldd	r24, Y+2	; 0x02
    37e0:	9b 81       	ldd	r25, Y+3	; 0x03
    37e2:	fc 01       	movw	r30, r24
    37e4:	e2 0f       	add	r30, r18
    37e6:	f3 1f       	adc	r31, r19
    37e8:	80 81       	ld	r24, Z
    37ea:	0e 94 dd 19 	call	0x33ba	; 0x33ba <LCD_vidWriteChar>
		i++;
    37ee:	89 81       	ldd	r24, Y+1	; 0x01
    37f0:	8f 5f       	subi	r24, 0xFF	; 255
    37f2:	89 83       	std	Y+1, r24	; 0x01
}

//function to send string
void LCD_vidSendString(u8 * Copy_u8CharPtr){
	u8 i =0;
	while(*(Copy_u8CharPtr + i) != '\0'){
    37f4:	89 81       	ldd	r24, Y+1	; 0x01
    37f6:	28 2f       	mov	r18, r24
    37f8:	30 e0       	ldi	r19, 0x00	; 0
    37fa:	8a 81       	ldd	r24, Y+2	; 0x02
    37fc:	9b 81       	ldd	r25, Y+3	; 0x03
    37fe:	fc 01       	movw	r30, r24
    3800:	e2 0f       	add	r30, r18
    3802:	f3 1f       	adc	r31, r19
    3804:	80 81       	ld	r24, Z
    3806:	88 23       	and	r24, r24
    3808:	39 f7       	brne	.-50     	; 0x37d8 <LCD_vidSendString+0x14>
		LCD_vidWriteChar(* (Copy_u8CharPtr + i));
		i++;
	}
}
    380a:	0f 90       	pop	r0
    380c:	0f 90       	pop	r0
    380e:	0f 90       	pop	r0
    3810:	cf 91       	pop	r28
    3812:	df 91       	pop	r29
    3814:	08 95       	ret

00003816 <LCD_vidSendInt>:

//function to display integers
void LCD_vidSendInt(u32 Copy_u32IntNumber){
    3816:	df 93       	push	r29
    3818:	cf 93       	push	r28
    381a:	00 d0       	rcall	.+0      	; 0x381c <LCD_vidSendInt+0x6>
    381c:	00 d0       	rcall	.+0      	; 0x381e <LCD_vidSendInt+0x8>
    381e:	00 d0       	rcall	.+0      	; 0x3820 <LCD_vidSendInt+0xa>
    3820:	cd b7       	in	r28, 0x3d	; 61
    3822:	de b7       	in	r29, 0x3e	; 62
    3824:	9e 83       	std	Y+6, r25	; 0x06
    3826:	8d 83       	std	Y+5, r24	; 0x05
	if(Copy_u32IntNumber != 0){
    3828:	8d 81       	ldd	r24, Y+5	; 0x05
    382a:	9e 81       	ldd	r25, Y+6	; 0x06
    382c:	00 97       	sbiw	r24, 0x00	; 0
    382e:	09 f4       	brne	.+2      	; 0x3832 <LCD_vidSendInt+0x1c>
    3830:	5a c0       	rjmp	.+180    	; 0x38e6 <LCD_vidSendInt+0xd0>
		u32 local_u32NewNumber = 0;
    3832:	1c 82       	std	Y+4, r1	; 0x04
    3834:	1b 82       	std	Y+3, r1	; 0x03
		u8 local_u8NewDigit = 0;
    3836:	1a 82       	std	Y+2, r1	; 0x02
		u8 counter = 0;
    3838:	19 82       	std	Y+1, r1	; 0x01
    383a:	28 c0       	rjmp	.+80     	; 0x388c <LCD_vidSendInt+0x76>
		while(Copy_u32IntNumber !=0){
			local_u8NewDigit = Copy_u32IntNumber % 10;
    383c:	8d 81       	ldd	r24, Y+5	; 0x05
    383e:	9e 81       	ldd	r25, Y+6	; 0x06
    3840:	2a e0       	ldi	r18, 0x0A	; 10
    3842:	30 e0       	ldi	r19, 0x00	; 0
    3844:	b9 01       	movw	r22, r18
    3846:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <__udivmodhi4>
    384a:	8a 83       	std	Y+2, r24	; 0x02
			local_u32NewNumber = (local_u32NewNumber * 10) + local_u8NewDigit;
    384c:	8b 81       	ldd	r24, Y+3	; 0x03
    384e:	9c 81       	ldd	r25, Y+4	; 0x04
    3850:	9c 01       	movw	r18, r24
    3852:	22 0f       	add	r18, r18
    3854:	33 1f       	adc	r19, r19
    3856:	c9 01       	movw	r24, r18
    3858:	88 0f       	add	r24, r24
    385a:	99 1f       	adc	r25, r25
    385c:	88 0f       	add	r24, r24
    385e:	99 1f       	adc	r25, r25
    3860:	28 0f       	add	r18, r24
    3862:	39 1f       	adc	r19, r25
    3864:	8a 81       	ldd	r24, Y+2	; 0x02
    3866:	88 2f       	mov	r24, r24
    3868:	90 e0       	ldi	r25, 0x00	; 0
    386a:	82 0f       	add	r24, r18
    386c:	93 1f       	adc	r25, r19
    386e:	9c 83       	std	Y+4, r25	; 0x04
    3870:	8b 83       	std	Y+3, r24	; 0x03
			Copy_u32IntNumber /= 10;
    3872:	8d 81       	ldd	r24, Y+5	; 0x05
    3874:	9e 81       	ldd	r25, Y+6	; 0x06
    3876:	2a e0       	ldi	r18, 0x0A	; 10
    3878:	30 e0       	ldi	r19, 0x00	; 0
    387a:	b9 01       	movw	r22, r18
    387c:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <__udivmodhi4>
    3880:	cb 01       	movw	r24, r22
    3882:	9e 83       	std	Y+6, r25	; 0x06
    3884:	8d 83       	std	Y+5, r24	; 0x05
			counter++;
    3886:	89 81       	ldd	r24, Y+1	; 0x01
    3888:	8f 5f       	subi	r24, 0xFF	; 255
    388a:	89 83       	std	Y+1, r24	; 0x01
void LCD_vidSendInt(u32 Copy_u32IntNumber){
	if(Copy_u32IntNumber != 0){
		u32 local_u32NewNumber = 0;
		u8 local_u8NewDigit = 0;
		u8 counter = 0;
		while(Copy_u32IntNumber !=0){
    388c:	8d 81       	ldd	r24, Y+5	; 0x05
    388e:	9e 81       	ldd	r25, Y+6	; 0x06
    3890:	00 97       	sbiw	r24, 0x00	; 0
    3892:	a1 f6       	brne	.-88     	; 0x383c <LCD_vidSendInt+0x26>
    3894:	19 c0       	rjmp	.+50     	; 0x38c8 <LCD_vidSendInt+0xb2>
			Copy_u32IntNumber /= 10;
			counter++;
		}

		while(local_u32NewNumber !=0 ){
			local_u8NewDigit = local_u32NewNumber % 10;
    3896:	8b 81       	ldd	r24, Y+3	; 0x03
    3898:	9c 81       	ldd	r25, Y+4	; 0x04
    389a:	2a e0       	ldi	r18, 0x0A	; 10
    389c:	30 e0       	ldi	r19, 0x00	; 0
    389e:	b9 01       	movw	r22, r18
    38a0:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <__udivmodhi4>
    38a4:	8a 83       	std	Y+2, r24	; 0x02
			local_u32NewNumber /= 10;
    38a6:	8b 81       	ldd	r24, Y+3	; 0x03
    38a8:	9c 81       	ldd	r25, Y+4	; 0x04
    38aa:	2a e0       	ldi	r18, 0x0A	; 10
    38ac:	30 e0       	ldi	r19, 0x00	; 0
    38ae:	b9 01       	movw	r22, r18
    38b0:	0e 94 97 1e 	call	0x3d2e	; 0x3d2e <__udivmodhi4>
    38b4:	cb 01       	movw	r24, r22
    38b6:	9c 83       	std	Y+4, r25	; 0x04
    38b8:	8b 83       	std	Y+3, r24	; 0x03
			LCD_vidWriteChar('0' + local_u8NewDigit);
    38ba:	8a 81       	ldd	r24, Y+2	; 0x02
    38bc:	80 5d       	subi	r24, 0xD0	; 208
    38be:	0e 94 dd 19 	call	0x33ba	; 0x33ba <LCD_vidWriteChar>
			counter--;
    38c2:	89 81       	ldd	r24, Y+1	; 0x01
    38c4:	81 50       	subi	r24, 0x01	; 1
    38c6:	89 83       	std	Y+1, r24	; 0x01
			local_u32NewNumber = (local_u32NewNumber * 10) + local_u8NewDigit;
			Copy_u32IntNumber /= 10;
			counter++;
		}

		while(local_u32NewNumber !=0 ){
    38c8:	8b 81       	ldd	r24, Y+3	; 0x03
    38ca:	9c 81       	ldd	r25, Y+4	; 0x04
    38cc:	00 97       	sbiw	r24, 0x00	; 0
    38ce:	19 f7       	brne	.-58     	; 0x3896 <LCD_vidSendInt+0x80>
    38d0:	06 c0       	rjmp	.+12     	; 0x38de <LCD_vidSendInt+0xc8>
			LCD_vidWriteChar('0' + local_u8NewDigit);
			counter--;
		}

		while(counter !=0){
			LCD_vidWriteChar('0');
    38d2:	80 e3       	ldi	r24, 0x30	; 48
    38d4:	0e 94 dd 19 	call	0x33ba	; 0x33ba <LCD_vidWriteChar>
			counter--;
    38d8:	89 81       	ldd	r24, Y+1	; 0x01
    38da:	81 50       	subi	r24, 0x01	; 1
    38dc:	89 83       	std	Y+1, r24	; 0x01
			local_u32NewNumber /= 10;
			LCD_vidWriteChar('0' + local_u8NewDigit);
			counter--;
		}

		while(counter !=0){
    38de:	89 81       	ldd	r24, Y+1	; 0x01
    38e0:	88 23       	and	r24, r24
    38e2:	b9 f7       	brne	.-18     	; 0x38d2 <LCD_vidSendInt+0xbc>
    38e4:	03 c0       	rjmp	.+6      	; 0x38ec <LCD_vidSendInt+0xd6>
			LCD_vidWriteChar('0');
			counter--;
		}
	}else{
		LCD_vidWriteChar('0');
    38e6:	80 e3       	ldi	r24, 0x30	; 48
    38e8:	0e 94 dd 19 	call	0x33ba	; 0x33ba <LCD_vidWriteChar>
	}

}
    38ec:	26 96       	adiw	r28, 0x06	; 6
    38ee:	0f b6       	in	r0, 0x3f	; 63
    38f0:	f8 94       	cli
    38f2:	de bf       	out	0x3e, r29	; 62
    38f4:	0f be       	out	0x3f, r0	; 63
    38f6:	cd bf       	out	0x3d, r28	; 61
    38f8:	cf 91       	pop	r28
    38fa:	df 91       	pop	r29
    38fc:	08 95       	ret

000038fe <LCD_vidShiftDisplayRight>:

//function to shift right
void LCD_vidShiftDisplayRight(void){
    38fe:	df 93       	push	r29
    3900:	cf 93       	push	r28
    3902:	0f 92       	push	r0
    3904:	cd b7       	in	r28, 0x3d	; 61
    3906:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftDisplayRightCmd = SHIFT_ENTIRE_DISPLAY ;
    3908:	88 e1       	ldi	r24, 0x18	; 24
    390a:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(local_u8ShiftDisplayRightCmd, 2);
    390c:	89 81       	ldd	r24, Y+1	; 0x01
    390e:	84 60       	ori	r24, 0x04	; 4
    3910:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftDisplayRightCmd);
    3912:	89 81       	ldd	r24, Y+1	; 0x01
    3914:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
}
    3918:	0f 90       	pop	r0
    391a:	cf 91       	pop	r28
    391c:	df 91       	pop	r29
    391e:	08 95       	ret

00003920 <LCD_vidShiftDisplayLeft>:

//function to shift left
void LCD_vidShiftDisplayLeft(void){
    3920:	df 93       	push	r29
    3922:	cf 93       	push	r28
    3924:	0f 92       	push	r0
    3926:	cd b7       	in	r28, 0x3d	; 61
    3928:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftDisplayLeftCmd = SHIFT_ENTIRE_DISPLAY;
    392a:	88 e1       	ldi	r24, 0x18	; 24
    392c:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(local_u8ShiftDisplayLeftCmd, 2);
    392e:	89 81       	ldd	r24, Y+1	; 0x01
    3930:	8b 7f       	andi	r24, 0xFB	; 251
    3932:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftDisplayLeftCmd);
    3934:	89 81       	ldd	r24, Y+1	; 0x01
    3936:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
}
    393a:	0f 90       	pop	r0
    393c:	cf 91       	pop	r28
    393e:	df 91       	pop	r29
    3940:	08 95       	ret

00003942 <LCD_vidShiftCursorLeft>:

//function to shift the cursor left
void LCD_vidShiftCursorLeft(void){
    3942:	df 93       	push	r29
    3944:	cf 93       	push	r28
    3946:	0f 92       	push	r0
    3948:	cd b7       	in	r28, 0x3d	; 61
    394a:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftCursorLeftCmd = SHIFT_CURSOR;
    394c:	80 e1       	ldi	r24, 0x10	; 16
    394e:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(local_u8ShiftCursorLeftCmd, 2);
    3950:	89 81       	ldd	r24, Y+1	; 0x01
    3952:	8b 7f       	andi	r24, 0xFB	; 251
    3954:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftCursorLeftCmd);
    3956:	89 81       	ldd	r24, Y+1	; 0x01
    3958:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
}
    395c:	0f 90       	pop	r0
    395e:	cf 91       	pop	r28
    3960:	df 91       	pop	r29
    3962:	08 95       	ret

00003964 <LCD_vidShiftCursorRight>:
//function to shift the cursor right
void LCD_vidShiftCursorRight(void){
    3964:	df 93       	push	r29
    3966:	cf 93       	push	r28
    3968:	0f 92       	push	r0
    396a:	cd b7       	in	r28, 0x3d	; 61
    396c:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftCursorRightCmd = SHIFT_CURSOR;
    396e:	80 e1       	ldi	r24, 0x10	; 16
    3970:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(local_u8ShiftCursorRightCmd, 2);
    3972:	89 81       	ldd	r24, Y+1	; 0x01
    3974:	84 60       	ori	r24, 0x04	; 4
    3976:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftCursorRightCmd);
    3978:	89 81       	ldd	r24, Y+1	; 0x01
    397a:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <LCD_vidSendCmd>
}
    397e:	0f 90       	pop	r0
    3980:	cf 91       	pop	r28
    3982:	df 91       	pop	r29
    3984:	08 95       	ret

00003986 <main>:
static void vFilter(u8 *ptdata);
static void vEXT_INT_Receive_Callback(void);
static void vPrintData(void);

int main ()
{
    3986:	df 93       	push	r29
    3988:	cf 93       	push	r28
    398a:	0f 92       	push	r0
    398c:	cd b7       	in	r28, 0x3d	; 61
    398e:	de b7       	in	r29, 0x3e	; 62
	LED_e LED_ARR[] = {LED_e_1};
    3990:	81 e0       	ldi	r24, 0x01	; 1
    3992:	89 83       	std	Y+1, r24	; 0x01

	/* UART Interrupt */
	USART_init( &UART );
    3994:	84 e7       	ldi	r24, 0x74	; 116
    3996:	90 e0       	ldi	r25, 0x00	; 0
    3998:	0e 94 4f 06 	call	0xc9e	; 0xc9e <USART_init>
	USART_ReceiveData_interrupt(vUartReceive_Callback);
    399c:	89 ef       	ldi	r24, 0xF9	; 249
    399e:	9c e1       	ldi	r25, 0x1C	; 28
    39a0:	0e 94 47 07 	call	0xe8e	; 0xe8e <USART_ReceiveData_interrupt>

	/* External Interrupt */
	EXTI_voidSet_INT0_Cbf(&vEXT_INT_Receive_Callback);
    39a4:	89 e8       	ldi	r24, 0x89	; 137
    39a6:	9e e1       	ldi	r25, 0x1E	; 30
    39a8:	0e 94 df 0a 	call	0x15be	; 0x15be <EXTI_voidSet_INT0_Cbf>
	EXTI_u8SetSource( EXTI_INT_0,EXTI_FALLING_EDGE);
    39ac:	80 e0       	ldi	r24, 0x00	; 0
    39ae:	62 e0       	ldi	r22, 0x02	; 2
    39b0:	0e 94 11 09 	call	0x1222	; 0x1222 <EXTI_u8SetSource>
	EXTI_u8EnablePIE(EXTI_INT_0);
    39b4:	80 e0       	ldi	r24, 0x00	; 0
    39b6:	0e 94 49 0a 	call	0x1492	; 0x1492 <EXTI_u8EnablePIE>
	EXTI_voidEnableGIE();
    39ba:	0e 94 c3 0a 	call	0x1586	; 0x1586 <EXTI_voidEnableGIE>
	/*  CAN  Init  */
	//	HMCP2515_voidInitTransimiter() ;
	//	HMCP2515_voidRecievInit()      ;

	LCD_vidInit();
    39be:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <LCD_vidInit>
	LED_vidInit(LED_ARR,1);
    39c2:	ce 01       	movw	r24, r28
    39c4:	01 96       	adiw	r24, 0x01	; 1
    39c6:	61 e0       	ldi	r22, 0x01	; 1
    39c8:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <LED_vidInit>

	Filter_Enable_Bit = 0;
    39cc:	10 92 9f 00 	sts	0x009F, r1

	counter = 0;
    39d0:	10 92 83 00 	sts	0x0083, r1

	while(1)
	{
		if (Filter_Enable_Bit == 1)
    39d4:	80 91 9f 00 	lds	r24, 0x009F
    39d8:	81 30       	cpi	r24, 0x01	; 1
    39da:	e1 f7       	brne	.-8      	; 0x39d4 <main+0x4e>
		{
			vPrintData();
    39dc:	0e 94 21 1d 	call	0x3a42	; 0x3a42 <vPrintData>
			counter = 0;
    39e0:	10 92 83 00 	sts	0x0083, r1
			vFilter(Received_Message);
    39e4:	84 e9       	ldi	r24, 0x94	; 148
    39e6:	90 e0       	ldi	r25, 0x00	; 0
    39e8:	0e 94 4c 1d 	call	0x3a98	; 0x3a98 <vFilter>
			Filter_Enable_Bit = 0;
    39ec:	10 92 9f 00 	sts	0x009F, r1
    39f0:	f1 cf       	rjmp	.-30     	; 0x39d4 <main+0x4e>

000039f2 <vUartReceive_Callback>:
	}
}


void vUartReceive_Callback( u8 bit )
{
    39f2:	df 93       	push	r29
    39f4:	cf 93       	push	r28
    39f6:	0f 92       	push	r0
    39f8:	cd b7       	in	r28, 0x3d	; 61
    39fa:	de b7       	in	r29, 0x3e	; 62
    39fc:	89 83       	std	Y+1, r24	; 0x01
	if ( bit != '#'){
    39fe:	89 81       	ldd	r24, Y+1	; 0x01
    3a00:	83 32       	cpi	r24, 0x23	; 35
    3a02:	51 f0       	breq	.+20     	; 0x3a18 <vUartReceive_Callback+0x26>

		Received_Message[counter] = bit;
    3a04:	80 91 83 00 	lds	r24, 0x0083
    3a08:	88 2f       	mov	r24, r24
    3a0a:	90 e0       	ldi	r25, 0x00	; 0
    3a0c:	fc 01       	movw	r30, r24
    3a0e:	ec 56       	subi	r30, 0x6C	; 108
    3a10:	ff 4f       	sbci	r31, 0xFF	; 255
    3a12:	89 81       	ldd	r24, Y+1	; 0x01
    3a14:	80 83       	st	Z, r24
    3a16:	0c c0       	rjmp	.+24     	; 0x3a30 <vUartReceive_Callback+0x3e>
	}
	else
	{
		Received_Message[counter] = bit;
    3a18:	80 91 83 00 	lds	r24, 0x0083
    3a1c:	88 2f       	mov	r24, r24
    3a1e:	90 e0       	ldi	r25, 0x00	; 0
    3a20:	fc 01       	movw	r30, r24
    3a22:	ec 56       	subi	r30, 0x6C	; 108
    3a24:	ff 4f       	sbci	r31, 0xFF	; 255
    3a26:	89 81       	ldd	r24, Y+1	; 0x01
    3a28:	80 83       	st	Z, r24
		// start action.
		Filter_Enable_Bit = 1 ;
    3a2a:	81 e0       	ldi	r24, 0x01	; 1
    3a2c:	80 93 9f 00 	sts	0x009F, r24
	}
	counter++;
    3a30:	80 91 83 00 	lds	r24, 0x0083
    3a34:	8f 5f       	subi	r24, 0xFF	; 255
    3a36:	80 93 83 00 	sts	0x0083, r24

}
    3a3a:	0f 90       	pop	r0
    3a3c:	cf 91       	pop	r28
    3a3e:	df 91       	pop	r29
    3a40:	08 95       	ret

00003a42 <vPrintData>:

void vPrintData(void)
{
    3a42:	df 93       	push	r29
    3a44:	cf 93       	push	r28
    3a46:	0f 92       	push	r0
    3a48:	cd b7       	in	r28, 0x3d	; 61
    3a4a:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8Counter = 0;
    3a4c:	19 82       	std	Y+1, r1	; 0x01

	LCD_vidClear();
    3a4e:	0e 94 c7 1a 	call	0x358e	; 0x358e <LCD_vidClear>
    3a52:	0c c0       	rjmp	.+24     	; 0x3a6c <vPrintData+0x2a>

	while(Received_Message[Local_u8Counter] != '#')
	{
		LCD_vidWriteChar(Received_Message[Local_u8Counter]);
    3a54:	89 81       	ldd	r24, Y+1	; 0x01
    3a56:	88 2f       	mov	r24, r24
    3a58:	90 e0       	ldi	r25, 0x00	; 0
    3a5a:	fc 01       	movw	r30, r24
    3a5c:	ec 56       	subi	r30, 0x6C	; 108
    3a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    3a60:	80 81       	ld	r24, Z
    3a62:	0e 94 dd 19 	call	0x33ba	; 0x33ba <LCD_vidWriteChar>
		Local_u8Counter++;
    3a66:	89 81       	ldd	r24, Y+1	; 0x01
    3a68:	8f 5f       	subi	r24, 0xFF	; 255
    3a6a:	89 83       	std	Y+1, r24	; 0x01
{
	u8 Local_u8Counter = 0;

	LCD_vidClear();

	while(Received_Message[Local_u8Counter] != '#')
    3a6c:	89 81       	ldd	r24, Y+1	; 0x01
    3a6e:	88 2f       	mov	r24, r24
    3a70:	90 e0       	ldi	r25, 0x00	; 0
    3a72:	fc 01       	movw	r30, r24
    3a74:	ec 56       	subi	r30, 0x6C	; 108
    3a76:	ff 4f       	sbci	r31, 0xFF	; 255
    3a78:	80 81       	ld	r24, Z
    3a7a:	83 32       	cpi	r24, 0x23	; 35
    3a7c:	59 f7       	brne	.-42     	; 0x3a54 <vPrintData+0x12>
	{
		LCD_vidWriteChar(Received_Message[Local_u8Counter]);
		Local_u8Counter++;
	}
	LCD_vidWriteChar(Received_Message[Local_u8Counter]);
    3a7e:	89 81       	ldd	r24, Y+1	; 0x01
    3a80:	88 2f       	mov	r24, r24
    3a82:	90 e0       	ldi	r25, 0x00	; 0
    3a84:	fc 01       	movw	r30, r24
    3a86:	ec 56       	subi	r30, 0x6C	; 108
    3a88:	ff 4f       	sbci	r31, 0xFF	; 255
    3a8a:	80 81       	ld	r24, Z
    3a8c:	0e 94 dd 19 	call	0x33ba	; 0x33ba <LCD_vidWriteChar>
}
    3a90:	0f 90       	pop	r0
    3a92:	cf 91       	pop	r28
    3a94:	df 91       	pop	r29
    3a96:	08 95       	ret

00003a98 <vFilter>:


void vFilter(u8 *ptdata)
{
    3a98:	df 93       	push	r29
    3a9a:	cf 93       	push	r28
    3a9c:	cd b7       	in	r28, 0x3d	; 61
    3a9e:	de b7       	in	r29, 0x3e	; 62
    3aa0:	27 97       	sbiw	r28, 0x07	; 7
    3aa2:	0f b6       	in	r0, 0x3f	; 63
    3aa4:	f8 94       	cli
    3aa6:	de bf       	out	0x3e, r29	; 62
    3aa8:	0f be       	out	0x3f, r0	; 63
    3aaa:	cd bf       	out	0x3d, r28	; 61
    3aac:	9d 83       	std	Y+5, r25	; 0x05
    3aae:	8c 83       	std	Y+4, r24	; 0x04

	u32 _CAN_Msg_ID_ ;
	// start Filter
	u8 Local_u8Counter = 0;
    3ab0:	19 82       	std	Y+1, r1	; 0x01

	switch (ptdata[0]) {
    3ab2:	ec 81       	ldd	r30, Y+4	; 0x04
    3ab4:	fd 81       	ldd	r31, Y+5	; 0x05
    3ab6:	80 81       	ld	r24, Z
    3ab8:	28 2f       	mov	r18, r24
    3aba:	30 e0       	ldi	r19, 0x00	; 0
    3abc:	3f 83       	std	Y+7, r19	; 0x07
    3abe:	2e 83       	std	Y+6, r18	; 0x06
    3ac0:	8e 81       	ldd	r24, Y+6	; 0x06
    3ac2:	9f 81       	ldd	r25, Y+7	; 0x07
    3ac4:	8c 34       	cpi	r24, 0x4C	; 76
    3ac6:	91 05       	cpc	r25, r1
    3ac8:	09 f4       	brne	.+2      	; 0x3acc <vFilter+0x34>
    3aca:	0b c1       	rjmp	.+534    	; 0x3ce2 <vFilter+0x24a>
    3acc:	2e 81       	ldd	r18, Y+6	; 0x06
    3ace:	3f 81       	ldd	r19, Y+7	; 0x07
    3ad0:	2d 34       	cpi	r18, 0x4D	; 77
    3ad2:	31 05       	cpc	r19, r1
    3ad4:	64 f4       	brge	.+24     	; 0x3aee <vFilter+0x56>
    3ad6:	8e 81       	ldd	r24, Y+6	; 0x06
    3ad8:	9f 81       	ldd	r25, Y+7	; 0x07
    3ada:	83 34       	cpi	r24, 0x43	; 67
    3adc:	91 05       	cpc	r25, r1
    3ade:	09 f4       	brne	.+2      	; 0x3ae2 <vFilter+0x4a>
    3ae0:	00 c1       	rjmp	.+512    	; 0x3ce2 <vFilter+0x24a>
    3ae2:	2e 81       	ldd	r18, Y+6	; 0x06
    3ae4:	3f 81       	ldd	r19, Y+7	; 0x07
    3ae6:	24 34       	cpi	r18, 0x44	; 68
    3ae8:	31 05       	cpc	r19, r1
    3aea:	01 f1       	breq	.+64     	; 0x3b2c <vFilter+0x94>
    3aec:	03 c1       	rjmp	.+518    	; 0x3cf4 <vFilter+0x25c>
    3aee:	8e 81       	ldd	r24, Y+6	; 0x06
    3af0:	9f 81       	ldd	r25, Y+7	; 0x07
    3af2:	82 35       	cpi	r24, 0x52	; 82
    3af4:	91 05       	cpc	r25, r1
    3af6:	09 f4       	brne	.+2      	; 0x3afa <vFilter+0x62>
    3af8:	f4 c0       	rjmp	.+488    	; 0x3ce2 <vFilter+0x24a>
    3afa:	2e 81       	ldd	r18, Y+6	; 0x06
    3afc:	3f 81       	ldd	r19, Y+7	; 0x07
    3afe:	23 35       	cpi	r18, 0x53	; 83
    3b00:	31 05       	cpc	r19, r1
    3b02:	99 f1       	breq	.+102    	; 0x3b6a <vFilter+0xd2>
    3b04:	f7 c0       	rjmp	.+494    	; 0x3cf4 <vFilter+0x25c>
	case _DISTANCE_BIT_ : // 'D'
	{

		// send this character and the next one to the [Adaptive Cruise Node] ,then add '$' Using "CAN" , so the final message.
		while(ptdata[Local_u8Counter] != '#'){
			Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3b06:	89 81       	ldd	r24, Y+1	; 0x01
    3b08:	48 2f       	mov	r20, r24
    3b0a:	50 e0       	ldi	r21, 0x00	; 0
    3b0c:	89 81       	ldd	r24, Y+1	; 0x01
    3b0e:	28 2f       	mov	r18, r24
    3b10:	30 e0       	ldi	r19, 0x00	; 0
    3b12:	8c 81       	ldd	r24, Y+4	; 0x04
    3b14:	9d 81       	ldd	r25, Y+5	; 0x05
    3b16:	fc 01       	movw	r30, r24
    3b18:	e2 0f       	add	r30, r18
    3b1a:	f3 1f       	adc	r31, r19
    3b1c:	80 81       	ld	r24, Z
    3b1e:	fa 01       	movw	r30, r20
    3b20:	e7 56       	subi	r30, 0x67	; 103
    3b22:	ff 4f       	sbci	r31, 0xFF	; 255
    3b24:	80 83       	st	Z, r24
			Local_u8Counter++;
    3b26:	89 81       	ldd	r24, Y+1	; 0x01
    3b28:	8f 5f       	subi	r24, 0xFF	; 255
    3b2a:	89 83       	std	Y+1, r24	; 0x01
	switch (ptdata[0]) {
	case _DISTANCE_BIT_ : // 'D'
	{

		// send this character and the next one to the [Adaptive Cruise Node] ,then add '$' Using "CAN" , so the final message.
		while(ptdata[Local_u8Counter] != '#'){
    3b2c:	89 81       	ldd	r24, Y+1	; 0x01
    3b2e:	28 2f       	mov	r18, r24
    3b30:	30 e0       	ldi	r19, 0x00	; 0
    3b32:	8c 81       	ldd	r24, Y+4	; 0x04
    3b34:	9d 81       	ldd	r25, Y+5	; 0x05
    3b36:	fc 01       	movw	r30, r24
    3b38:	e2 0f       	add	r30, r18
    3b3a:	f3 1f       	adc	r31, r19
    3b3c:	80 81       	ld	r24, Z
    3b3e:	83 32       	cpi	r24, 0x23	; 35
    3b40:	11 f7       	brne	.-60     	; 0x3b06 <vFilter+0x6e>
			Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
			Local_u8Counter++;
		}
		Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3b42:	89 81       	ldd	r24, Y+1	; 0x01
    3b44:	48 2f       	mov	r20, r24
    3b46:	50 e0       	ldi	r21, 0x00	; 0
    3b48:	89 81       	ldd	r24, Y+1	; 0x01
    3b4a:	28 2f       	mov	r18, r24
    3b4c:	30 e0       	ldi	r19, 0x00	; 0
    3b4e:	8c 81       	ldd	r24, Y+4	; 0x04
    3b50:	9d 81       	ldd	r25, Y+5	; 0x05
    3b52:	fc 01       	movw	r30, r24
    3b54:	e2 0f       	add	r30, r18
    3b56:	f3 1f       	adc	r31, r19
    3b58:	80 81       	ld	r24, Z
    3b5a:	fa 01       	movw	r30, r20
    3b5c:	e7 56       	subi	r30, 0x67	; 103
    3b5e:	ff 4f       	sbci	r31, 0xFF	; 255
    3b60:	80 83       	st	Z, r24
		Local_u8Counter++;
    3b62:	89 81       	ldd	r24, Y+1	; 0x01
    3b64:	8f 5f       	subi	r24, 0xFF	; 255
    3b66:	89 83       	std	Y+1, r24	; 0x01
    3b68:	cb c0       	rjmp	.+406    	; 0x3d00 <vFilter+0x268>
		break;
	}

	case _SIGN_BIT_ :
	{
		if (ptdata[1] == _SIGN_BUMP_BIT_ )
    3b6a:	8c 81       	ldd	r24, Y+4	; 0x04
    3b6c:	9d 81       	ldd	r25, Y+5	; 0x05
    3b6e:	fc 01       	movw	r30, r24
    3b70:	31 96       	adiw	r30, 0x01	; 1
    3b72:	80 81       	ld	r24, Z
    3b74:	82 36       	cpi	r24, 0x62	; 98
    3b76:	99 f5       	brne	.+102    	; 0x3bde <vFilter+0x146>
    3b78:	13 c0       	rjmp	.+38     	; 0x3ba0 <vFilter+0x108>
		{
			// send this character and the next one to the [Adaptive Cruise Node] and [InterFace Node] ,then add '$' Using "CAN" , so the final message.
			while(ptdata[Local_u8Counter] != '#'){
				Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3b7a:	89 81       	ldd	r24, Y+1	; 0x01
    3b7c:	48 2f       	mov	r20, r24
    3b7e:	50 e0       	ldi	r21, 0x00	; 0
    3b80:	89 81       	ldd	r24, Y+1	; 0x01
    3b82:	28 2f       	mov	r18, r24
    3b84:	30 e0       	ldi	r19, 0x00	; 0
    3b86:	8c 81       	ldd	r24, Y+4	; 0x04
    3b88:	9d 81       	ldd	r25, Y+5	; 0x05
    3b8a:	fc 01       	movw	r30, r24
    3b8c:	e2 0f       	add	r30, r18
    3b8e:	f3 1f       	adc	r31, r19
    3b90:	80 81       	ld	r24, Z
    3b92:	fa 01       	movw	r30, r20
    3b94:	e7 56       	subi	r30, 0x67	; 103
    3b96:	ff 4f       	sbci	r31, 0xFF	; 255
    3b98:	80 83       	st	Z, r24
				Local_u8Counter++;
    3b9a:	89 81       	ldd	r24, Y+1	; 0x01
    3b9c:	8f 5f       	subi	r24, 0xFF	; 255
    3b9e:	89 83       	std	Y+1, r24	; 0x01
	case _SIGN_BIT_ :
	{
		if (ptdata[1] == _SIGN_BUMP_BIT_ )
		{
			// send this character and the next one to the [Adaptive Cruise Node] and [InterFace Node] ,then add '$' Using "CAN" , so the final message.
			while(ptdata[Local_u8Counter] != '#'){
    3ba0:	89 81       	ldd	r24, Y+1	; 0x01
    3ba2:	28 2f       	mov	r18, r24
    3ba4:	30 e0       	ldi	r19, 0x00	; 0
    3ba6:	8c 81       	ldd	r24, Y+4	; 0x04
    3ba8:	9d 81       	ldd	r25, Y+5	; 0x05
    3baa:	fc 01       	movw	r30, r24
    3bac:	e2 0f       	add	r30, r18
    3bae:	f3 1f       	adc	r31, r19
    3bb0:	80 81       	ld	r24, Z
    3bb2:	83 32       	cpi	r24, 0x23	; 35
    3bb4:	11 f7       	brne	.-60     	; 0x3b7a <vFilter+0xe2>
				Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
				Local_u8Counter++;
			}
			Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3bb6:	89 81       	ldd	r24, Y+1	; 0x01
    3bb8:	48 2f       	mov	r20, r24
    3bba:	50 e0       	ldi	r21, 0x00	; 0
    3bbc:	89 81       	ldd	r24, Y+1	; 0x01
    3bbe:	28 2f       	mov	r18, r24
    3bc0:	30 e0       	ldi	r19, 0x00	; 0
    3bc2:	8c 81       	ldd	r24, Y+4	; 0x04
    3bc4:	9d 81       	ldd	r25, Y+5	; 0x05
    3bc6:	fc 01       	movw	r30, r24
    3bc8:	e2 0f       	add	r30, r18
    3bca:	f3 1f       	adc	r31, r19
    3bcc:	80 81       	ld	r24, Z
    3bce:	fa 01       	movw	r30, r20
    3bd0:	e7 56       	subi	r30, 0x67	; 103
    3bd2:	ff 4f       	sbci	r31, 0xFF	; 255
    3bd4:	80 83       	st	Z, r24
			Local_u8Counter++;
    3bd6:	89 81       	ldd	r24, Y+1	; 0x01
    3bd8:	8f 5f       	subi	r24, 0xFF	; 255
    3bda:	89 83       	std	Y+1, r24	; 0x01
    3bdc:	91 c0       	rjmp	.+290    	; 0x3d00 <vFilter+0x268>
			//			_CAN_Msg_ID_ =0Xff02 ;
			//			HMCP2515_VidSendCAN_Msg(TXB0CTRL ,_CAN_Msg_ID_ ,Local_u8Counter ,Transmit_Message) ;
			// send this message.

		}
		else if (ptdata[1] == _SIGN_SPEED_BIT_ )
    3bde:	8c 81       	ldd	r24, Y+4	; 0x04
    3be0:	9d 81       	ldd	r25, Y+5	; 0x05
    3be2:	fc 01       	movw	r30, r24
    3be4:	31 96       	adiw	r30, 0x01	; 1
    3be6:	80 81       	ld	r24, Z
    3be8:	83 37       	cpi	r24, 0x73	; 115
    3bea:	99 f5       	brne	.+102    	; 0x3c52 <vFilter+0x1ba>
    3bec:	13 c0       	rjmp	.+38     	; 0x3c14 <vFilter+0x17c>
		{
			// send this character and the next one to the [Adaptive Cruise Node] and [InterFace Node] ,then add '$' Using "CAN" , so the final message.
			while(ptdata[Local_u8Counter] != '#'){
				Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3bee:	89 81       	ldd	r24, Y+1	; 0x01
    3bf0:	48 2f       	mov	r20, r24
    3bf2:	50 e0       	ldi	r21, 0x00	; 0
    3bf4:	89 81       	ldd	r24, Y+1	; 0x01
    3bf6:	28 2f       	mov	r18, r24
    3bf8:	30 e0       	ldi	r19, 0x00	; 0
    3bfa:	8c 81       	ldd	r24, Y+4	; 0x04
    3bfc:	9d 81       	ldd	r25, Y+5	; 0x05
    3bfe:	fc 01       	movw	r30, r24
    3c00:	e2 0f       	add	r30, r18
    3c02:	f3 1f       	adc	r31, r19
    3c04:	80 81       	ld	r24, Z
    3c06:	fa 01       	movw	r30, r20
    3c08:	e7 56       	subi	r30, 0x67	; 103
    3c0a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c0c:	80 83       	st	Z, r24
				Local_u8Counter++;
    3c0e:	89 81       	ldd	r24, Y+1	; 0x01
    3c10:	8f 5f       	subi	r24, 0xFF	; 255
    3c12:	89 83       	std	Y+1, r24	; 0x01

		}
		else if (ptdata[1] == _SIGN_SPEED_BIT_ )
		{
			// send this character and the next one to the [Adaptive Cruise Node] and [InterFace Node] ,then add '$' Using "CAN" , so the final message.
			while(ptdata[Local_u8Counter] != '#'){
    3c14:	89 81       	ldd	r24, Y+1	; 0x01
    3c16:	28 2f       	mov	r18, r24
    3c18:	30 e0       	ldi	r19, 0x00	; 0
    3c1a:	8c 81       	ldd	r24, Y+4	; 0x04
    3c1c:	9d 81       	ldd	r25, Y+5	; 0x05
    3c1e:	fc 01       	movw	r30, r24
    3c20:	e2 0f       	add	r30, r18
    3c22:	f3 1f       	adc	r31, r19
    3c24:	80 81       	ld	r24, Z
    3c26:	83 32       	cpi	r24, 0x23	; 35
    3c28:	11 f7       	brne	.-60     	; 0x3bee <vFilter+0x156>
				Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
				Local_u8Counter++;
			}
			Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3c2a:	89 81       	ldd	r24, Y+1	; 0x01
    3c2c:	48 2f       	mov	r20, r24
    3c2e:	50 e0       	ldi	r21, 0x00	; 0
    3c30:	89 81       	ldd	r24, Y+1	; 0x01
    3c32:	28 2f       	mov	r18, r24
    3c34:	30 e0       	ldi	r19, 0x00	; 0
    3c36:	8c 81       	ldd	r24, Y+4	; 0x04
    3c38:	9d 81       	ldd	r25, Y+5	; 0x05
    3c3a:	fc 01       	movw	r30, r24
    3c3c:	e2 0f       	add	r30, r18
    3c3e:	f3 1f       	adc	r31, r19
    3c40:	80 81       	ld	r24, Z
    3c42:	fa 01       	movw	r30, r20
    3c44:	e7 56       	subi	r30, 0x67	; 103
    3c46:	ff 4f       	sbci	r31, 0xFF	; 255
    3c48:	80 83       	st	Z, r24
			Local_u8Counter++;
    3c4a:	89 81       	ldd	r24, Y+1	; 0x01
    3c4c:	8f 5f       	subi	r24, 0xFF	; 255
    3c4e:	89 83       	std	Y+1, r24	; 0x01
    3c50:	57 c0       	rjmp	.+174    	; 0x3d00 <vFilter+0x268>
			//ID  For  Intf and Adative
			//			_CAN_Msg_ID_ =0Xff12  ;
			//			HMCP2515_VidSendCAN_Msg(TXB0CTRL , _CAN_Msg_ID_ ,Local_u8Counter ,Transmit_Message) ;

		}
		else if((ptdata[1] == _SIGN_TURN_LEFT_BIT_ ) || (ptdata[1] == _SIGN_TURN_RIGHT_BIT_))
    3c52:	8c 81       	ldd	r24, Y+4	; 0x04
    3c54:	9d 81       	ldd	r25, Y+5	; 0x05
    3c56:	fc 01       	movw	r30, r24
    3c58:	31 96       	adiw	r30, 0x01	; 1
    3c5a:	80 81       	ld	r24, Z
    3c5c:	8c 36       	cpi	r24, 0x6C	; 108
    3c5e:	d9 f0       	breq	.+54     	; 0x3c96 <vFilter+0x1fe>
    3c60:	8c 81       	ldd	r24, Y+4	; 0x04
    3c62:	9d 81       	ldd	r25, Y+5	; 0x05
    3c64:	fc 01       	movw	r30, r24
    3c66:	31 96       	adiw	r30, 0x01	; 1
    3c68:	80 81       	ld	r24, Z
    3c6a:	82 37       	cpi	r24, 0x72	; 114
    3c6c:	99 f5       	brne	.+102    	; 0x3cd4 <vFilter+0x23c>
    3c6e:	13 c0       	rjmp	.+38     	; 0x3c96 <vFilter+0x1fe>
		{
			// send this character and the next one to the [InterFace Node] and ,then add '$' Using "CAN" , so the final message.
			while(ptdata[Local_u8Counter] != '#'){
				Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3c70:	89 81       	ldd	r24, Y+1	; 0x01
    3c72:	48 2f       	mov	r20, r24
    3c74:	50 e0       	ldi	r21, 0x00	; 0
    3c76:	89 81       	ldd	r24, Y+1	; 0x01
    3c78:	28 2f       	mov	r18, r24
    3c7a:	30 e0       	ldi	r19, 0x00	; 0
    3c7c:	8c 81       	ldd	r24, Y+4	; 0x04
    3c7e:	9d 81       	ldd	r25, Y+5	; 0x05
    3c80:	fc 01       	movw	r30, r24
    3c82:	e2 0f       	add	r30, r18
    3c84:	f3 1f       	adc	r31, r19
    3c86:	80 81       	ld	r24, Z
    3c88:	fa 01       	movw	r30, r20
    3c8a:	e7 56       	subi	r30, 0x67	; 103
    3c8c:	ff 4f       	sbci	r31, 0xFF	; 255
    3c8e:	80 83       	st	Z, r24
				Local_u8Counter++;
    3c90:	89 81       	ldd	r24, Y+1	; 0x01
    3c92:	8f 5f       	subi	r24, 0xFF	; 255
    3c94:	89 83       	std	Y+1, r24	; 0x01

		}
		else if((ptdata[1] == _SIGN_TURN_LEFT_BIT_ ) || (ptdata[1] == _SIGN_TURN_RIGHT_BIT_))
		{
			// send this character and the next one to the [InterFace Node] and ,then add '$' Using "CAN" , so the final message.
			while(ptdata[Local_u8Counter] != '#'){
    3c96:	89 81       	ldd	r24, Y+1	; 0x01
    3c98:	28 2f       	mov	r18, r24
    3c9a:	30 e0       	ldi	r19, 0x00	; 0
    3c9c:	8c 81       	ldd	r24, Y+4	; 0x04
    3c9e:	9d 81       	ldd	r25, Y+5	; 0x05
    3ca0:	fc 01       	movw	r30, r24
    3ca2:	e2 0f       	add	r30, r18
    3ca4:	f3 1f       	adc	r31, r19
    3ca6:	80 81       	ld	r24, Z
    3ca8:	83 32       	cpi	r24, 0x23	; 35
    3caa:	11 f7       	brne	.-60     	; 0x3c70 <vFilter+0x1d8>
				Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
				Local_u8Counter++;
			}
			Transmit_Message[Local_u8Counter] = ptdata[Local_u8Counter];
    3cac:	89 81       	ldd	r24, Y+1	; 0x01
    3cae:	48 2f       	mov	r20, r24
    3cb0:	50 e0       	ldi	r21, 0x00	; 0
    3cb2:	89 81       	ldd	r24, Y+1	; 0x01
    3cb4:	28 2f       	mov	r18, r24
    3cb6:	30 e0       	ldi	r19, 0x00	; 0
    3cb8:	8c 81       	ldd	r24, Y+4	; 0x04
    3cba:	9d 81       	ldd	r25, Y+5	; 0x05
    3cbc:	fc 01       	movw	r30, r24
    3cbe:	e2 0f       	add	r30, r18
    3cc0:	f3 1f       	adc	r31, r19
    3cc2:	80 81       	ld	r24, Z
    3cc4:	fa 01       	movw	r30, r20
    3cc6:	e7 56       	subi	r30, 0x67	; 103
    3cc8:	ff 4f       	sbci	r31, 0xFF	; 255
    3cca:	80 83       	st	Z, r24
			Local_u8Counter++;
    3ccc:	89 81       	ldd	r24, Y+1	; 0x01
    3cce:	8f 5f       	subi	r24, 0xFF	; 255
    3cd0:	89 83       	std	Y+1, r24	; 0x01
    3cd2:	16 c0       	rjmp	.+44     	; 0x3d00 <vFilter+0x268>
			//			_CAN_Msg_ID_ =0Xff10  ;
			//			HMCP2515_VidSendCAN_Msg(TXB0CTRL , _CAN_Msg_ID_ ,Local_u8Counter ,Transmit_Message) ;

		}
		else{
			LCD_vidClear();
    3cd4:	0e 94 c7 1a 	call	0x358e	; 0x358e <LCD_vidClear>
			LCD_vidSendString("Wrong Frame");
    3cd8:	80 e6       	ldi	r24, 0x60	; 96
    3cda:	90 e0       	ldi	r25, 0x00	; 0
    3cdc:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <LCD_vidSendString>
    3ce0:	0f c0       	rjmp	.+30     	; 0x3d00 <vFilter+0x268>
	case _GO_RIGHT_BIT_ :
	case _GO_LEFT_BIT_ :
	case _IN_CENTER_BIT_ :
	{
		// send this character and the next one to the [LANE Node] ,then add '$' Using "CAN" , so the final message.
		Transmit_Message[0] = ptdata[0];
    3ce2:	ec 81       	ldd	r30, Y+4	; 0x04
    3ce4:	fd 81       	ldd	r31, Y+5	; 0x05
    3ce6:	80 81       	ld	r24, Z
    3ce8:	80 93 99 00 	sts	0x0099, r24
		Local_u8Counter++;
    3cec:	89 81       	ldd	r24, Y+1	; 0x01
    3cee:	8f 5f       	subi	r24, 0xFF	; 255
    3cf0:	89 83       	std	Y+1, r24	; 0x01
    3cf2:	06 c0       	rjmp	.+12     	; 0x3d00 <vFilter+0x268>
		break;
	}


	default :
		LCD_vidClear();
    3cf4:	0e 94 c7 1a 	call	0x358e	; 0x358e <LCD_vidClear>
		LCD_vidSendString("Wrong Frame");
    3cf8:	80 e6       	ldi	r24, 0x60	; 96
    3cfa:	90 e0       	ldi	r25, 0x00	; 0
    3cfc:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <LCD_vidSendString>
		break;


	}
}
    3d00:	27 96       	adiw	r28, 0x07	; 7
    3d02:	0f b6       	in	r0, 0x3f	; 63
    3d04:	f8 94       	cli
    3d06:	de bf       	out	0x3e, r29	; 62
    3d08:	0f be       	out	0x3f, r0	; 63
    3d0a:	cd bf       	out	0x3d, r28	; 61
    3d0c:	cf 91       	pop	r28
    3d0e:	df 91       	pop	r29
    3d10:	08 95       	ret

00003d12 <vEXT_INT_Receive_Callback>:

void vEXT_INT_Receive_Callback(void)
{
    3d12:	df 93       	push	r29
    3d14:	cf 93       	push	r28
    3d16:	cd b7       	in	r28, 0x3d	; 61
    3d18:	de b7       	in	r29, 0x3e	; 62
	HMCP2515_voidRecieveMess(RXB0CTRL) ;
    3d1a:	80 e6       	ldi	r24, 0x60	; 96
    3d1c:	0e 94 7a 14 	call	0x28f4	; 0x28f4 <HMCP2515_voidRecieveMess>
	App_CANRecMessage = REC_Message[6] ;
    3d20:	80 91 8a 00 	lds	r24, 0x008A
    3d24:	80 93 9e 00 	sts	0x009E, r24
}
    3d28:	cf 91       	pop	r28
    3d2a:	df 91       	pop	r29
    3d2c:	08 95       	ret

00003d2e <__udivmodhi4>:
    3d2e:	aa 1b       	sub	r26, r26
    3d30:	bb 1b       	sub	r27, r27
    3d32:	51 e1       	ldi	r21, 0x11	; 17
    3d34:	07 c0       	rjmp	.+14     	; 0x3d44 <__udivmodhi4_ep>

00003d36 <__udivmodhi4_loop>:
    3d36:	aa 1f       	adc	r26, r26
    3d38:	bb 1f       	adc	r27, r27
    3d3a:	a6 17       	cp	r26, r22
    3d3c:	b7 07       	cpc	r27, r23
    3d3e:	10 f0       	brcs	.+4      	; 0x3d44 <__udivmodhi4_ep>
    3d40:	a6 1b       	sub	r26, r22
    3d42:	b7 0b       	sbc	r27, r23

00003d44 <__udivmodhi4_ep>:
    3d44:	88 1f       	adc	r24, r24
    3d46:	99 1f       	adc	r25, r25
    3d48:	5a 95       	dec	r21
    3d4a:	a9 f7       	brne	.-22     	; 0x3d36 <__udivmodhi4_loop>
    3d4c:	80 95       	com	r24
    3d4e:	90 95       	com	r25
    3d50:	bc 01       	movw	r22, r24
    3d52:	cd 01       	movw	r24, r26
    3d54:	08 95       	ret

00003d56 <__prologue_saves__>:
    3d56:	2f 92       	push	r2
    3d58:	3f 92       	push	r3
    3d5a:	4f 92       	push	r4
    3d5c:	5f 92       	push	r5
    3d5e:	6f 92       	push	r6
    3d60:	7f 92       	push	r7
    3d62:	8f 92       	push	r8
    3d64:	9f 92       	push	r9
    3d66:	af 92       	push	r10
    3d68:	bf 92       	push	r11
    3d6a:	cf 92       	push	r12
    3d6c:	df 92       	push	r13
    3d6e:	ef 92       	push	r14
    3d70:	ff 92       	push	r15
    3d72:	0f 93       	push	r16
    3d74:	1f 93       	push	r17
    3d76:	cf 93       	push	r28
    3d78:	df 93       	push	r29
    3d7a:	cd b7       	in	r28, 0x3d	; 61
    3d7c:	de b7       	in	r29, 0x3e	; 62
    3d7e:	ca 1b       	sub	r28, r26
    3d80:	db 0b       	sbc	r29, r27
    3d82:	0f b6       	in	r0, 0x3f	; 63
    3d84:	f8 94       	cli
    3d86:	de bf       	out	0x3e, r29	; 62
    3d88:	0f be       	out	0x3f, r0	; 63
    3d8a:	cd bf       	out	0x3d, r28	; 61
    3d8c:	09 94       	ijmp

00003d8e <__epilogue_restores__>:
    3d8e:	2a 88       	ldd	r2, Y+18	; 0x12
    3d90:	39 88       	ldd	r3, Y+17	; 0x11
    3d92:	48 88       	ldd	r4, Y+16	; 0x10
    3d94:	5f 84       	ldd	r5, Y+15	; 0x0f
    3d96:	6e 84       	ldd	r6, Y+14	; 0x0e
    3d98:	7d 84       	ldd	r7, Y+13	; 0x0d
    3d9a:	8c 84       	ldd	r8, Y+12	; 0x0c
    3d9c:	9b 84       	ldd	r9, Y+11	; 0x0b
    3d9e:	aa 84       	ldd	r10, Y+10	; 0x0a
    3da0:	b9 84       	ldd	r11, Y+9	; 0x09
    3da2:	c8 84       	ldd	r12, Y+8	; 0x08
    3da4:	df 80       	ldd	r13, Y+7	; 0x07
    3da6:	ee 80       	ldd	r14, Y+6	; 0x06
    3da8:	fd 80       	ldd	r15, Y+5	; 0x05
    3daa:	0c 81       	ldd	r16, Y+4	; 0x04
    3dac:	1b 81       	ldd	r17, Y+3	; 0x03
    3dae:	aa 81       	ldd	r26, Y+2	; 0x02
    3db0:	b9 81       	ldd	r27, Y+1	; 0x01
    3db2:	ce 0f       	add	r28, r30
    3db4:	d1 1d       	adc	r29, r1
    3db6:	0f b6       	in	r0, 0x3f	; 63
    3db8:	f8 94       	cli
    3dba:	de bf       	out	0x3e, r29	; 62
    3dbc:	0f be       	out	0x3f, r0	; 63
    3dbe:	cd bf       	out	0x3d, r28	; 61
    3dc0:	ed 01       	movw	r28, r26
    3dc2:	08 95       	ret

00003dc4 <_exit>:
    3dc4:	f8 94       	cli

00003dc6 <__stop_program>:
    3dc6:	ff cf       	rjmp	.-2      	; 0x3dc6 <__stop_program>
