Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Aug 08 16:45:34 2020
| Host         : LAPTOP-3I35GVHS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_top_timing_summary_routed.rpt -rpx vga_top_timing_summary_routed.rpx
| Design       : vga_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: VGA/vga_vs_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.392        0.000                      0                   98        0.080        0.000                      0                   98        2.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLOCK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          
  clkfbout_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.392        0.000                      0                   98        0.210        0.000                      0                   98       19.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       26.405        0.000                      0                   98        0.210        0.000                      0                   98       15.500        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.392        0.000                      0                   98        0.080        0.000                      0                   98  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.392        0.000                      0                   98        0.080        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.392ns  (required time - arrival time)
  Source:                 VGA/pixel_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.171ns (39.826%)  route 3.280ns (60.174%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666    -2.201    VGA/CLK
    SLICE_X32Y31         FDRE                                         r  VGA/pixel_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.683 r  VGA/pixel_x_reg[4]/Q
                         net (fo=9, routed)           1.038    -0.645    VGA/Q[3]
    SLICE_X35Y32         LUT4 (Prop_lut4_I1_O)        0.152    -0.493 r  VGA/leqOp_inferred__5_carry_i_9/O
                         net (fo=3, routed)           0.445    -0.048    VGA/leqOp_inferred__5_carry_i_9_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.332     0.284 r  VGA/leqOp_inferred__5_carry_i_5/O
                         net (fo=1, routed)           0.000     0.284    PELOTA/pixel_x_reg[7][3]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.685 r  PELOTA/leqOp_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.685    PELOTA/leqOp_inferred__5_carry_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.956 r  PELOTA/leqOp_inferred__5_carry__0/CO[0]
                         net (fo=3, routed)           0.989     1.946    PELOTA/vga_r_reg_3[0]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.373     2.319 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.808     3.127    VGA/Bola_Y_reg[9]_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.124     3.251 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000     3.251    VGA/vga_b0
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.143    VGA/CLK
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.402    37.741    
                         clock uncertainty           -0.130    37.611    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    37.642    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         37.642    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 34.392    

Slack (MET) :             34.991ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.825ns (37.309%)  route 3.067ns (62.691%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  VGA/pixel_y_reg[1]/Q
                         net (fo=21, routed)          1.763     0.009    VGA/vga_r_reg_4[0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124     0.133 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.682     0.815    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124     0.939 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000     0.939    PELOTA/pixel_y_reg[6][3]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.315 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000     1.315    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.569 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.455     2.024    VGA/pixel_y_reg[8]_0[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.367     2.391 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.167     2.558    VGA/vga_g_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.682 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000     2.682    VGA/vga_g0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.368    37.774    
                         clock uncertainty           -0.130    37.644    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.029    37.673    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         37.673    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 34.991    

Slack (MET) :             35.027ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.871ns (38.514%)  route 2.987ns (61.486%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.419    -1.791 f  VGA/pixel_y_reg[6]/Q
                         net (fo=20, routed)          1.500    -0.290    PELOTA/pixel_y_reg[9]_3[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.299     0.009 r  PELOTA/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.527     0.536    PELOTA/geqOp_carry_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     0.921 r  PELOTA/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.921    PELOTA/geqOp_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.192 r  PELOTA/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.526     1.718    VGA/pixel_y_reg[9]_1[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.373     2.091 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.433     2.524    VGA/vga_r_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.648 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000     2.648    VGA/vga_r0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.368    37.774    
                         clock uncertainty           -0.130    37.644    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031    37.675    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         37.675    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 35.027    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851     1.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/C
                         clock pessimism             -0.402    37.734    
                         clock uncertainty           -0.130    37.604    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    37.080    VGA/cont_vs_reg[4]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851     1.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.402    37.734    
                         clock uncertainty           -0.130    37.604    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    37.080    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 35.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 f  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.106    -0.186    VGA/cont_vs_reg__0[6]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.141    VGA/video_on0
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819    -0.223    VGA/CLK
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.443    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092    -0.351    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.141    VGA/cont_hs_reg__0[2]
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    VGA/plusOp[5]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.233    -0.453    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.332    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.188ns (48.897%)  route 0.196ns (51.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.047    -0.068 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    VGA/plusOp[8]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.220    -0.440    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.309    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.344%)  route 0.168ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.168    -0.124    VGA/cont_vs_reg__0[6]
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
                         clock pessimism             -0.220    -0.444    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.075    -0.369    VGA/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.070 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    VGA/plusOp[7]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.220    -0.440    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.319    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.910%)  route 0.181ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.048    -0.059 r  VGA/cont_hs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[3]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/C
                         clock pessimism             -0.219    -0.439    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.308    VGA/cont_hs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.555%)  route 0.181ns (46.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.062 r  VGA/cont_hs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    VGA/plusOp[2]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
                         clock pessimism             -0.219    -0.439    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.120    -0.319    VGA/cont_hs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.102    VGA/cont_hs_reg__0[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.043    -0.059 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[1]
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.219    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.233    -0.452    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.131    -0.321    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.043    -0.064 r  VGA/cont_vs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[1]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.233    -0.457    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.326    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.064 r  VGA/cont_vs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[3]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.233    -0.457    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.326    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y29    VGA/cont_hs_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X34Y24    VGA/cont_vs_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X34Y24    VGA/cont_vs_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X34Y30    VGA/pixel_x_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y31    VGA/pixel_x_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y31    VGA/pixel_x_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y30    VGA/pixel_x_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X33Y30    VGA/pixel_x_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y30    VGA/pixel_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y30    VGA/pixel_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y30    VGA/pixel_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X32Y30    VGA/cont_hs_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X32Y30    VGA/cont_hs_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y26    VGA/cont_vs_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y30    VGA/vga_g_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y30    VGA/vga_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y26    VGA/video_on_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X33Y30    VGA/pixel_x_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y24    VGA/cont_vs_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X34Y24    VGA/cont_vs_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y25    VGA/pixel_y_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y25    VGA/pixel_y_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y25    VGA/pixel_y_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y25    VGA/pixel_y_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y25    VGA/pixel_y_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y25    VGA/pixel_y_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y25    VGA/pixel_y_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X36Y25    VGA/pixel_y_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.405ns  (required time - arrival time)
  Source:                 VGA/pixel_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.171ns (39.826%)  route 3.280ns (60.174%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 30.143 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666    -2.201    VGA/CLK
    SLICE_X32Y31         FDRE                                         r  VGA/pixel_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.683 r  VGA/pixel_x_reg[4]/Q
                         net (fo=9, routed)           1.038    -0.645    VGA/Q[3]
    SLICE_X35Y32         LUT4 (Prop_lut4_I1_O)        0.152    -0.493 r  VGA/leqOp_inferred__5_carry_i_9/O
                         net (fo=3, routed)           0.445    -0.048    VGA/leqOp_inferred__5_carry_i_9_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.332     0.284 r  VGA/leqOp_inferred__5_carry_i_5/O
                         net (fo=1, routed)           0.000     0.284    PELOTA/pixel_x_reg[7][3]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.685 r  PELOTA/leqOp_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.685    PELOTA/leqOp_inferred__5_carry_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.956 r  PELOTA/leqOp_inferred__5_carry__0/CO[0]
                         net (fo=3, routed)           0.989     1.946    PELOTA/vga_r_reg_3[0]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.373     2.319 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.808     3.127    VGA/Bola_Y_reg[9]_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.124     3.251 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000     3.251    VGA/vga_b0
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    30.143    VGA/CLK
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.402    29.741    
                         clock uncertainty           -0.117    29.624    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    29.655    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         29.655    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 26.405    

Slack (MET) :             27.004ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.825ns (37.309%)  route 3.067ns (62.691%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 30.142 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456    -1.754 r  VGA/pixel_y_reg[1]/Q
                         net (fo=21, routed)          1.763     0.009    VGA/vga_r_reg_4[0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124     0.133 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.682     0.815    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124     0.939 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000     0.939    PELOTA/pixel_y_reg[6][3]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.315 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000     1.315    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.569 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.455     2.024    VGA/pixel_y_reg[8]_0[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.367     2.391 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.167     2.558    VGA/vga_g_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.682 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000     2.682    VGA/vga_g0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    30.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.368    29.774    
                         clock uncertainty           -0.117    29.657    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.029    29.686    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         29.686    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 27.004    

Slack (MET) :             27.040ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.871ns (38.514%)  route 2.987ns (61.486%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 30.142 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.419    -1.791 f  VGA/pixel_y_reg[6]/Q
                         net (fo=20, routed)          1.500    -0.290    PELOTA/pixel_y_reg[9]_3[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.299     0.009 r  PELOTA/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.527     0.536    PELOTA/geqOp_carry_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     0.921 r  PELOTA/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.921    PELOTA/geqOp_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.192 r  PELOTA/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.526     1.718    VGA/pixel_y_reg[9]_1[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.373     2.091 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.433     2.524    VGA/vga_r_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.648 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000     2.648    VGA/vga_r0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    30.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.368    29.774    
                         clock uncertainty           -0.117    29.657    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031    29.688    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         29.688    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 27.040    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.346    29.790    
                         clock uncertainty           -0.117    29.673    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    29.149    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.346    29.790    
                         clock uncertainty           -0.117    29.673    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    29.149    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.346    29.790    
                         clock uncertainty           -0.117    29.673    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    29.149    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.346    29.790    
                         clock uncertainty           -0.117    29.673    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    29.149    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952     1.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.346    29.790    
                         clock uncertainty           -0.117    29.673    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    29.149    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851     1.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/C
                         clock pessimism             -0.402    29.734    
                         clock uncertainty           -0.117    29.617    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    29.093    VGA/cont_vs_reg[4]
  -------------------------------------------------------------------
                         required time                         29.093    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 27.445    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 30.136 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    -2.210    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.692 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    -0.663    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    -0.539 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    -0.085    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634     0.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124     0.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851     1.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    30.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.402    29.734    
                         clock uncertainty           -0.117    29.617    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    29.093    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                         29.093    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 27.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 f  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.106    -0.186    VGA/cont_vs_reg__0[6]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.141    VGA/video_on0
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819    -0.223    VGA/CLK
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.443    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092    -0.351    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.141    VGA/cont_hs_reg__0[2]
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    VGA/plusOp[5]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.233    -0.453    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.332    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.188ns (48.897%)  route 0.196ns (51.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.047    -0.068 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    VGA/plusOp[8]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.220    -0.440    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.309    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.344%)  route 0.168ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.168    -0.124    VGA/cont_vs_reg__0[6]
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
                         clock pessimism             -0.220    -0.444    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.075    -0.369    VGA/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.070 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    VGA/plusOp[7]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.220    -0.440    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.319    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.910%)  route 0.181ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.048    -0.059 r  VGA/cont_hs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[3]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/C
                         clock pessimism             -0.219    -0.439    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.308    VGA/cont_hs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.555%)  route 0.181ns (46.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.062 r  VGA/cont_hs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    VGA/plusOp[2]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
                         clock pessimism             -0.219    -0.439    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.120    -0.319    VGA/cont_hs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.102    VGA/cont_hs_reg__0[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.043    -0.059 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[1]
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.219    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.233    -0.452    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.131    -0.321    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.043    -0.064 r  VGA/cont_vs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[1]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.233    -0.457    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.326    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.064 r  VGA/cont_vs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[3]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.233    -0.457    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.326    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X33Y29    VGA/cont_hs_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X34Y24    VGA/cont_vs_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X34Y24    VGA/cont_vs_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X34Y30    VGA/pixel_x_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X32Y31    VGA/pixel_x_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X32Y31    VGA/pixel_x_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X33Y30    VGA/pixel_x_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         32.000      31.000     SLICE_X33Y30    VGA/pixel_x_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X34Y30    VGA/pixel_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X33Y30    VGA/pixel_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X33Y30    VGA/pixel_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X32Y30    VGA/cont_hs_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X32Y30    VGA/cont_hs_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X34Y26    VGA/cont_vs_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y30    VGA/vga_g_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y30    VGA/vga_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y26    VGA/video_on_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X33Y30    VGA/pixel_x_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X34Y24    VGA/cont_vs_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X34Y24    VGA/cont_vs_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X32Y31    VGA/pixel_x_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X32Y31    VGA/pixel_x_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y25    VGA/pixel_y_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y25    VGA/pixel_y_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X36Y25    VGA/pixel_y_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y25    VGA/pixel_y_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X36Y25    VGA/pixel_y_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.000      15.500     SLICE_X35Y25    VGA/pixel_y_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17  PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.000      20.633     PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 VGA/pixel_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.451ns  (logic 2.171ns (39.826%)  route 3.280ns (60.174%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns = ( 29.799 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666    29.799    VGA/CLK
    SLICE_X32Y31         FDRE                                         r  VGA/pixel_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.518    30.317 r  VGA/pixel_x_reg[4]/Q
                         net (fo=9, routed)           1.038    31.355    VGA/Q[3]
    SLICE_X35Y32         LUT4 (Prop_lut4_I1_O)        0.152    31.507 r  VGA/leqOp_inferred__5_carry_i_9/O
                         net (fo=3, routed)           0.445    31.952    VGA/leqOp_inferred__5_carry_i_9_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.332    32.284 r  VGA/leqOp_inferred__5_carry_i_5/O
                         net (fo=1, routed)           0.000    32.284    PELOTA/pixel_x_reg[7][3]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.685 r  PELOTA/leqOp_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000    32.685    PELOTA/leqOp_inferred__5_carry_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.956 r  PELOTA/leqOp_inferred__5_carry__0/CO[0]
                         net (fo=3, routed)           0.989    33.946    PELOTA/vga_r_reg_3[0]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.373    34.319 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.808    35.127    VGA/Bola_Y_reg[9]_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.124    35.251 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000    35.251    VGA/vga_b0
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.143    VGA/CLK
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.402    37.741    
                         clock uncertainty           -0.130    37.611    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    37.642    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                         37.642    
                         arrival time                         -35.251    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        4.892ns  (logic 1.825ns (37.309%)  route 3.067ns (62.691%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456    30.246 r  VGA/pixel_y_reg[1]/Q
                         net (fo=21, routed)          1.763    32.009    VGA/vga_r_reg_4[0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    32.133 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.682    32.815    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    32.939 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000    32.939    PELOTA/pixel_y_reg[6][3]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.315 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000    33.315    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.569 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.455    34.024    VGA/pixel_y_reg[8]_0[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.367    34.391 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.167    34.558    VGA/vga_g_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124    34.682 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000    34.682    VGA/vga_g0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.368    37.774    
                         clock uncertainty           -0.130    37.644    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.029    37.673    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                         37.673    
                         arrival time                         -34.682    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        4.858ns  (logic 1.871ns (38.514%)  route 2.987ns (61.486%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.419    30.209 f  VGA/pixel_y_reg[6]/Q
                         net (fo=20, routed)          1.500    31.710    PELOTA/pixel_y_reg[9]_3[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.299    32.009 r  PELOTA/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.527    32.536    PELOTA/geqOp_carry_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    32.921 r  PELOTA/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    32.921    PELOTA/geqOp_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.192 r  PELOTA/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.526    33.718    VGA/pixel_y_reg[9]_1[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.373    34.091 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.433    34.524    VGA/vga_r_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124    34.648 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000    34.648    VGA/vga_r0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.368    37.774    
                         clock uncertainty           -0.130    37.644    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031    37.675    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                         37.675    
                         arrival time                         -34.648    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952    33.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -33.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952    33.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -33.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952    33.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -33.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952    33.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -33.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952    33.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.346    37.790    
                         clock uncertainty           -0.130    37.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524    37.136    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -33.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851    33.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/C
                         clock pessimism             -0.402    37.734    
                         clock uncertainty           -0.130    37.604    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    37.080    VGA/cont_vs_reg[4]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                         -33.648    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 38.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 29.790 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    32.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657    29.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    30.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028    31.337    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    31.461 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454    31.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634    32.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    32.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851    33.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    40.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486    38.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.402    37.734    
                         clock uncertainty           -0.130    37.604    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    37.080    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                         -33.648    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 f  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.106    -0.186    VGA/cont_vs_reg__0[6]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.141    VGA/video_on0
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819    -0.223    VGA/CLK
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.443    
                         clock uncertainty            0.130    -0.313    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092    -0.221    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.141    VGA/cont_hs_reg__0[2]
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    VGA/plusOp[5]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.233    -0.453    
                         clock uncertainty            0.130    -0.323    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.202    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.188ns (48.897%)  route 0.196ns (51.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.047    -0.068 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    VGA/plusOp[8]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.220    -0.440    
                         clock uncertainty            0.130    -0.310    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.179    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.344%)  route 0.168ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.168    -0.124    VGA/cont_vs_reg__0[6]
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
                         clock pessimism             -0.220    -0.444    
                         clock uncertainty            0.130    -0.314    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.075    -0.239    VGA/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.070 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    VGA/plusOp[7]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.220    -0.440    
                         clock uncertainty            0.130    -0.310    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.189    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.910%)  route 0.181ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.048    -0.059 r  VGA/cont_hs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[3]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/C
                         clock pessimism             -0.219    -0.439    
                         clock uncertainty            0.130    -0.309    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.178    VGA/cont_hs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.555%)  route 0.181ns (46.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.062 r  VGA/cont_hs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    VGA/plusOp[2]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
                         clock pessimism             -0.219    -0.439    
                         clock uncertainty            0.130    -0.309    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.120    -0.189    VGA/cont_hs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.102    VGA/cont_hs_reg__0[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.043    -0.059 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[1]
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.219    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.233    -0.452    
                         clock uncertainty            0.130    -0.322    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.131    -0.191    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.043    -0.064 r  VGA/cont_vs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[1]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.233    -0.457    
                         clock uncertainty            0.130    -0.327    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.196    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            VGA/cont_vs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.064 r  VGA/cont_vs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[3]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.233    -0.457    
                         clock uncertainty            0.130    -0.327    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.196    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 VGA/pixel_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.451ns  (logic 2.171ns (39.826%)  route 3.280ns (60.174%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 126.143 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.201ns = ( 117.799 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666   117.799    VGA/CLK
    SLICE_X32Y31         FDRE                                         r  VGA/pixel_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.518   118.317 r  VGA/pixel_x_reg[4]/Q
                         net (fo=9, routed)           1.038   119.355    VGA/Q[3]
    SLICE_X35Y32         LUT4 (Prop_lut4_I1_O)        0.152   119.507 r  VGA/leqOp_inferred__5_carry_i_9/O
                         net (fo=3, routed)           0.445   119.952    VGA/leqOp_inferred__5_carry_i_9_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.332   120.284 r  VGA/leqOp_inferred__5_carry_i_5/O
                         net (fo=1, routed)           0.000   120.284    PELOTA/pixel_x_reg[7][3]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.685 r  PELOTA/leqOp_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000   120.685    PELOTA/leqOp_inferred__5_carry_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.956 r  PELOTA/leqOp_inferred__5_carry__0/CO[0]
                         net (fo=3, routed)           0.989   121.946    PELOTA/vga_r_reg_3[0]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.373   122.319 f  PELOTA/vga_b_i_2/O
                         net (fo=1, routed)           0.808   123.127    VGA/Bola_Y_reg[9]_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.124   123.251 r  VGA/vga_b_i_1/O
                         net (fo=1, routed)           0.000   123.251    VGA/vga_b0
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493   126.143    VGA/CLK
    SLICE_X35Y31         FDRE                                         r  VGA/vga_b_reg/C
                         clock pessimism             -0.402   125.741    
                         clock uncertainty           -0.130   125.611    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031   125.642    VGA/vga_b_reg
  -------------------------------------------------------------------
                         required time                        125.642    
                         arrival time                        -123.251    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        4.892ns  (logic 1.825ns (37.309%)  route 3.067ns (62.691%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 126.142 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456   118.246 r  VGA/pixel_y_reg[1]/Q
                         net (fo=21, routed)          1.763   120.009    VGA/vga_r_reg_4[0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124   120.133 r  VGA/leqOp_inferred__6_carry_i_9/O
                         net (fo=4, routed)           0.682   120.815    VGA/leqOp_inferred__6_carry_i_9_n_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124   120.939 r  VGA/leqOp_inferred__6_carry_i_5/O
                         net (fo=1, routed)           0.000   120.939    PELOTA/pixel_y_reg[6][3]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   121.315 r  PELOTA/leqOp_inferred__6_carry/CO[3]
                         net (fo=1, routed)           0.000   121.315    PELOTA/leqOp_inferred__6_carry_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.569 r  PELOTA/leqOp_inferred__6_carry__0/CO[0]
                         net (fo=1, routed)           0.455   122.024    VGA/pixel_y_reg[8]_0[0]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.367   122.391 r  VGA/vga_g_i_2/O
                         net (fo=2, routed)           0.167   122.558    VGA/vga_g_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124   122.682 r  VGA/vga_g_i_1/O
                         net (fo=1, routed)           0.000   122.682    VGA/vga_g0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492   126.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_g_reg/C
                         clock pessimism             -0.368   125.774    
                         clock uncertainty           -0.130   125.644    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.029   125.673    VGA/vga_g_reg
  -------------------------------------------------------------------
                         required time                        125.673    
                         arrival time                        -122.682    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 VGA/pixel_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        4.858ns  (logic 1.871ns (38.514%)  route 2.987ns (61.486%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 126.142 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.419   118.209 f  VGA/pixel_y_reg[6]/Q
                         net (fo=20, routed)          1.500   119.710    PELOTA/pixel_y_reg[9]_3[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.299   120.009 r  PELOTA/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.527   120.536    PELOTA/geqOp_carry_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   120.921 r  PELOTA/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000   120.921    PELOTA/geqOp_carry_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   121.192 r  PELOTA/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.526   121.718    VGA/pixel_y_reg[9]_1[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.373   122.091 r  VGA/vga_r_i_2/O
                         net (fo=1, routed)           0.433   122.524    VGA/vga_r_i_2_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.124   122.648 r  VGA/vga_r_i_1/O
                         net (fo=1, routed)           0.000   122.648    VGA/vga_r0
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492   126.142    VGA/CLK
    SLICE_X35Y30         FDRE                                         r  VGA/vga_r_reg/C
                         clock pessimism             -0.368   125.774    
                         clock uncertainty           -0.130   125.644    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.031   125.675    VGA/vga_r_reg
  -------------------------------------------------------------------
                         required time                        125.675    
                         arrival time                        -122.648    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952   121.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
                         clock pessimism             -0.346   125.790    
                         clock uncertainty           -0.130   125.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524   125.136    VGA/cont_vs_reg[0]
  -------------------------------------------------------------------
                         required time                        125.136    
                         arrival time                        -121.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952   121.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.346   125.790    
                         clock uncertainty           -0.130   125.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524   125.136    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                        125.136    
                         arrival time                        -121.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952   121.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[2]/C
                         clock pessimism             -0.346   125.790    
                         clock uncertainty           -0.130   125.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524   125.136    VGA/cont_vs_reg[2]
  -------------------------------------------------------------------
                         required time                        125.136    
                         arrival time                        -121.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952   121.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.346   125.790    
                         clock uncertainty           -0.130   125.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524   125.136    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                        125.136    
                         arrival time                        -121.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.958ns  (logic 0.890ns (22.486%)  route 3.068ns (77.514%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.952   121.748    VGA/cont_vs0
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
                         clock pessimism             -0.346   125.790    
                         clock uncertainty           -0.130   125.660    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.524   125.136    VGA/cont_vs_reg[5]
  -------------------------------------------------------------------
                         required time                        125.136    
                         arrival time                        -121.748    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851   121.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[4]/C
                         clock pessimism             -0.402   125.734    
                         clock uncertainty           -0.130   125.604    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524   125.080    VGA/cont_vs_reg[4]
  -------------------------------------------------------------------
                         required time                        125.080    
                         arrival time                        -121.648    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 VGA/cont_vs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 126.136 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 117.790 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.657   117.790    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518   118.308 f  VGA/cont_vs_reg[5]/Q
                         net (fo=10, routed)          1.028   119.336    VGA/cont_vs_reg__0[5]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124   119.460 r  VGA/cont_vs[9]_i_7/O
                         net (fo=1, routed)           0.454   119.915    VGA/cont_vs[9]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124   120.039 r  VGA/cont_vs[9]_i_4/O
                         net (fo=1, routed)           0.634   120.673    VGA/cont_vs[9]_i_4_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124   120.797 r  VGA/cont_vs[9]_i_1/O
                         net (fo=10, routed)          0.851   121.648    VGA/cont_vs0
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   128.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          1.486   126.136    VGA/CLK
    SLICE_X34Y25         FDRE                                         r  VGA/cont_vs_reg[7]/C
                         clock pessimism             -0.402   125.734    
                         clock uncertainty           -0.130   125.604    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524   125.080    VGA/cont_vs_reg[7]
  -------------------------------------------------------------------
                         required time                        125.080    
                         arrival time                        -121.648    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 f  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.106    -0.186    VGA/cont_vs_reg__0[6]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  VGA/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.141    VGA/video_on0
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.819    -0.223    VGA/CLK
    SLICE_X35Y26         FDRE                                         r  VGA/video_on_reg/C
                         clock pessimism             -0.220    -0.443    
                         clock uncertainty            0.130    -0.313    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092    -0.221    VGA/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.289 r  VGA/cont_hs_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.141    VGA/cont_hs_reg__0[2]
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  VGA/cont_hs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    VGA/plusOp[5]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[5]/C
                         clock pessimism             -0.233    -0.453    
                         clock uncertainty            0.130    -0.323    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.202    VGA/cont_hs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.188ns (48.897%)  route 0.196ns (51.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.047    -0.068 r  VGA/cont_hs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    VGA/plusOp[8]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[8]/C
                         clock pessimism             -0.220    -0.440    
                         clock uncertainty            0.130    -0.310    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.179    VGA/cont_hs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.344%)  route 0.168ns (50.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.553    -0.456    VGA/CLK
    SLICE_X34Y26         FDRE                                         r  VGA/cont_vs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  VGA/cont_vs_reg[6]/Q
                         net (fo=9, routed)           0.168    -0.124    VGA/cont_vs_reg__0[6]
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X35Y25         FDRE                                         r  VGA/pixel_y_reg[6]/C
                         clock pessimism             -0.220    -0.444    
                         clock uncertainty            0.130    -0.314    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.075    -0.239    VGA/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.453    VGA/CLK
    SLICE_X33Y29         FDRE                                         r  VGA/cont_hs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  VGA/cont_hs_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.115    VGA/cont_hs_reg__0[6]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.070 r  VGA/cont_hs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    VGA/plusOp[7]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[7]/C
                         clock pessimism             -0.220    -0.440    
                         clock uncertainty            0.130    -0.310    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.121    -0.189    VGA/cont_hs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.910%)  route 0.181ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.048    -0.059 r  VGA/cont_hs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[3]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[3]/C
                         clock pessimism             -0.219    -0.439    
                         clock uncertainty            0.130    -0.309    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.131    -0.178    VGA/cont_hs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.555%)  route 0.181ns (46.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.181    -0.107    VGA/cont_hs_reg__0[0]
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.062 r  VGA/cont_hs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    VGA/plusOp[2]
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.822    -0.220    VGA/CLK
    SLICE_X32Y29         FDRE                                         r  VGA/cont_hs_reg[2]/C
                         clock pessimism             -0.219    -0.439    
                         clock uncertainty            0.130    -0.309    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.120    -0.189    VGA/cont_hs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA/cont_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.452    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  VGA/cont_hs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.102    VGA/cont_hs_reg__0[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I0_O)        0.043    -0.059 r  VGA/cont_hs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    VGA/plusOp[1]
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.219    VGA/CLK
    SLICE_X32Y30         FDRE                                         r  VGA/cont_hs_reg[1]/C
                         clock pessimism             -0.233    -0.452    
                         clock uncertainty            0.130    -0.322    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.131    -0.191    VGA/cont_hs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.043    -0.064 r  VGA/cont_vs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[1]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[1]/C
                         clock pessimism             -0.233    -0.457    
                         clock uncertainty            0.130    -0.327    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.196    VGA/cont_vs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA/cont_vs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/cont_vs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.552    -0.457    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  VGA/cont_vs_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.107    VGA/cont_vs_reg__0[0]
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.064 r  VGA/cont_vs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    VGA/plusOp__0[3]
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  PLL/inst/clkout1_buf/O
                         net (fo=48, routed)          0.818    -0.224    VGA/CLK
    SLICE_X34Y24         FDRE                                         r  VGA/cont_vs_reg[3]/C
                         clock pessimism             -0.233    -0.457    
                         clock uncertainty            0.130    -0.327    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.131    -0.196    VGA/cont_vs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.132    





