// Seed: 1243066460
module module_0 (
    input uwire id_0
);
  assign id_2 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6
);
  id_8(
      id_1
  );
  module_0 modCall_1 (id_2);
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6, id_7 = id_1;
  id_8(
      .product(id_5), .id_0(id_7), .id_1(-1), .id_2(id_7[1])
  );
  module_2 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4
  );
  string id_9, id_10 = "";
endmodule
