<!DOCTYPE html>
<html lang="en">

<head>
  <title>P2F SEMI | Career</title>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <!-- ----------------------------fonts--------------------------------------------------------------->
  <link rel="preconnect" href="https://fonts.googleapis.com">
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <!-- font -->
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;500;600;700;800&display=swap" rel="stylesheet"> 
  <!-- Font awesome --> 
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
  <!-- ----------------------- css------------------------------------------------------->
  <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/4.5.2/css/bootstrap.min.css">
  <link rel="stylesheet" href="css/owl.carousel.min.css">
  <link rel="stylesheet" href="css/owl.theme.default.min.css"> 
  <link rel="stylesheet" href="css/nav.css"> 
  <link rel="stylesheet" href="css/style.css">
  <link rel="stylesheet" href="css/internal.css">
  <!---------------------------css end-------------------------------------------------------->
  <style>
    .faqs .card-header:after {
    font-family: 'FontAwesome';  
    content: "\f068";
    float: right; 
    color: #2cb0e0;
    border: 2px solid #2cb0e0;
    border-radius: 50%;
    padding: 0px 6px;
}
.faqs .card-header.collapsed:after {
    /* symbol for "collapsed" panels */
    content: "\f067"; 
    color: #2cb0e0;
    border: 2px solid #2cb0e0;
    border-radius: 50%;
    padding: 0px 6px;
}
.faqs a.card-title{
  color: #2d2d2d;
  font-weight: 600;
  text-decoration: none;
  font-size: 20px
}
.faqs>.card>.card-header{
  cursor: pointer;
}
.faqs>.card,.faqs>.card>.card-header{
  border:0;
  background: transparent;
}
.faqs>.card>.card-header{
  padding: 10px;
}
  </style>
</head>

<body>

<div class="main-Div align-items-center">
	   
       <!---------------------------header------------------------------------------------------------------->
  <?php include('include/header.php')?> 
  <!---------------------------------header end-------------------------------------------------------------->
         
      <!-- banner section --> 
		<div class="container">
			<div class="row d-flex justify-align-bottom ">
				<div class="col-lg-12">
					<div class="intro-content ">
					  <h2> Career</h2>
					  <nav aria-label="breadcrumb">
						 <ol class="breadcrumb">
							<li class="breadcrumb-item"><a href="index.php">Home</a></li>
							<li class="breadcrumb-item active" aria-current="page">Career
</li>     
						 </ol>
					  </nav>
				   </div>
				</div>
			</div>
      </div> 
  </div> 
      <!-- banner section -->

  

<!-- Intro -->
	  <section class="Intro pd-tb"> 
		<div class="container ">
		  <div class="row"> 
			<div class="col-lg-8 offset-lg-2 about Career text-center"> 
				<h3 class="heading_h3">Join us today to work with the  world’s leading technology companies</h3>
			
			</div>
			<div class="col-lg-12 about text-center"> 
				
            	<p>P2F is one of the fastest growing semiconductor design services companies in the world. As a result, we have now become the go to team for chips being designed at cutting edge technology nodes all the way down to 5nm. As a P2F employee, you will get the opportunity to work with the world’s absolute leading technology companies building innovative products and solutions for a multitude of market segments and industries. At P2F, everyone is hands-on and expected to learn and grow as they contribute towards developing the next generation products that include: </p>
				<div class="col-lg-12 pd0 text-left">
					<ul class="ul-icon-class list-unstyled ">
						<li>Deep-submicron ASICs with gate counts in the multi-millions </li>
						<li>	Multi-core SoCs incorporating CPUs, DSPs, and GPUs </li>
						<li>	Advanced digital and analog design and synthesis EDA tools </li>
						<li>	Sophisticated methodologies for verification, ATPG, and DFT </li>
						<li>	Custom solutions using Xilinx, Altera, Lattice and Microchip FPGAs </li>
					</ul> 
				</div>
				<p>We are a highly ethical company with real values and we expect our employees to adhere to them. We offer competitive pay along with an outstanding and flexible benefits package.</p>
				<br>
				<p>P2F offers challenging career opportunities in digital design and verification, embedded software development, analog/mixed-signal RF design and verification, and physical design and layout.  Come, design your future with us - take a look at our current openings and apply right away.
	</p>
		<span> <i style="
    font-size: 14px;
    color: #f00;
">P2F IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.
</i></span>
				
				 
			</div>
			</div>
		  <div class="row mt-3"> 
			<div class="col-lg-12 about text-center"> 
				
            <h3 class="heading_h3">Open Positions</h3>
				<p>If you do not see a current open position that matches your experience and skills, please fill out this form and let us know what you are interested in. We are constantly looking for innovative and bright people to join us and we will be touch right away as soon as we have something that fits our profile. 
 
</p> 
				 
			</div>
			</div>
      <h2 class="my-4 text-center">India Openings</h2>
    <div id="accordion" class="accordion faqs">
        <div class="card mb-0">
            <div class="card-header collapsed" data-toggle="collapse" href="#collapseOne">
                <a class="card-title">
                  Physical Design
                </a>
            </div>
            <div id="collapseOne" class="card-body collapse" data-parent="#accordion" >
              <h4>Senior Physical Design Engineer</h4>
              <hr>
              <p>Job Code : PFE01-1045</p>
              <p>Location - Bangalore</p>
              <p>Experience - 4 to 8 Years</p>
              <p>Take complete ownership for implementation of Block level designs</p>
              <p>Responsible for planning and execution of all aspects of Physical Design including Synthesis, Floor planning, Place and Route, Clock Tree Synthesis, Clock Distribution, IP integration, Extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM and Tape Out on 16nm nodes or below</p>
              <p>Must have participated in all stages of the design (floor planning, placement, CTS, routing, crosstalk avoidance, physical verification, IREM)</p>
              <p>Well versed with the Level timing closure (STA), Timing closure methodologies</p>
              <p>Role involves tasks in estimating power using industry standard tool,designing power grid , analyze power grid, doing static IR drop, dynamic IR drop</p>
              <p>Role involves analyzing DRC, LVS,ERC rule files for industry standard layout verification</p>
              <p>Working on very leading technology nodes: 16nm, 14nm, 10nm, 7nm</p>
              <p>Well aware of place and route methodologies and hands on experience with timing convergence</p>
              <p>Good communication skill to negotiate with top level for convergence</p>
            </div>
            <div class="card-header collapsed" data-toggle="collapse" data-parent="#accordion" href="#collapseTwo">
                <a class="card-title">
                  DFT
                </a>
            </div>
            <div id="collapseTwo" class="card-body collapse" data-parent="#accordion" >
                <h4>DFT Engineer</h4>
                <hr>
                <p>Job Code : PFE02-1001</p>
                <p>Location - Bangalore</p>
                <p>Experience - 4+ Years</p>
                <p>Take complete ownership for implementation of Block level designs</p>
                <p>DFT logic integration and verification</p>
                <p>Experience on debugging low coverage</p>
                <p>Gate Level DFT verification with and without timing</p>
                <p>Pattern generation, verification and delivery to ATE team</p>
                <p>· Post silicon debug and support on failing patterns · Experience of leading a small DFT team is a plus · Good experience on EDA tools of reputed vendors like Mentor, Synopsys · LBIST experience is plus · DFT mode STA and timing closer support · Familiar to Verilog and RTL simulation</p>
            </div>
            <div class="card-header collapsed" data-toggle="collapse" data-parent="#accordion" href="#collapseThree">
                <a class="card-title">
                  Design Verification
                </a>
            </div>
            <div id="collapseThree" class="card-body collapse" data-parent="#accordion" >
              <h4>Senior Design Verification Lead/Engineer</h4>
              <p>Job Code : PFE03-1001</p>
              <p>Location - Bangalore</p>
              <p>Experience - 3 to 15 Years</p>
              <p>Job Description</p>
              <p>Self-starter with 3+ years of relevant experience on IP / Sub-system verification on multi millionGate and complex Design with multiple clocks with minimal supervision. Hands-on knowledge with strong fundamentals of SV/ UVM (and Verilog) and ability to modify or develop checkers, monitors etc. from scratch.</p>
              <p>Must Have</p>
              <p>Ability to debug Test bench and RTL issues and handle legacy Testbench and make enhancements. Highly desirable experience in IP with system interface protocols like AMBA /AHB or AXI. Must have experience in end to end IP verification project cycle, including TestbenchStrategies, TB development, simulation debugging.</p>
            </div>
            <div class="card-header collapsed" data-toggle="collapse" data-parent="#accordion" href="#collapsefour">
                <a class="card-title">
                    Artificial Intelligence
                </a>
            </div>
            <div id="collapsefour" class="card-body collapse" data-parent="#accordion" >
              <h4>Chatbot, Machine Learning and Artificial Intelligence Engineer</h4>
              <p>Job Code : PFE03-1001</p>
              <p>Location - Bangalore</p>
              <p>Qualification - Bachelor in Computer Science</p>
              <p>Experience - 2 to 4 years of experience</p>
              <p>Job Description</p>
              <p>Understanding the end user s requirement and translating the requirement into a business requirement document for the Chatbot development or implementation. Developing chatbot queries and responses model based on the uses input in the form of chatbot consumable format. Create NLP modules to enhance the chatbot development process and improve the accuracy of the Chatbot. Developing and fine - tuning machine learning algorithm to improve chatbot engine accuracy and speed. Creation of test plan, test cases and testing chatbot responses using various tools such as selenium.</p>
              <p>Must Have</p>
              <p>Proficient in using python 3.x platform. o Have worked on chatbot development or implementation in a real business scenario. o Proficiency in Natural Language processing packages such as NLTK, Spacy, Gensim etc. o Pro - efficient in Deep Learning algorithm using Keras, Pytorch etc o Knowledge of Social platforms (Facebook, Twitter, LinkedIn, Google, WhatsApp etc.) and their APIs preferred. o Hand - on knowledge of Database, Excel, Powerpoint</p>
              <p>Desired Skill</p>
              <p>Working knowledge of HTML, JavaScript o Worked on chatbot platform such as Alexa, Watson, Luis, Rasa o Must have experience working with unstructured data related to text, voice, video and image analytics.</p>
            </div>
        </div>
    </div>
    <h2 class="my-4 text-center">US Openings</h2>
    <div id="accordion" class="accordion faqs">
        <div class="card mb-0">
            <div class="card-header collapsed" data-toggle="collapse" href="#collapseOne1">
                <a class="card-title">
                Physical Design Engineer
                </a>
            </div>
            <div id="collapseOne1" class="card-body collapse" data-parent="#accordion" >
              <h4></h4>
              <hr>
              <p>Job Code : PFE01-1045</p>
              <p>Location - Bangalore</p>
              <p>Experience - 4 to 8 Years</p>
              <p>Take complete ownership for implementation of Block level designs</p>
              <p>Responsible for planning and execution of all aspects of Physical Design including Synthesis, Floor planning, Place and Route, Clock Tree Synthesis, Clock Distribution, IP integration, Extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM and Tape Out on 16nm nodes or below</p>
              <p>Must have participated in all stages of the design (floor planning, placement, CTS, routing, crosstalk avoidance, physical verification, IREM)</p>
              <p>Well versed with the Level timing closure (STA), Timing closure methodologies</p>
              <p>Role involves tasks in estimating power using industry standard tool,designing power grid , analyze power grid, doing static IR drop, dynamic IR drop</p>
              <p>Role involves analyzing DRC, LVS,ERC rule files for industry standard layout verification</p>
              <p>Working on very leading technology nodes: 16nm, 14nm, 10nm, 7nm</p>
              <p>Well aware of place and route methodologies and hands on experience with timing convergence</p>
              <p>Good communication skill to negotiate with top level for convergence</p>
            </div>
        </div>
    </div>
			</div>
		 
		   
	  </section>

 
<!-----------------footer------------------------------>

<?php include('include/footer.php')?> 
	 
</body>

</html>