<root><simulation><result_generated_time />2023-05-16 18:20:50<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 19, 'OX': 19, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 512}<im2col_enable />False<total_MAC_operation />1663488<total_data_size_element />{'W': 4608, 'I': 225792, 'O': 184832}<total_data_reuse />{'W': 361, 'I': 7.36734693877551, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [171, 1, 1], 'O': [19, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], []], [[], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('OY', 19)], [('FX', 3), ('FY', 3)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OY', 19)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 19)], [], []]<I />[[('OX', 19)], [], []]<O />[[('OX', 19)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 19, 1, 1], 'I': [2.71, 2.71, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [152, 3528, 3528], 'O': [152, 2888, 2888], 'O_partial': [0, 0, 0], 'O_final': [152, 2888, 2888]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.3, 0.0, 0.0], 'O': [0.3, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.3, 0.0, 0.0], 'O': [0.3, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [152, 3528, 3528], 'O': [8, 2888, 2888], 'O_partial': [0, 0, 0], 'O_final': [8, 2888, 2888]}<total_unit_count />{'W': [171, 9, 1, 1], 'I': [171, 171, 1, 1], 'O': [171, 19, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [63, 63, 1, 1], 'O': [19, 19, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [2.7142857142857144, 2.7142857142857144, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4608, 4608], [4608, 4608], [4608, 0]]<I />[[1662976, 612864], [225792, 225792], [225792, 0]]<O />[[(0, 184832), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 184832), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[576, 576], [72, 72], [18, 0]]<I />[[207872, 76608], [3528, 3528], [882, 0]]<O />[[(0, 23104), (23104, 0)], [(0, 2888), (2888, 0)], [(0, 722), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 23104], [23104, 0]), ([0, 2888], [2888, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />1663488<idle />8297984</mac_count></basic_info><energy><total_energy />4054844.4<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[102.4, 716.8, 1177.6]<O />[0.0, 563.2, 972.8]</mem_energy_breakdown><MAC_energy><active_MAC />3636384.8<idle_MAC />414899.2<total />4051284.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0774<utilization_without_data_loading />0.167<utilization_spatial />0.167<utilization_temporal_with_data_loading />0.4634<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />20992<latency_cycle_without_data_loading />9728<ideal_computing_cycle />9728<data_loading><load_cycle_total />11264<load_cycle_individual />{'W': [512, 512, 0], 'I': [9728, 3584, 0]}<load_cycle_combined />{'W': 1024, 'I': 10240}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9216], [-9728, -9728], [-9728, -9728]], 'I': [[-9216], [-9728, -9728], [-9728, -9728]], 'O': [[-9728], [-8704, -6656], [-6656, -9216]]}<mem_stall_cycle_shared />{'W': [[-9216], [-9728, 0], [0, 0]], 'I': [[-9216], [-9728, 0], [0, 0]], 'O': [[-9728], [-8704, -6656], [-6656, -9216]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [152, 3528, 3528], 'O': [152, 2888, 2888], 'O_partial': [0, 0, 0], 'O_final': [152, 2888, 2888]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [9576, 3528, 3528], 'O': [2888, 2888, 2888]}<loop_cycles_each_level />{'W': [19, 19, 19], 'I': [19, 19, 19], 'O': [19, 19, 19]}<top_ir_loop_size />{'W': [19, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.4], [3.8, 3.8], [3.8, 3.8]], 'I': [[8.0, 8.0], [504.0, 185.7], [185.7, 185.7]], 'O': [[8.0, 8.0], [152.0, 152.0], [152.0, 152.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 3.8], [3.8, 3.8]], 'I': [[8.0, 8.0], [504.0, 185.7], [185.7, 185.7]], 'O': [[8.0, 8.0], [152.0, 152.0], [152.0, 152.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [3.8, 3.8], [3.8, 0]], 'I': [[8.0, 8.0], [504.0, 185.7], [185.7, 0]], 'O': [[8.0, 8.0], [152.0, 152.0], [152.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [659.8, 341.5], [189.5, 152.0]], 'I': [[8.0, 8.0], [659.8, 341.5], [189.5, 152.0]], 'O': [[8.0, 8.0], [659.8, 341.5], [189.5, 152.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 19], [19, 19, 1], [19, 19, 1]], 'I': [[1, 1, 19], [19, 19, 1], [19, 19, 1]], 'O': [[1, 1, 19], [19, 19, 1], [19, 19, 1]]}<trans_time_real />{'W': [[0, 1, 19], [[0, 19, 1], [0, 19, 1]], [[0, 19, 1], [0, 19, 1]]], 'I': [[0, 1, 19], [[2, 19, 1], [19, 19, 1]], [[7, 19, 1], [2, 19, 1]]], 'O': [[0, 1, 19], [[2, 19, 1], [6, 19, 1]], [[6, 19, 1], [1, 19, 1]]]}<single_stall_cycle />{'W': [[-1], [-19, -19], [-19, -19]], 'I': [[-1], [-17, 0], [-12, -17]], 'O': [[-1], [-17, -13], [-13, -18]]}<single_stall_count />{'W': [18, 0, 0], 'I': [18, 0, 0], 'O': [19, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6, 6]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-19, -19], [-13, -19]], 1: [[-19, -19], [-13, -13]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.4<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>