
---------- Begin Simulation Statistics ----------
final_tick                               7081329849960                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 530479                       # Simulator instruction rate (inst/s)
host_mem_usage                               20300676                       # Number of bytes of host memory used
host_op_rate                                   620559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3476.31                       # Real time elapsed on the host
host_tick_rate                             2037026855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1844108382                       # Number of instructions simulated
sim_ops                                    2157252453                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.081330                       # Number of seconds simulated
sim_ticks                                7081329849960                       # Number of ticks simulated
system.cpu00.Branches                       115575758                       # Number of branches fetched
system.cpu00.committedInsts                 495350527                       # Number of instructions committed
system.cpu00.committedOps                   566986369                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                   174729111                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                   1161                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                         13                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                       174701198                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                         27913                       # DTB misses
system.cpu00.dtb.perms_faults                      84                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                 4292                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses               82842195                       # DTB read accesses
system.cpu00.dtb.read_hits                   82817827                       # DTB read hits
system.cpu00.dtb.read_misses                    24368                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkPageSizes::4K        27080     97.47%     97.47% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::2M          612      2.20%     99.67% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::1G           91      0.33%    100.00% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::total        27783                       # Table walker page sizes translated
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data        27913                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total        27913                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data        27783                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total        27783                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total        55696                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkWaitTime::samples        27913                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walkWaitTime::0         27913    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walkWaitTime::total        27913                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walks                   27913                       # Table walker walks requested
system.cpu00.dtb.walker.walksLong               27913                       # Table walker walks initiated with long descriptors
system.cpu00.dtb.walker.walksPending::samples     48759456                       # Table walker pending requests distribution
system.cpu00.dtb.walker.walksPending::0      48759456    100.00%    100.00% # Table walker pending requests distribution
system.cpu00.dtb.walker.walksPending::total     48759456                       # Table walker pending requests distribution
system.cpu00.dtb.write_accesses              91886916                       # DTB write accesses
system.cpu00.dtb.write_hits                  91883371                       # DTB write hits
system.cpu00.dtb.write_misses                    3545                       # DTB write misses
system.cpu00.idle_fraction                   0.555144                       # Percentage of idle cycles
system.cpu00.itb.accesses                   495258644                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                    350                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                         13                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                       495137933                       # DTB hits
system.cpu00.itb.inst_accesses              495258644                       # ITB inst accesses
system.cpu00.itb.inst_hits                  495137933                       # ITB inst hits
system.cpu00.itb.inst_misses                   120711                       # ITB inst misses
system.cpu00.itb.misses                        120711                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkPageSizes::4K       119695     99.17%     99.17% # Table walker page sizes translated
system.cpu00.itb.walker.walkPageSizes::2M          999      0.83%    100.00% # Table walker page sizes translated
system.cpu00.itb.walker.walkPageSizes::total       120694                       # Table walker page sizes translated
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst       120711                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total       120711                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst       120694                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total       120694                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total       241405                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkWaitTime::samples       120711                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walkWaitTime::0        120711    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walkWaitTime::total       120711                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walks                  120711                       # Table walker walks requested
system.cpu00.itb.walker.walksLong              120711                       # Table walker walks initiated with long descriptors
system.cpu00.itb.walker.walksPending::samples     48731676                       # Table walker pending requests distribution
system.cpu00.itb.walker.walksPending::0      48731676    100.00%    100.00% # Table walker pending requests distribution
system.cpu00.itb.walker.walksPending::total     48731676                       # Table walker pending requests distribution
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   3149                       # number of quiesce instructions executed
system.cpu00.not_idle_fraction               0.444856                       # Percentage of non-idle cycles
system.cpu00.numCycles                     1265305599                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             562878585.604718                       # Number of busy cycles
system.cpu00.num_cc_register_reads          141313296                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes         140479197                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts     70245548                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                  26936430                       # number of times a function call or return occured
system.cpu00.num_idle_cycles             702427013.395281                       # Number of idle cycles
system.cpu00.num_int_alu_accesses           503286603                       # Number of integer alu accesses
system.cpu00.num_int_insts                  503286603                       # number of integer instructions
system.cpu00.num_int_register_reads         692072427                       # number of times the integer registers were read
system.cpu00.num_int_register_writes        379838804                       # number of times the integer registers were written
system.cpu00.num_load_insts                  82742732                       # Number of load instructions
system.cpu00.num_mem_refs                   174647686                       # number of memory refs
system.cpu00.num_store_insts                 91904954                       # Number of store instructions
system.cpu00.num_vec_alu_accesses               18324                       # Number of vector alu accesses
system.cpu00.num_vec_insts                      18324                       # number of vector instructions
system.cpu00.num_vec_register_reads             16801                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes             1867                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                3628      0.00%      0.00% # Class of executed instruction
system.cpu00.op_class::IntAlu               387604966     68.36%     68.36% # Class of executed instruction
system.cpu00.op_class::IntMult                4628733      0.82%     69.18% # Class of executed instruction
system.cpu00.op_class::IntDiv                  100629      0.02%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatMisc                 1627      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0      0.00%     69.20% # Class of executed instruction
system.cpu00.op_class::MemRead               82742732     14.59%     83.79% # Class of executed instruction
system.cpu00.op_class::MemWrite              91904954     16.21%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                566987269                       # Class of executed instruction
system.cpu01.Branches                         2324789                       # Number of branches fetched
system.cpu01.committedInsts                  10241623                       # Number of instructions committed
system.cpu01.committedOps                    12168511                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                     4033166                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                    228                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                         4032173                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                           993                       # DTB misses
system.cpu01.dtb.perms_faults                      36                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                  260                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                2467036                       # DTB read accesses
system.cpu01.dtb.read_hits                    2466187                       # DTB read hits
system.cpu01.dtb.read_misses                      849                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkPageSizes::4K          878     96.80%     96.80% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::2M           21      2.32%     99.12% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::1G            8      0.88%    100.00% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::total          907                       # Table walker page sizes translated
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data          993                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total          993                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data          907                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total          907                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total         1900                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkWaitTime::samples          993                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walkWaitTime::0           993    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walkWaitTime::total          993                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walks                     993                       # Table walker walks requested
system.cpu01.dtb.walker.walksLong                 993                       # Table walker walks initiated with long descriptors
system.cpu01.dtb.walker.walksPending::samples    885228180                       # Table walker pending requests distribution
system.cpu01.dtb.walker.walksPending::0     885228180    100.00%    100.00% # Table walker pending requests distribution
system.cpu01.dtb.walker.walksPending::total    885228180                       # Table walker pending requests distribution
system.cpu01.dtb.write_accesses               1566130                       # DTB write accesses
system.cpu01.dtb.write_hits                   1565986                       # DTB write hits
system.cpu01.dtb.write_misses                     144                       # DTB write misses
system.cpu01.idle_fraction                   0.990453                       # Percentage of idle cycles
system.cpu01.itb.accesses                    10241083                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                        10227734                       # DTB hits
system.cpu01.itb.inst_accesses               10241083                       # ITB inst accesses
system.cpu01.itb.inst_hits                   10227734                       # ITB inst hits
system.cpu01.itb.inst_misses                    13349                       # ITB inst misses
system.cpu01.itb.misses                         13349                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkPageSizes::4K        13303     99.76%     99.76% # Table walker page sizes translated
system.cpu01.itb.walker.walkPageSizes::2M           32      0.24%    100.00% # Table walker page sizes translated
system.cpu01.itb.walker.walkPageSizes::total        13335                       # Table walker page sizes translated
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst        13349                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total        13349                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst        13335                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total        13335                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total        26684                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkWaitTime::samples        13349                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walkWaitTime::0         13349    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walkWaitTime::total        13349                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walks                   13349                       # Table walker walks requested
system.cpu01.itb.walker.walksLong               13349                       # Table walker walks initiated with long descriptors
system.cpu01.itb.walker.walksPending::samples    885200400                       # Table walker pending requests distribution
system.cpu01.itb.walker.walksPending::0     885200400    100.00%    100.00% # Table walker pending requests distribution
system.cpu01.itb.walker.walksPending::total    885200400                       # Table walker pending requests distribution
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   2411                       # number of quiesce instructions executed
system.cpu01.not_idle_fraction               0.009547                       # Percentage of non-idle cycles
system.cpu01.numCycles                     1192723410                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             11386401.044343                       # Number of busy cycles
system.cpu01.num_cc_register_reads            3357084                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           1729032                       # number of times the CC registers were written
system.cpu01.num_conditional_control_insts      1464354                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                    802010                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1181337008.955657                       # Number of idle cycles
system.cpu01.num_int_alu_accesses            11002805                       # Number of integer alu accesses
system.cpu01.num_int_insts                   11002805                       # number of integer instructions
system.cpu01.num_int_register_reads          14300933                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          8665378                       # number of times the integer registers were written
system.cpu01.num_load_insts                   2463851                       # Number of load instructions
system.cpu01.num_mem_refs                     4029913                       # number of memory refs
system.cpu01.num_store_insts                  1566062                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                 993                       # Number of vector alu accesses
system.cpu01.num_vec_insts                        993                       # number of vector instructions
system.cpu01.num_vec_register_reads               881                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes              124                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                 694      0.01%      0.01% # Class of executed instruction
system.cpu01.op_class::IntAlu                 8112891     66.67%     66.68% # Class of executed instruction
system.cpu01.op_class::IntMult                  19690      0.16%     66.84% # Class of executed instruction
system.cpu01.op_class::IntDiv                    5469      0.04%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatMisc                   42      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::MemRead                2463851     20.25%     87.13% # Class of executed instruction
system.cpu01.op_class::MemWrite               1566062     12.87%    100.00% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 12168699                       # Class of executed instruction
system.cpu02.Branches                         5450450                       # Number of branches fetched
system.cpu02.committedInsts                  25303217                       # Number of instructions committed
system.cpu02.committedOps                    29550482                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                     9416351                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                    217                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                         9412625                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                          3726                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                  784                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                5577689                       # DTB read accesses
system.cpu02.dtb.read_hits                    5575002                       # DTB read hits
system.cpu02.dtb.read_misses                     2687                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkPageSizes::4K         3669     99.00%     99.00% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::2M           30      0.81%     99.81% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::1G            7      0.19%    100.00% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::total         3706                       # Table walker page sizes translated
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data         3726                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total         3726                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data         3706                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total         3706                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total         7432                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkWaitTime::samples         3726                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walkWaitTime::0          3726    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walkWaitTime::total         3726                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walks                    3726                       # Table walker walks requested
system.cpu02.dtb.walker.walksLong                3726                       # Table walker walks initiated with long descriptors
system.cpu02.dtb.walker.walksPending::samples  -1222474676                       # Table walker pending requests distribution
system.cpu02.dtb.walker.walksPending::0   -1222474676    100.00%    100.00% # Table walker pending requests distribution
system.cpu02.dtb.walker.walksPending::total  -1222474676                       # Table walker pending requests distribution
system.cpu02.dtb.write_accesses               3838662                       # DTB write accesses
system.cpu02.dtb.write_hits                   3837623                       # DTB write hits
system.cpu02.dtb.write_misses                    1039                       # DTB write misses
system.cpu02.idle_fraction                   0.976816                       # Percentage of idle cycles
system.cpu02.itb.accesses                    25302902                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                        25264955                       # DTB hits
system.cpu02.itb.inst_accesses               25302902                       # ITB inst accesses
system.cpu02.itb.inst_hits                   25264955                       # ITB inst hits
system.cpu02.itb.inst_misses                    37947                       # ITB inst misses
system.cpu02.itb.misses                         37947                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkPageSizes::4K        37590     99.06%     99.06% # Table walker page sizes translated
system.cpu02.itb.walker.walkPageSizes::2M          357      0.94%    100.00% # Table walker page sizes translated
system.cpu02.itb.walker.walkPageSizes::total        37947                       # Table walker page sizes translated
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst        37947                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total        37947                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst        37947                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total        37947                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total        75894                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkWaitTime::samples        37947                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walkWaitTime::0         37947    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walkWaitTime::total        37947                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walks                   37947                       # Table walker walks requested
system.cpu02.itb.walker.walksLong               37947                       # Table walker walks initiated with long descriptors
system.cpu02.itb.walker.walksPending::samples  -1222502456                       # Table walker pending requests distribution
system.cpu02.itb.walker.walksPending::0   -1222502456    100.00%    100.00% # Table walker pending requests distribution
system.cpu02.itb.walker.walksPending::total  -1222502456                       # Table walker pending requests distribution
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   3234                       # number of quiesce instructions executed
system.cpu02.not_idle_fraction               0.023184                       # Percentage of non-idle cycles
system.cpu02.numCycles                     1207525529                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             27995575.453507                       # Number of busy cycles
system.cpu02.num_cc_register_reads            7579189                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           5782152                       # number of times the CC registers were written
system.cpu02.num_conditional_control_insts      3470644                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                   1775266                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1179529953.546493                       # Number of idle cycles
system.cpu02.num_int_alu_accesses            27120685                       # Number of integer alu accesses
system.cpu02.num_int_insts                   27120685                       # number of integer instructions
system.cpu02.num_int_register_reads          36464641                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         21773075                       # number of times the integer registers were written
system.cpu02.num_load_insts                   5570588                       # Number of load instructions
system.cpu02.num_mem_refs                     9409096                       # number of memory refs
system.cpu02.num_store_insts                  3838508                       # Number of store instructions
system.cpu02.num_vec_alu_accesses               11756                       # Number of vector alu accesses
system.cpu02.num_vec_insts                      11756                       # number of vector instructions
system.cpu02.num_vec_register_reads             10248                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes             1884                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                1608      0.01%      0.01% # Class of executed instruction
system.cpu02.op_class::IntAlu                20021610     67.75%     67.76% # Class of executed instruction
system.cpu02.op_class::IntMult                  63452      0.21%     67.97% # Class of executed instruction
system.cpu02.op_class::IntDiv                   53101      0.18%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     68.15% # Class of executed instruction
system.cpu02.op_class::FloatMisc                 2052      0.01%     68.16% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0      0.00%     68.16% # Class of executed instruction
system.cpu02.op_class::MemRead                5570588     18.85%     87.01% # Class of executed instruction
system.cpu02.op_class::MemWrite               3838508     12.99%    100.00% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 29550919                       # Class of executed instruction
system.cpu03.Branches                         2794286                       # Number of branches fetched
system.cpu03.committedInsts                  12438309                       # Number of instructions committed
system.cpu03.committedOps                    14650227                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                     4862709                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                    332                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                         4860008                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                          2701                       # DTB misses
system.cpu03.dtb.perms_faults                      62                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                  691                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                3022763                       # DTB read accesses
system.cpu03.dtb.read_hits                    3020456                       # DTB read hits
system.cpu03.dtb.read_misses                     2307                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkPageSizes::4K         2426     96.61%     96.61% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::2M           69      2.75%     99.36% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::1G           16      0.64%    100.00% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::total         2511                       # Table walker page sizes translated
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data         2701                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total         2701                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data         2511                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total         2511                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total         5212                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkWaitTime::samples         2701                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walkWaitTime::0          2701    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walkWaitTime::total         2701                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walks                    2701                       # Table walker walks requested
system.cpu03.dtb.walker.walksLong                2701                       # Table walker walks initiated with long descriptors
system.cpu03.dtb.walker.walksPending::samples    964500852                       # Table walker pending requests distribution
system.cpu03.dtb.walker.walksPending::0     964500852    100.00%    100.00% # Table walker pending requests distribution
system.cpu03.dtb.walker.walksPending::total    964500852                       # Table walker pending requests distribution
system.cpu03.dtb.write_accesses               1839946                       # DTB write accesses
system.cpu03.dtb.write_hits                   1839552                       # DTB write hits
system.cpu03.dtb.write_misses                     394                       # DTB write misses
system.cpu03.idle_fraction                   0.988506                       # Percentage of idle cycles
system.cpu03.itb.accesses                    12438182                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                        12427043                       # DTB hits
system.cpu03.itb.inst_accesses               12438182                       # ITB inst accesses
system.cpu03.itb.inst_hits                   12427043                       # ITB inst hits
system.cpu03.itb.inst_misses                    11139                       # ITB inst misses
system.cpu03.itb.misses                         11139                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkPageSizes::4K        10994     99.36%     99.36% # Table walker page sizes translated
system.cpu03.itb.walker.walkPageSizes::2M           71      0.64%    100.00% # Table walker page sizes translated
system.cpu03.itb.walker.walkPageSizes::total        11065                       # Table walker page sizes translated
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst        11139                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total        11139                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst        11065                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total        11065                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total        22204                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkWaitTime::samples        11139                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walkWaitTime::0         11139    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walkWaitTime::total        11139                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walks                   11139                       # Table walker walks requested
system.cpu03.itb.walker.walksLong               11139                       # Table walker walks initiated with long descriptors
system.cpu03.itb.walker.walksPending::samples    964473072                       # Table walker pending requests distribution
system.cpu03.itb.walker.walksPending::0     964473072    100.00%    100.00% # Table walker pending requests distribution
system.cpu03.itb.walker.walksPending::total    964473072                       # Table walker pending requests distribution
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   2534                       # number of quiesce instructions executed
system.cpu03.not_idle_fraction               0.011494                       # Percentage of non-idle cycles
system.cpu03.numCycles                     1209634242                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             13903558.935878                       # Number of busy cycles
system.cpu03.num_cc_register_reads            4119412                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2490186                       # number of times the CC registers were written
system.cpu03.num_conditional_control_insts      1864650                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                    840610                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1195730683.064122                       # Number of idle cycles
system.cpu03.num_int_alu_accesses            13240716                       # Number of integer alu accesses
system.cpu03.num_int_insts                   13240716                       # number of integer instructions
system.cpu03.num_int_register_reads          17306537                       # number of times the integer registers were read
system.cpu03.num_int_register_writes         10476536                       # number of times the integer registers were written
system.cpu03.num_load_insts                   3019119                       # Number of load instructions
system.cpu03.num_mem_refs                     4858865                       # number of memory refs
system.cpu03.num_store_insts                  1839746                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                5753                       # Number of vector alu accesses
system.cpu03.num_vec_insts                       5753                       # number of vector instructions
system.cpu03.num_vec_register_reads              4511                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes             1286                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                1306      0.01%      0.01% # Class of executed instruction
system.cpu03.op_class::IntAlu                 9755449     66.59%     66.60% # Class of executed instruction
system.cpu03.op_class::IntMult                  29223      0.20%     66.79% # Class of executed instruction
system.cpu03.op_class::IntDiv                    5821      0.04%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     66.83% # Class of executed instruction
system.cpu03.op_class::FloatMisc                  124      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0      0.00%     66.84% # Class of executed instruction
system.cpu03.op_class::MemRead                3019119     20.61%     87.44% # Class of executed instruction
system.cpu03.op_class::MemWrite               1839746     12.56%    100.00% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                 14650788                       # Class of executed instruction
system.cpu04.Branches                         3844715                       # Number of branches fetched
system.cpu04.committedInsts                  17851477                       # Number of instructions committed
system.cpu04.committedOps                    20774614                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                     6641310                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                    117                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                         6640268                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                          1042                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                  197                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                4035883                       # DTB read accesses
system.cpu04.dtb.read_hits                    4035388                       # DTB read hits
system.cpu04.dtb.read_misses                      495                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkPageSizes::4K         1030     98.85%     98.85% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::2M            6      0.58%     99.42% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::1G            6      0.58%    100.00% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::total         1042                       # Table walker page sizes translated
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data         1042                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total         1042                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data         1042                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total         1042                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total         2084                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkWaitTime::samples         1042                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walkWaitTime::0          1042    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walkWaitTime::total         1042                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walks                    1042                       # Table walker walks requested
system.cpu04.dtb.walker.walksLong                1042                       # Table walker walks initiated with long descriptors
system.cpu04.dtb.walker.walksPending::samples  -1143440912                       # Table walker pending requests distribution
system.cpu04.dtb.walker.walksPending::0   -1143440912    100.00%    100.00% # Table walker pending requests distribution
system.cpu04.dtb.walker.walksPending::total  -1143440912                       # Table walker pending requests distribution
system.cpu04.dtb.write_accesses               2605427                       # DTB write accesses
system.cpu04.dtb.write_hits                   2604880                       # DTB write hits
system.cpu04.dtb.write_misses                     547                       # DTB write misses
system.cpu04.idle_fraction                   0.983701                       # Percentage of idle cycles
system.cpu04.itb.accesses                    17850705                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                    138                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                        17829591                       # DTB hits
system.cpu04.itb.inst_accesses               17850705                       # ITB inst accesses
system.cpu04.itb.inst_hits                   17829591                       # ITB inst hits
system.cpu04.itb.inst_misses                    21114                       # ITB inst misses
system.cpu04.itb.misses                         21114                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkPageSizes::4K        20899     98.98%     98.98% # Table walker page sizes translated
system.cpu04.itb.walker.walkPageSizes::2M          215      1.02%    100.00% # Table walker page sizes translated
system.cpu04.itb.walker.walkPageSizes::total        21114                       # Table walker page sizes translated
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst        21114                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total        21114                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst        21114                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total        21114                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total        42228                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkWaitTime::samples        21114                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walkWaitTime::0         21114    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walkWaitTime::total        21114                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walks                   21114                       # Table walker walks requested
system.cpu04.itb.walker.walksLong               21114                       # Table walker walks initiated with long descriptors
system.cpu04.itb.walker.walksPending::samples  -1143468692                       # Table walker pending requests distribution
system.cpu04.itb.walker.walksPending::0   -1143468692    100.00%    100.00% # Table walker pending requests distribution
system.cpu04.itb.walker.walksPending::total  -1143468692                       # Table walker pending requests distribution
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   2625                       # number of quiesce instructions executed
system.cpu04.not_idle_fraction               0.016299                       # Percentage of non-idle cycles
system.cpu04.numCycles                     1206553747                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             19665205.730410                       # Number of busy cycles
system.cpu04.num_cc_register_reads            5678997                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           3978144                       # number of times the CC registers were written
system.cpu04.num_conditional_control_insts      2479251                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                   1248150                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1186888541.269590                       # Number of idle cycles
system.cpu04.num_int_alu_accesses            18959941                       # Number of integer alu accesses
system.cpu04.num_int_insts                   18959941                       # number of integer instructions
system.cpu04.num_int_register_reads          25423331                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         15218696                       # number of times the integer registers were written
system.cpu04.num_load_insts                   4030908                       # Number of load instructions
system.cpu04.num_mem_refs                     6636276                       # number of memory refs
system.cpu04.num_store_insts                  2605368                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu04.op_class::IntAlu                14055203     67.66%     67.66% # Class of executed instruction
system.cpu04.op_class::IntMult                  43128      0.21%     67.86% # Class of executed instruction
system.cpu04.op_class::IntDiv                   40007      0.19%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0      0.00%     68.06% # Class of executed instruction
system.cpu04.op_class::MemRead                4030908     19.40%     87.46% # Class of executed instruction
system.cpu04.op_class::MemWrite               2605368     12.54%    100.00% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 20774614                       # Class of executed instruction
system.cpu05.Branches                         3975899                       # Number of branches fetched
system.cpu05.committedInsts                  17861564                       # Number of instructions committed
system.cpu05.committedOps                    21038392                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                     6997143                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                    473                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                         6993513                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                          3630                       # DTB misses
system.cpu05.dtb.perms_faults                      76                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                  880                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                4225753                       # DTB read accesses
system.cpu05.dtb.read_hits                    4222710                       # DTB read hits
system.cpu05.dtb.read_misses                     3043                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkPageSizes::4K         3369     97.37%     97.37% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::2M           69      1.99%     99.36% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::1G           22      0.64%    100.00% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::total         3460                       # Table walker page sizes translated
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data         3630                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total         3630                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data         3460                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total         3460                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total         7090                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkWaitTime::samples         3630                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walkWaitTime::0          3630    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walkWaitTime::total         3630                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walks                    3630                       # Table walker walks requested
system.cpu05.dtb.walker.walksLong                3630                       # Table walker walks initiated with long descriptors
system.cpu05.dtb.walker.walksPending::samples   1043540172                       # Table walker pending requests distribution
system.cpu05.dtb.walker.walksPending::0    1043540172    100.00%    100.00% # Table walker pending requests distribution
system.cpu05.dtb.walker.walksPending::total   1043540172                       # Table walker pending requests distribution
system.cpu05.dtb.write_accesses               2771390                       # DTB write accesses
system.cpu05.dtb.write_hits                   2770803                       # DTB write hits
system.cpu05.dtb.write_misses                     587                       # DTB write misses
system.cpu05.idle_fraction                   0.983494                       # Percentage of idle cycles
system.cpu05.itb.accesses                    17861536                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                        17834591                       # DTB hits
system.cpu05.itb.inst_accesses               17861536                       # ITB inst accesses
system.cpu05.itb.inst_hits                   17834591                       # ITB inst hits
system.cpu05.itb.inst_misses                    26945                       # ITB inst misses
system.cpu05.itb.misses                         26945                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkPageSizes::4K        26688     99.28%     99.28% # Table walker page sizes translated
system.cpu05.itb.walker.walkPageSizes::2M          194      0.72%    100.00% # Table walker page sizes translated
system.cpu05.itb.walker.walkPageSizes::total        26882                       # Table walker page sizes translated
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst        26945                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total        26945                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst        26882                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total        26882                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total        53827                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkWaitTime::samples        26945                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walkWaitTime::0         26945    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walkWaitTime::total        26945                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walks                   26945                       # Table walker walks requested
system.cpu05.itb.walker.walksLong               26945                       # Table walker walks initiated with long descriptors
system.cpu05.itb.walker.walksPending::samples   1043512392                       # Table walker pending requests distribution
system.cpu05.itb.walker.walksPending::0    1043512392    100.00%    100.00% # Table walker pending requests distribution
system.cpu05.itb.walker.walksPending::total   1043512392                       # Table walker pending requests distribution
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   2396                       # number of quiesce instructions executed
system.cpu05.not_idle_fraction               0.016506                       # Percentage of non-idle cycles
system.cpu05.numCycles                     1219731727                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             20133251.587740                       # Number of busy cycles
system.cpu05.num_cc_register_reads            5375808                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           3729969                       # number of times the CC registers were written
system.cpu05.num_conditional_control_insts      2579484                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                   1251108                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1199598475.412260                       # Number of idle cycles
system.cpu05.num_int_alu_accesses            19209443                       # Number of integer alu accesses
system.cpu05.num_int_insts                   19209443                       # number of integer instructions
system.cpu05.num_int_register_reads          25319353                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         15211214                       # number of times the integer registers were written
system.cpu05.num_load_insts                   4217660                       # Number of load instructions
system.cpu05.num_mem_refs                     6988740                       # number of memory refs
system.cpu05.num_store_insts                  2771080                       # Number of store instructions
system.cpu05.num_vec_alu_accesses               10051                       # Number of vector alu accesses
system.cpu05.num_vec_insts                      10051                       # number of vector instructions
system.cpu05.num_vec_register_reads              8569                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes             1558                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                6077      0.03%      0.03% # Class of executed instruction
system.cpu05.op_class::IntAlu                13990496     66.50%     66.53% # Class of executed instruction
system.cpu05.op_class::IntMult                  40804      0.19%     66.72% # Class of executed instruction
system.cpu05.op_class::IntDiv                   12758      0.06%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatMisc                  208      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0      0.00%     66.78% # Class of executed instruction
system.cpu05.op_class::MemRead                4217660     20.05%     86.83% # Class of executed instruction
system.cpu05.op_class::MemWrite               2771080     13.17%    100.00% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 21039083                       # Class of executed instruction
system.cpu06.Branches                         3814527                       # Number of branches fetched
system.cpu06.committedInsts                  17300170                       # Number of instructions committed
system.cpu06.committedOps                    20298178                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                     6640621                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                    721                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                         6637841                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                          2780                       # DTB misses
system.cpu06.dtb.perms_faults                      95                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                  570                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                4026858                       # DTB read accesses
system.cpu06.dtb.read_hits                    4024735                       # DTB read hits
system.cpu06.dtb.read_misses                     2123                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkPageSizes::4K         2609     97.24%     97.24% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::2M           48      1.79%     99.03% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::1G           26      0.97%    100.00% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::total         2683                       # Table walker page sizes translated
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data         2780                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total         2780                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data         2683                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total         2683                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total         5463                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkWaitTime::samples         2780                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walkWaitTime::0          2780    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walkWaitTime::total         2780                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walks                    2780                       # Table walker walks requested
system.cpu06.dtb.walker.walksLong                2780                       # Table walker walks initiated with long descriptors
system.cpu06.dtb.walker.walksPending::samples  -1064434928                       # Table walker pending requests distribution
system.cpu06.dtb.walker.walksPending::0   -1064434928    100.00%    100.00% # Table walker pending requests distribution
system.cpu06.dtb.walker.walksPending::total  -1064434928                       # Table walker pending requests distribution
system.cpu06.dtb.write_accesses               2613763                       # DTB write accesses
system.cpu06.dtb.write_hits                   2613106                       # DTB write hits
system.cpu06.dtb.write_misses                     657                       # DTB write misses
system.cpu06.idle_fraction                   0.984075                       # Percentage of idle cycles
system.cpu06.itb.accesses                    17299808                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                    650                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                        17279650                       # DTB hits
system.cpu06.itb.inst_accesses               17299808                       # ITB inst accesses
system.cpu06.itb.inst_hits                   17279650                       # ITB inst hits
system.cpu06.itb.inst_misses                    20158                       # ITB inst misses
system.cpu06.itb.misses                         20158                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkPageSizes::4K        19942     99.12%     99.12% # Table walker page sizes translated
system.cpu06.itb.walker.walkPageSizes::2M          178      0.88%    100.00% # Table walker page sizes translated
system.cpu06.itb.walker.walkPageSizes::total        20120                       # Table walker page sizes translated
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst        20158                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total        20158                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst        20120                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total        20120                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total        40278                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkWaitTime::samples        20158                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walkWaitTime::0         20158    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walkWaitTime::total        20158                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walks                   20158                       # Table walker walks requested
system.cpu06.itb.walker.walksLong               20158                       # Table walker walks initiated with long descriptors
system.cpu06.itb.walker.walksPending::samples  -1064462708                       # Table walker pending requests distribution
system.cpu06.itb.walker.walksPending::0   -1064462708    100.00%    100.00% # Table walker pending requests distribution
system.cpu06.itb.walker.walksPending::total  -1064462708                       # Table walker pending requests distribution
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   2503                       # number of quiesce instructions executed
system.cpu06.not_idle_fraction               0.015925                       # Percentage of non-idle cycles
system.cpu06.numCycles                     1210354143                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             19275183.777735                       # Number of busy cycles
system.cpu06.num_cc_register_reads            5369041                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           3701617                       # number of times the CC registers were written
system.cpu06.num_conditional_control_insts      2512796                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                   1168557                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1191078959.222265                       # Number of idle cycles
system.cpu06.num_int_alu_accesses            18504713                       # Number of integer alu accesses
system.cpu06.num_int_insts                   18504713                       # number of integer instructions
system.cpu06.num_int_register_reads          24495791                       # number of times the integer registers were read
system.cpu06.num_int_register_writes         14739645                       # number of times the integer registers were written
system.cpu06.num_load_insts                   4020993                       # Number of load instructions
system.cpu06.num_mem_refs                     6634621                       # number of memory refs
system.cpu06.num_store_insts                  2613628                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                5573                       # Number of vector alu accesses
system.cpu06.num_vec_insts                       5573                       # number of vector instructions
system.cpu06.num_vec_register_reads              4872                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes              716                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                2319      0.01%      0.01% # Class of executed instruction
system.cpu06.op_class::IntAlu                13590504     66.95%     66.96% # Class of executed instruction
system.cpu06.op_class::IntMult                  44157      0.22%     67.18% # Class of executed instruction
system.cpu06.op_class::IntDiv                   26948      0.13%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     1      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     2      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     1      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatMisc                   17      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0      0.00%     67.31% # Class of executed instruction
system.cpu06.op_class::MemRead                4020993     19.81%     87.12% # Class of executed instruction
system.cpu06.op_class::MemWrite               2613628     12.88%    100.00% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                 20298570                       # Class of executed instruction
system.cpu07.Branches                         2822067                       # Number of branches fetched
system.cpu07.committedInsts                  12757825                       # Number of instructions committed
system.cpu07.committedOps                    15023732                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                     4924701                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                    288                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                         4922911                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                          1790                       # DTB misses
system.cpu07.dtb.perms_faults                      29                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                  383                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                3019700                       # DTB read accesses
system.cpu07.dtb.read_hits                    3018282                       # DTB read hits
system.cpu07.dtb.read_misses                     1418                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkPageSizes::4K         1656     97.47%     97.47% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::2M           29      1.71%     99.18% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::1G           14      0.82%    100.00% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::total         1699                       # Table walker page sizes translated
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data         1790                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total         1790                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data         1699                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total         1699                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total         3489                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkWaitTime::samples         1790                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walkWaitTime::0          1790    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walkWaitTime::total         1790                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walks                    1790                       # Table walker walks requested
system.cpu07.dtb.walker.walksLong                1790                       # Table walker walks initiated with long descriptors
system.cpu07.dtb.walker.walksPending::samples   1126385352                       # Table walker pending requests distribution
system.cpu07.dtb.walker.walksPending::0    1126385352    100.00%    100.00% # Table walker pending requests distribution
system.cpu07.dtb.walker.walksPending::total   1126385352                       # Table walker pending requests distribution
system.cpu07.dtb.write_accesses               1905001                       # DTB write accesses
system.cpu07.dtb.write_hits                   1904629                       # DTB write hits
system.cpu07.dtb.write_misses                     372                       # DTB write misses
system.cpu07.idle_fraction                   0.988213                       # Percentage of idle cycles
system.cpu07.itb.accesses                    12757281                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                        12745655                       # DTB hits
system.cpu07.itb.inst_accesses               12757281                       # ITB inst accesses
system.cpu07.itb.inst_hits                   12745655                       # ITB inst hits
system.cpu07.itb.inst_misses                    11626                       # ITB inst misses
system.cpu07.itb.misses                         11626                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkPageSizes::4K        11489     99.15%     99.15% # Table walker page sizes translated
system.cpu07.itb.walker.walkPageSizes::2M           98      0.85%    100.00% # Table walker page sizes translated
system.cpu07.itb.walker.walkPageSizes::total        11587                       # Table walker page sizes translated
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst        11626                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total        11626                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst        11587                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total        11587                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total        23213                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkWaitTime::samples        11626                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walkWaitTime::0         11626    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walkWaitTime::total        11626                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walks                   11626                       # Table walker walks requested
system.cpu07.itb.walker.walksLong               11626                       # Table walker walks initiated with long descriptors
system.cpu07.itb.walker.walksPending::samples   1126357572                       # Table walker pending requests distribution
system.cpu07.itb.walker.walksPending::0    1126357572    100.00%    100.00% # Table walker pending requests distribution
system.cpu07.itb.walker.walksPending::total   1126357572                       # Table walker pending requests distribution
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   2174                       # number of quiesce instructions executed
system.cpu07.not_idle_fraction               0.011787                       # Percentage of non-idle cycles
system.cpu07.numCycles                     1274420827                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             15021480.985856                       # Number of busy cycles
system.cpu07.num_cc_register_reads            4108750                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2493255                       # number of times the CC registers were written
system.cpu07.num_conditional_control_insts      1823871                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                    918091                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1259399346.014143                       # Number of idle cycles
system.cpu07.num_int_alu_accesses            13636987                       # Number of integer alu accesses
system.cpu07.num_int_insts                   13636987                       # number of integer instructions
system.cpu07.num_int_register_reads          17975843                       # number of times the integer registers were read
system.cpu07.num_int_register_writes         10831228                       # number of times the integer registers were written
system.cpu07.num_load_insts                   3014828                       # Number of load instructions
system.cpu07.num_mem_refs                     4919734                       # number of memory refs
system.cpu07.num_store_insts                  1904906                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                2613                       # Number of vector alu accesses
system.cpu07.num_vec_insts                       2613                       # number of vector instructions
system.cpu07.num_vec_register_reads              1907                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes              727                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                 408      0.00%      0.00% # Class of executed instruction
system.cpu07.op_class::IntAlu                10061957     66.97%     66.98% # Class of executed instruction
system.cpu07.op_class::IntMult                  29680      0.20%     67.17% # Class of executed instruction
system.cpu07.op_class::IntDiv                   12131      0.08%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     4      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatCmp                    15      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     6      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatMisc                   16      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0      0.00%     67.25% # Class of executed instruction
system.cpu07.op_class::MemRead                3014828     20.07%     87.32% # Class of executed instruction
system.cpu07.op_class::MemWrite               1904906     12.68%    100.00% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                 15023951                       # Class of executed instruction
system.cpu08.Branches                        42631025                       # Number of branches fetched
system.cpu08.committedInsts                 187793640                       # Number of instructions committed
system.cpu08.committedOps                   222578890                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                    77659628                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                   9280                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                        77517549                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                        142079                       # DTB misses
system.cpu08.dtb.perms_faults                    4978                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                17428                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses               43388201                       # DTB read accesses
system.cpu08.dtb.read_hits                   43265597                       # DTB read hits
system.cpu08.dtb.read_misses                   122604                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkPageSizes::4K       139601     98.41%     98.41% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::2M         1675      1.18%     99.59% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::1G          576      0.41%    100.00% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::total       141852                       # Table walker page sizes translated
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data       142079                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total       142079                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data       141852                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total       141852                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total       283931                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkWaitTime::samples       142079                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walkWaitTime::0        142079    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walkWaitTime::total       142079                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walks                  142079                       # Table walker walks requested
system.cpu08.dtb.walker.walksLong              142079                       # Table walker walks initiated with long descriptors
system.cpu08.dtb.walker.walksPending::samples   -981623084                       # Table walker pending requests distribution
system.cpu08.dtb.walker.walksPending::0    -981623084    100.00%    100.00% # Table walker pending requests distribution
system.cpu08.dtb.walker.walksPending::total   -981623084                       # Table walker pending requests distribution
system.cpu08.dtb.write_accesses              34271427                       # DTB write accesses
system.cpu08.dtb.write_hits                  34251952                       # DTB write hits
system.cpu08.dtb.write_misses                   19475                       # DTB write misses
system.cpu08.idle_fraction                   0.825354                       # Percentage of idle cycles
system.cpu08.itb.accesses                   187807729                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                   4298                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                       187495010                       # DTB hits
system.cpu08.itb.inst_accesses              187807729                       # ITB inst accesses
system.cpu08.itb.inst_hits                  187495010                       # ITB inst hits
system.cpu08.itb.inst_misses                   312719                       # ITB inst misses
system.cpu08.itb.misses                        312719                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkPageSizes::4K       310299     99.24%     99.24% # Table walker page sizes translated
system.cpu08.itb.walker.walkPageSizes::2M         2390      0.76%    100.00% # Table walker page sizes translated
system.cpu08.itb.walker.walkPageSizes::total       312689                       # Table walker page sizes translated
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst       312719                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total       312719                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst       312689                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total       312689                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total       625408                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkWaitTime::samples       312719                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walkWaitTime::0        312719    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walkWaitTime::total       312719                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walks                  312719                       # Table walker walks requested
system.cpu08.itb.walker.walksLong              312719                       # Table walker walks initiated with long descriptors
system.cpu08.itb.walker.walksPending::samples   -981650864                       # Table walker pending requests distribution
system.cpu08.itb.walker.walksPending::0    -981650864    100.00%    100.00% # Table walker pending requests distribution
system.cpu08.itb.walker.walksPending::total   -981650864                       # Table walker pending requests distribution
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   2591                       # number of quiesce instructions executed
system.cpu08.not_idle_fraction               0.174646                       # Percentage of non-idle cycles
system.cpu08.numCycles                     1274540002                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             222592903.197406                       # Number of busy cycles
system.cpu08.num_cc_register_reads           44241197                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes          41684157                       # number of times the CC registers were written
system.cpu08.num_conditional_control_insts     25991264                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                  13100415                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1051947098.802595                       # Number of idle cycles
system.cpu08.num_int_alu_accesses           207019373                       # Number of integer alu accesses
system.cpu08.num_int_insts                  207019373                       # number of integer instructions
system.cpu08.num_int_register_reads         270612392                       # number of times the integer registers were read
system.cpu08.num_int_register_writes        161618338                       # number of times the integer registers were written
system.cpu08.num_load_insts                  43344376                       # Number of load instructions
system.cpu08.num_mem_refs                    77605555                       # number of memory refs
system.cpu08.num_store_insts                 34261179                       # Number of store instructions
system.cpu08.num_vec_alu_accesses              219851                       # Number of vector alu accesses
system.cpu08.num_vec_insts                     219851                       # number of vector instructions
system.cpu08.num_vec_register_reads            169843                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes            63864                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass               47517      0.02%      0.02% # Class of executed instruction
system.cpu08.op_class::IntAlu               144696326     65.00%     65.03% # Class of executed instruction
system.cpu08.op_class::IntMult                 163409      0.07%     65.10% # Class of executed instruction
system.cpu08.op_class::IntDiv                   40542      0.02%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     65.12% # Class of executed instruction
system.cpu08.op_class::FloatMisc                40412      0.02%     65.14% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0      0.00%     65.14% # Class of executed instruction
system.cpu08.op_class::MemRead               43344376     19.47%     84.61% # Class of executed instruction
system.cpu08.op_class::MemWrite              34261179     15.39%    100.00% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                222593761                       # Class of executed instruction
system.cpu09.Branches                         5479952                       # Number of branches fetched
system.cpu09.committedInsts                  25135430                       # Number of instructions committed
system.cpu09.committedOps                    29573021                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                     9851470                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                   1313                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                         9843216                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                          8254                       # DTB misses
system.cpu09.dtb.perms_faults                     381                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                 2901                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                5912277                       # DTB read accesses
system.cpu09.dtb.read_hits                    5905390                       # DTB read hits
system.cpu09.dtb.read_misses                     6887                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkPageSizes::4K         7264     97.15%     97.15% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::2M          166      2.22%     99.37% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::1G           47      0.63%    100.00% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::total         7477                       # Table walker page sizes translated
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data         8254                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total         8254                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data         7477                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total         7477                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total        15731                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkWaitTime::samples         8254                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walkWaitTime::0          8254    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walkWaitTime::total         8254                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walks                    8254                       # Table walker walks requested
system.cpu09.dtb.walker.walksLong                8254                       # Table walker walks initiated with long descriptors
system.cpu09.dtb.walker.walksPending::samples   1205335776                       # Table walker pending requests distribution
system.cpu09.dtb.walker.walksPending::0    1205335776    100.00%    100.00% # Table walker pending requests distribution
system.cpu09.dtb.walker.walksPending::total   1205335776                       # Table walker pending requests distribution
system.cpu09.dtb.write_accesses               3939193                       # DTB write accesses
system.cpu09.dtb.write_hits                   3937826                       # DTB write hits
system.cpu09.dtb.write_misses                    1367                       # DTB write misses
system.cpu09.idle_fraction                   0.976796                       # Percentage of idle cycles
system.cpu09.itb.accesses                    25137335                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                    845                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                        25111191                       # DTB hits
system.cpu09.itb.inst_accesses               25137335                       # ITB inst accesses
system.cpu09.itb.inst_hits                   25111191                       # ITB inst hits
system.cpu09.itb.inst_misses                    26144                       # ITB inst misses
system.cpu09.itb.misses                         26144                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkPageSizes::4K        25757     99.59%     99.59% # Table walker page sizes translated
system.cpu09.itb.walker.walkPageSizes::2M          107      0.41%    100.00% # Table walker page sizes translated
system.cpu09.itb.walker.walkPageSizes::total        25864                       # Table walker page sizes translated
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst        26144                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total        26144                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst        25864                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total        25864                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total        52008                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkWaitTime::samples        26144                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walkWaitTime::0         26144    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walkWaitTime::total        26144                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walks                   26144                       # Table walker walks requested
system.cpu09.itb.walker.walksLong               26144                       # Table walker walks initiated with long descriptors
system.cpu09.itb.walker.walksPending::samples   1205307996                       # Table walker pending requests distribution
system.cpu09.itb.walker.walksPending::0    1205307996    100.00%    100.00% # Table walker pending requests distribution
system.cpu09.itb.walker.walksPending::total   1205307996                       # Table walker pending requests distribution
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   2299                       # number of quiesce instructions executed
system.cpu09.not_idle_fraction               0.023204                       # Percentage of non-idle cycles
system.cpu09.numCycles                     1274420827                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             29571868.370615                       # Number of busy cycles
system.cpu09.num_cc_register_reads            7375524                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           5717868                       # number of times the CC registers were written
system.cpu09.num_conditional_control_insts      3729128                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                   1507717                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1244848958.629385                       # Number of idle cycles
system.cpu09.num_int_alu_accesses            27042123                       # Number of integer alu accesses
system.cpu09.num_int_insts                   27042123                       # number of integer instructions
system.cpu09.num_int_register_reads          35603481                       # number of times the integer registers were read
system.cpu09.num_int_register_writes         21556649                       # number of times the integer registers were written
system.cpu09.num_load_insts                   5903164                       # Number of load instructions
system.cpu09.num_mem_refs                     9842178                       # number of memory refs
system.cpu09.num_store_insts                  3939014                       # Number of store instructions
system.cpu09.num_vec_alu_accesses               11490                       # Number of vector alu accesses
system.cpu09.num_vec_insts                      11490                       # number of vector instructions
system.cpu09.num_vec_register_reads              9338                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes             2220                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                5392      0.02%      0.02% # Class of executed instruction
system.cpu09.op_class::IntAlu                19653902     66.45%     66.47% # Class of executed instruction
system.cpu09.op_class::IntMult                  60311      0.20%     66.68% # Class of executed instruction
system.cpu09.op_class::IntDiv                   13450      0.05%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatMisc                  235      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu09.op_class::MemRead                5903164     19.96%     86.68% # Class of executed instruction
system.cpu09.op_class::MemWrite               3939014     13.32%    100.00% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                 29575468                       # Class of executed instruction
system.cpu10.Branches                         6270606                       # Number of branches fetched
system.cpu10.committedInsts                  28710411                       # Number of instructions committed
system.cpu10.committedOps                    33981902                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                    11279210                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                   1159                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                        11269554                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                          9656                       # DTB misses
system.cpu10.dtb.perms_faults                     415                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                 3331                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                6613951                       # DTB read accesses
system.cpu10.dtb.read_hits                    6605836                       # DTB read hits
system.cpu10.dtb.read_misses                     8115                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkPageSizes::4K         8552     97.58%     97.58% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::2M          162      1.85%     99.43% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::1G           50      0.57%    100.00% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::total         8764                       # Table walker page sizes translated
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data         9656                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total         9656                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data         8764                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total         8764                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total        18420                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkWaitTime::samples         9656                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walkWaitTime::0          9656    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walkWaitTime::total         9656                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walks                    9656                       # Table walker walks requested
system.cpu10.dtb.walker.walksLong                9656                       # Table walker walks initiated with long descriptors
system.cpu10.dtb.walker.walksPending::samples   -902433752                       # Table walker pending requests distribution
system.cpu10.dtb.walker.walksPending::0    -902433752    100.00%    100.00% # Table walker pending requests distribution
system.cpu10.dtb.walker.walksPending::total   -902433752                       # Table walker pending requests distribution
system.cpu10.dtb.write_accesses               4665259                       # DTB write accesses
system.cpu10.dtb.write_hits                   4663718                       # DTB write hits
system.cpu10.dtb.write_misses                    1541                       # DTB write misses
system.cpu10.idle_fraction                   0.973336                       # Percentage of idle cycles
system.cpu10.itb.accesses                    28712634                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                    650                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                        28675647                       # DTB hits
system.cpu10.itb.inst_accesses               28712634                       # ITB inst accesses
system.cpu10.itb.inst_hits                   28675647                       # ITB inst hits
system.cpu10.itb.inst_misses                    36987                       # ITB inst misses
system.cpu10.itb.misses                         36987                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkPageSizes::4K        36557     99.59%     99.59% # Table walker page sizes translated
system.cpu10.itb.walker.walkPageSizes::2M          152      0.41%    100.00% # Table walker page sizes translated
system.cpu10.itb.walker.walkPageSizes::total        36709                       # Table walker page sizes translated
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst        36987                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total        36987                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst        36709                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total        36709                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total        73696                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkWaitTime::samples        36987                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walkWaitTime::0         36987    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walkWaitTime::total        36987                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walks                   36987                       # Table walker walks requested
system.cpu10.itb.walker.walksLong               36987                       # Table walker walks initiated with long descriptors
system.cpu10.itb.walker.walksPending::samples   -902461532                       # Table walker pending requests distribution
system.cpu10.itb.walker.walksPending::0    -902461532    100.00%    100.00% # Table walker pending requests distribution
system.cpu10.itb.walker.walksPending::total   -902461532                       # Table walker pending requests distribution
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   2275                       # number of quiesce instructions executed
system.cpu10.not_idle_fraction               0.026664                       # Percentage of non-idle cycles
system.cpu10.numCycles                     1263629289                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             33692942.544547                       # Number of busy cycles
system.cpu10.num_cc_register_reads            7894871                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           6237996                       # number of times the CC registers were written
system.cpu10.num_conditional_control_insts      4142519                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                   1886634                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1229936346.455453                       # Number of idle cycles
system.cpu10.num_int_alu_accesses            31253879                       # Number of integer alu accesses
system.cpu10.num_int_insts                   31253879                       # number of integer instructions
system.cpu10.num_int_register_reads          41716072                       # number of times the integer registers were read
system.cpu10.num_int_register_writes         24880546                       # number of times the integer registers were written
system.cpu10.num_load_insts                   6602734                       # Number of load instructions
system.cpu10.num_mem_refs                    11267683                       # number of memory refs
system.cpu10.num_store_insts                  4664949                       # Number of store instructions
system.cpu10.num_vec_alu_accesses               18385                       # Number of vector alu accesses
system.cpu10.num_vec_insts                      18385                       # number of vector instructions
system.cpu10.num_vec_register_reads             16332                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes             2177                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                5712      0.02%      0.02% # Class of executed instruction
system.cpu10.op_class::IntAlu                22624850     66.57%     66.59% # Class of executed instruction
system.cpu10.op_class::IntMult                  71583      0.21%     66.80% # Class of executed instruction
system.cpu10.op_class::IntDiv                   14247      0.04%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatMisc                  604      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0      0.00%     66.84% # Class of executed instruction
system.cpu10.op_class::MemRead                6602734     19.43%     86.27% # Class of executed instruction
system.cpu10.op_class::MemWrite               4664949     13.73%    100.00% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                 33984679                       # Class of executed instruction
system.cpu11.Branches                         4260714                       # Number of branches fetched
system.cpu11.committedInsts                  19232804                       # Number of instructions committed
system.cpu11.committedOps                    22591512                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                     7484282                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                   1026                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                         7477440                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                          6842                       # DTB misses
system.cpu11.dtb.perms_faults                     255                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                 1807                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                4552875                       # DTB read accesses
system.cpu11.dtb.read_hits                    4546925                       # DTB read hits
system.cpu11.dtb.read_misses                     5950                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkPageSizes::4K         6239     97.24%     97.24% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::2M          135      2.10%     99.35% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::1G           42      0.65%    100.00% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::total         6416                       # Table walker page sizes translated
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data         6842                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total         6842                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data         6416                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total         6416                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total        13258                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkWaitTime::samples         6842                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walkWaitTime::0          6842    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walkWaitTime::total         6842                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walks                    6842                       # Table walker walks requested
system.cpu11.dtb.walker.walksLong                6842                       # Table walker walks initiated with long descriptors
system.cpu11.dtb.walker.walksPending::samples   1284525108                       # Table walker pending requests distribution
system.cpu11.dtb.walker.walksPending::0    1284525108    100.00%    100.00% # Table walker pending requests distribution
system.cpu11.dtb.walker.walksPending::total   1284525108                       # Table walker pending requests distribution
system.cpu11.dtb.write_accesses               2931407                       # DTB write accesses
system.cpu11.dtb.write_hits                   2930515                       # DTB write hits
system.cpu11.dtb.write_misses                     892                       # DTB write misses
system.cpu11.idle_fraction                   0.982274                       # Percentage of idle cycles
system.cpu11.itb.accesses                    19233578                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                    710                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                        19215484                       # DTB hits
system.cpu11.itb.inst_accesses               19233578                       # ITB inst accesses
system.cpu11.itb.inst_hits                   19215484                       # ITB inst hits
system.cpu11.itb.inst_misses                    18094                       # ITB inst misses
system.cpu11.itb.misses                         18094                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkPageSizes::4K        17875     99.55%     99.55% # Table walker page sizes translated
system.cpu11.itb.walker.walkPageSizes::2M           80      0.45%    100.00% # Table walker page sizes translated
system.cpu11.itb.walker.walkPageSizes::total        17955                       # Table walker page sizes translated
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst        18094                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total        18094                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst        17955                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total        17955                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total        36049                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkWaitTime::samples        18094                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walkWaitTime::0         18094    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walkWaitTime::total        18094                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walks                   18094                       # Table walker walks requested
system.cpu11.itb.walker.walksLong               18094                       # Table walker walks initiated with long descriptors
system.cpu11.itb.walker.walksPending::samples   1284497328                       # Table walker pending requests distribution
system.cpu11.itb.walker.walksPending::0    1284497328    100.00%    100.00% # Table walker pending requests distribution
system.cpu11.itb.walker.walksPending::total   1284497328                       # Table walker pending requests distribution
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   2296                       # number of quiesce instructions executed
system.cpu11.not_idle_fraction               0.017726                       # Percentage of non-idle cycles
system.cpu11.numCycles                     1274420440                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             22589879.096753                       # Number of busy cycles
system.cpu11.num_cc_register_reads            5920969                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           4317858                       # number of times the CC registers were written
system.cpu11.num_conditional_control_insts      2910335                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                   1197371                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1251830560.903247                       # Number of idle cycles
system.cpu11.num_int_alu_accesses            20589189                       # Number of integer alu accesses
system.cpu11.num_int_insts                   20589189                       # number of integer instructions
system.cpu11.num_int_register_reads          27252416                       # number of times the integer registers were read
system.cpu11.num_int_register_writes         16347049                       # number of times the integer registers were written
system.cpu11.num_load_insts                   4545579                       # Number of load instructions
system.cpu11.num_mem_refs                     7476826                       # number of memory refs
system.cpu11.num_store_insts                  2931247                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                9188                       # Number of vector alu accesses
system.cpu11.num_vec_insts                       9188                       # number of vector instructions
system.cpu11.num_vec_register_reads              7576                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes             1684                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                3094      0.01%      0.01% # Class of executed instruction
system.cpu11.op_class::IntAlu                15057919     66.65%     66.66% # Class of executed instruction
system.cpu11.op_class::IntMult                  45096      0.20%     66.86% # Class of executed instruction
system.cpu11.op_class::IntDiv                    9821      0.04%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatMisc                  233      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu11.op_class::MemRead                4545579     20.12%     87.03% # Class of executed instruction
system.cpu11.op_class::MemWrite               2931247     12.97%    100.00% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                 22592989                       # Class of executed instruction
system.cpu12.Branches                         6010573                       # Number of branches fetched
system.cpu12.committedInsts                  27272778                       # Number of instructions committed
system.cpu12.committedOps                    32173399                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                    10703764                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                    872                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                        10689601                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                         14163                       # DTB misses
system.cpu12.dtb.perms_faults                     282                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                 3152                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                6374715                       # DTB read accesses
system.cpu12.dtb.read_hits                    6362021                       # DTB read hits
system.cpu12.dtb.read_misses                    12694                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkPageSizes::4K        13076     97.15%     97.15% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::2M          291      2.16%     99.31% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::1G           93      0.69%    100.00% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::total        13460                       # Table walker page sizes translated
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data        14163                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total        14163                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data        13460                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total        13460                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total        27623                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkWaitTime::samples        14163                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walkWaitTime::0         14163    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walkWaitTime::total        14163                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walks                   14163                       # Table walker walks requested
system.cpu12.dtb.walker.walksLong               14163                       # Table walker walks initiated with long descriptors
system.cpu12.dtb.walker.walksPending::samples   -824305616                       # Table walker pending requests distribution
system.cpu12.dtb.walker.walksPending::0    -824305616    100.00%    100.00% # Table walker pending requests distribution
system.cpu12.dtb.walker.walksPending::total   -824305616                       # Table walker pending requests distribution
system.cpu12.dtb.write_accesses               4329049                       # DTB write accesses
system.cpu12.dtb.write_hits                   4327580                       # DTB write hits
system.cpu12.dtb.write_misses                    1469                       # DTB write misses
system.cpu12.idle_fraction                   0.974756                       # Percentage of idle cycles
system.cpu12.itb.accesses                    27274674                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                    458                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                        27232468                       # DTB hits
system.cpu12.itb.inst_accesses               27274674                       # ITB inst accesses
system.cpu12.itb.inst_hits                   27232468                       # ITB inst hits
system.cpu12.itb.inst_misses                    42206                       # ITB inst misses
system.cpu12.itb.misses                         42206                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkPageSizes::4K        41837     99.55%     99.55% # Table walker page sizes translated
system.cpu12.itb.walker.walkPageSizes::2M          189      0.45%    100.00% # Table walker page sizes translated
system.cpu12.itb.walker.walkPageSizes::total        42026                       # Table walker page sizes translated
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst        42206                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total        42206                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst        42026                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total        42026                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total        84232                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkWaitTime::samples        42206                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walkWaitTime::0         42206    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walkWaitTime::total        42206                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walks                   42206                       # Table walker walks requested
system.cpu12.itb.walker.walksLong               42206                       # Table walker walks initiated with long descriptors
system.cpu12.itb.walker.walksPending::samples   -824333396                       # Table walker pending requests distribution
system.cpu12.itb.walker.walksPending::0    -824333396    100.00%    100.00% # Table walker pending requests distribution
system.cpu12.itb.walker.walksPending::total   -824333396                       # Table walker pending requests distribution
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   2145                       # number of quiesce instructions executed
system.cpu12.not_idle_fraction               0.025244                       # Percentage of non-idle cycles
system.cpu12.numCycles                     1274427938                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             32172264.929748                       # Number of busy cycles
system.cpu12.num_cc_register_reads            7841344                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           6217809                       # number of times the CC registers were written
system.cpu12.num_conditional_control_insts      4078151                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                   1716339                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1242255673.070252                       # Number of idle cycles
system.cpu12.num_int_alu_accesses            29518162                       # Number of integer alu accesses
system.cpu12.num_int_insts                   29518162                       # number of integer instructions
system.cpu12.num_int_register_reads          39299729                       # number of times the integer registers were read
system.cpu12.num_int_register_writes         23398420                       # number of times the integer registers were written
system.cpu12.num_load_insts                   6364097                       # Number of load instructions
system.cpu12.num_mem_refs                    10691920                       # number of memory refs
system.cpu12.num_store_insts                  4327823                       # Number of store instructions
system.cpu12.num_vec_alu_accesses               19723                       # Number of vector alu accesses
system.cpu12.num_vec_insts                      19723                       # number of vector instructions
system.cpu12.num_vec_register_reads             16349                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes             3659                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                4850      0.02%      0.02% # Class of executed instruction
system.cpu12.op_class::IntAlu                21395535     66.50%     66.51% # Class of executed instruction
system.cpu12.op_class::IntMult                  68192      0.21%     66.72% # Class of executed instruction
system.cpu12.op_class::IntDiv                   14462      0.04%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     7      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     6      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatMult                    1      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     3      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatMisc                  979      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdAlu                     12      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0      0.00%     66.77% # Class of executed instruction
system.cpu12.op_class::MemRead                6364097     19.78%     86.55% # Class of executed instruction
system.cpu12.op_class::MemWrite               4327823     13.45%    100.00% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 32175967                       # Class of executed instruction
system.cpu13.Branches                         3743954                       # Number of branches fetched
system.cpu13.committedInsts                  17022280                       # Number of instructions committed
system.cpu13.committedOps                    20042464                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                     6604440                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                    708                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                         6599261                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                          5179                       # DTB misses
system.cpu13.dtb.perms_faults                     144                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                 1375                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                3989082                       # DTB read accesses
system.cpu13.dtb.read_hits                    3984640                       # DTB read hits
system.cpu13.dtb.read_misses                     4442                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkPageSizes::4K         4686     96.98%     96.98% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::2M          102      2.11%     99.09% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::1G           44      0.91%    100.00% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::total         4832                       # Table walker page sizes translated
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data         5179                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total         5179                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data         4832                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total         4832                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total        10011                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkWaitTime::samples         5179                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walkWaitTime::0          5179    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walkWaitTime::total         5179                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walks                    5179                       # Table walker walks requested
system.cpu13.dtb.walker.walksLong                5179                       # Table walker walks initiated with long descriptors
system.cpu13.dtb.walker.walksPending::samples   1361830956                       # Table walker pending requests distribution
system.cpu13.dtb.walker.walksPending::0    1361830956    100.00%    100.00% # Table walker pending requests distribution
system.cpu13.dtb.walker.walksPending::total   1361830956                       # Table walker pending requests distribution
system.cpu13.dtb.write_accesses               2615358                       # DTB write accesses
system.cpu13.dtb.write_hits                   2614621                       # DTB write hits
system.cpu13.dtb.write_misses                     737                       # DTB write misses
system.cpu13.idle_fraction                   0.984275                       # Percentage of idle cycles
system.cpu13.itb.accesses                    17022638                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                        17004519                       # DTB hits
system.cpu13.itb.inst_accesses               17022638                       # ITB inst accesses
system.cpu13.itb.inst_hits                   17004519                       # ITB inst hits
system.cpu13.itb.inst_misses                    18119                       # ITB inst misses
system.cpu13.itb.misses                         18119                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkPageSizes::4K        17909     99.46%     99.46% # Table walker page sizes translated
system.cpu13.itb.walker.walkPageSizes::2M           98      0.54%    100.00% # Table walker page sizes translated
system.cpu13.itb.walker.walkPageSizes::total        18007                       # Table walker page sizes translated
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst        18119                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total        18119                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst        18007                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total        18007                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total        36126                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkWaitTime::samples        18119                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walkWaitTime::0         18119    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walkWaitTime::total        18119                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walks                   18119                       # Table walker walks requested
system.cpu13.itb.walker.walksLong               18119                       # Table walker walks initiated with long descriptors
system.cpu13.itb.walker.walksPending::samples   1361803176                       # Table walker pending requests distribution
system.cpu13.itb.walker.walksPending::0    1361803176    100.00%    100.00% # Table walker pending requests distribution
system.cpu13.itb.walker.walksPending::total   1361803176                       # Table walker pending requests distribution
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   2036                       # number of quiesce instructions executed
system.cpu13.not_idle_fraction               0.015725                       # Percentage of non-idle cycles
system.cpu13.numCycles                     1274420672                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             20040784.339714                       # Number of busy cycles
system.cpu13.num_cc_register_reads            5226469                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           3654888                       # number of times the CC registers were written
system.cpu13.num_conditional_control_insts      2499649                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                   1114901                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1254379887.660286                       # Number of idle cycles
system.cpu13.num_int_alu_accesses            18256699                       # Number of integer alu accesses
system.cpu13.num_int_insts                   18256699                       # number of integer instructions
system.cpu13.num_int_register_reads          24251537                       # number of times the integer registers were read
system.cpu13.num_int_register_writes         14528874                       # number of times the integer registers were written
system.cpu13.num_load_insts                   3983112                       # Number of load instructions
system.cpu13.num_mem_refs                     6598326                       # number of memory refs
system.cpu13.num_store_insts                  2615214                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                7741                       # Number of vector alu accesses
system.cpu13.num_vec_insts                       7741                       # number of vector instructions
system.cpu13.num_vec_register_reads              6355                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes             1490                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                2237      0.01%      0.01% # Class of executed instruction
system.cpu13.op_class::IntAlu                13394413     66.83%     66.84% # Class of executed instruction
system.cpu13.op_class::IntMult                  40037      0.20%     67.04% # Class of executed instruction
system.cpu13.op_class::IntDiv                    8222      0.04%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatMisc                  337      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu13.op_class::MemRead                3983112     19.87%     86.95% # Class of executed instruction
system.cpu13.op_class::MemWrite               2615214     13.05%    100.00% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                 20043572                       # Class of executed instruction
system.cpu14.Branches                         5258661                       # Number of branches fetched
system.cpu14.committedInsts                  23763925                       # Number of instructions committed
system.cpu14.committedOps                    27877784                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                     9173227                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                   1273                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                         9164932                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                          8295                       # DTB misses
system.cpu14.dtb.perms_faults                     327                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                 2843                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                5497888                       # DTB read accesses
system.cpu14.dtb.read_hits                    5490912                       # DTB read hits
system.cpu14.dtb.read_misses                     6976                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkPageSizes::4K         7372     97.17%     97.17% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::2M          169      2.23%     99.39% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::1G           46      0.61%    100.00% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::total         7587                       # Table walker page sizes translated
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data         8295                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total         8295                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data         7587                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total         7587                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total        15882                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkWaitTime::samples         8295                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walkWaitTime::0          8295    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walkWaitTime::total         8295                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walks                    8295                       # Table walker walks requested
system.cpu14.dtb.walker.walksLong                8295                       # Table walker walks initiated with long descriptors
system.cpu14.dtb.walker.walksPending::samples   -746927540                       # Table walker pending requests distribution
system.cpu14.dtb.walker.walksPending::0    -746927540    100.00%    100.00% # Table walker pending requests distribution
system.cpu14.dtb.walker.walksPending::total   -746927540                       # Table walker pending requests distribution
system.cpu14.dtb.write_accesses               3675339                       # DTB write accesses
system.cpu14.dtb.write_hits                   3674020                       # DTB write hits
system.cpu14.dtb.write_misses                    1319                       # DTB write misses
system.cpu14.idle_fraction                   0.978126                       # Percentage of idle cycles
system.cpu14.itb.accesses                    23765688                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                    842                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                        23735344                       # DTB hits
system.cpu14.itb.inst_accesses               23765688                       # ITB inst accesses
system.cpu14.itb.inst_hits                   23735344                       # ITB inst hits
system.cpu14.itb.inst_misses                    30344                       # ITB inst misses
system.cpu14.itb.misses                         30344                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkPageSizes::4K        29973     99.59%     99.59% # Table walker page sizes translated
system.cpu14.itb.walker.walkPageSizes::2M          122      0.41%    100.00% # Table walker page sizes translated
system.cpu14.itb.walker.walkPageSizes::total        30095                       # Table walker page sizes translated
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst        30344                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total        30344                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst        30095                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total        30095                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total        60439                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkWaitTime::samples        30344                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walkWaitTime::0         30344    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walkWaitTime::total        30344                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walks                   30344                       # Table walker walks requested
system.cpu14.itb.walker.walksLong               30344                       # Table walker walks initiated with long descriptors
system.cpu14.itb.walker.walksPending::samples   -746955320                       # Table walker pending requests distribution
system.cpu14.itb.walker.walksPending::0    -746955320    100.00%    100.00% # Table walker pending requests distribution
system.cpu14.itb.walker.walksPending::total   -746955320                       # Table walker pending requests distribution
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   2215                       # number of quiesce instructions executed
system.cpu14.not_idle_fraction               0.021874                       # Percentage of non-idle cycles
system.cpu14.numCycles                     1274421050                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             27876722.545979                       # Number of busy cycles
system.cpu14.num_cc_register_reads            7115291                       # number of times the CC registers were read
system.cpu14.num_cc_register_writes           5512068                       # number of times the CC registers were written
system.cpu14.num_conditional_control_insts      3597000                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                   1447177                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1246544327.454021                       # Number of idle cycles
system.cpu14.num_int_alu_accesses            25434596                       # Number of integer alu accesses
system.cpu14.num_int_insts                   25434596                       # number of integer instructions
system.cpu14.num_int_register_reads          33818544                       # number of times the integer registers were read
system.cpu14.num_int_register_writes         20240888                       # number of times the integer registers were written
system.cpu14.num_load_insts                   5488129                       # Number of load instructions
system.cpu14.num_mem_refs                     9163206                       # number of memory refs
system.cpu14.num_store_insts                  3675077                       # Number of store instructions
system.cpu14.num_vec_alu_accesses               15729                       # Number of vector alu accesses
system.cpu14.num_vec_insts                      15729                       # number of vector instructions
system.cpu14.num_vec_register_reads             12140                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes             3886                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                5289      0.02%      0.02% # Class of executed instruction
system.cpu14.op_class::IntAlu                18639901     66.86%     66.88% # Class of executed instruction
system.cpu14.op_class::IntMult                  58439      0.21%     67.09% # Class of executed instruction
system.cpu14.op_class::IntDiv                   12300      0.04%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatMisc                 1035      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0      0.00%     67.13% # Class of executed instruction
system.cpu14.op_class::MemRead                5488129     19.68%     86.82% # Class of executed instruction
system.cpu14.op_class::MemWrite               3675077     13.18%    100.00% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                 27880170                       # Class of executed instruction
system.cpu15.Branches                         6635652                       # Number of branches fetched
system.cpu15.committedInsts                  30582993                       # Number of instructions committed
system.cpu15.committedOps                    35988392                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                    11946726                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                   1510                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                        11935485                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                         11241                       # DTB misses
system.cpu15.dtb.perms_faults                     485                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                 3637                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                7118786                       # DTB read accesses
system.cpu15.dtb.read_hits                    7109338                       # DTB read hits
system.cpu15.dtb.read_misses                     9448                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkPageSizes::4K         9946     97.08%     97.08% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::2M          241      2.35%     99.43% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::1G           58      0.57%    100.00% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::total        10245                       # Table walker page sizes translated
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data        11241                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total        11241                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data        10245                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total        10245                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total        21486                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkWaitTime::samples        11241                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walkWaitTime::0         11241    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walkWaitTime::total        11241                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walks                   11241                       # Table walker walks requested
system.cpu15.dtb.walker.walksLong               11241                       # Table walker walks initiated with long descriptors
system.cpu15.dtb.walker.walksPending::samples   1439225700                       # Table walker pending requests distribution
system.cpu15.dtb.walker.walksPending::0    1439225700    100.00%    100.00% # Table walker pending requests distribution
system.cpu15.dtb.walker.walksPending::total   1439225700                       # Table walker pending requests distribution
system.cpu15.dtb.write_accesses               4827940                       # DTB write accesses
system.cpu15.dtb.write_hits                   4826147                       # DTB write hits
system.cpu15.dtb.write_misses                    1793                       # DTB write misses
system.cpu15.idle_fraction                   0.971762                       # Percentage of idle cycles
system.cpu15.itb.accesses                    30585505                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                    907                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                        30553379                       # DTB hits
system.cpu15.itb.inst_accesses               30585505                       # ITB inst accesses
system.cpu15.itb.inst_hits                   30553379                       # ITB inst hits
system.cpu15.itb.inst_misses                    32126                       # ITB inst misses
system.cpu15.itb.misses                         32126                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkPageSizes::4K        31666     99.60%     99.60% # Table walker page sizes translated
system.cpu15.itb.walker.walkPageSizes::2M          126      0.40%    100.00% # Table walker page sizes translated
system.cpu15.itb.walker.walkPageSizes::total        31792                       # Table walker page sizes translated
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst        32126                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total        32126                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst        31792                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total        31792                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total        63918                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkWaitTime::samples        32126                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walkWaitTime::0         32126    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walkWaitTime::total        32126                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walks                   32126                       # Table walker walks requested
system.cpu15.itb.walker.walksLong               32126                       # Table walker walks initiated with long descriptors
system.cpu15.itb.walker.walksPending::samples   1439197920                       # Table walker pending requests distribution
system.cpu15.itb.walker.walksPending::0    1439197920    100.00%    100.00% # Table walker pending requests distribution
system.cpu15.itb.walker.walksPending::total   1439197920                       # Table walker pending requests distribution
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   2242                       # number of quiesce instructions executed
system.cpu15.not_idle_fraction               0.028238                       # Percentage of non-idle cycles
system.cpu15.numCycles                     1274420949                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             35987340.087825                       # Number of busy cycles
system.cpu15.num_cc_register_reads            8763329                       # number of times the CC registers were read
system.cpu15.num_cc_register_writes           7115623                       # number of times the CC registers were written
system.cpu15.num_conditional_control_insts      4534053                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                   1801131                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1238433608.912175                       # Number of idle cycles
system.cpu15.num_int_alu_accesses            32953489                       # Number of integer alu accesses
system.cpu15.num_int_insts                   32953489                       # number of integer instructions
system.cpu15.num_int_register_reads          43543448                       # number of times the integer registers were read
system.cpu15.num_int_register_writes         26300681                       # number of times the integer registers were written
system.cpu15.num_load_insts                   7107025                       # Number of load instructions
system.cpu15.num_mem_refs                    11934719                       # number of memory refs
system.cpu15.num_store_insts                  4827694                       # Number of store instructions
system.cpu15.num_vec_alu_accesses               16016                       # Number of vector alu accesses
system.cpu15.num_vec_insts                      16016                       # number of vector instructions
system.cpu15.num_vec_register_reads             12607                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes             3452                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                7049      0.02%      0.02% # Class of executed instruction
system.cpu15.op_class::IntAlu                23960044     66.57%     66.59% # Class of executed instruction
system.cpu15.op_class::IntMult                  73168      0.20%     66.79% # Class of executed instruction
system.cpu15.op_class::IntDiv                   16332      0.05%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     1      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     2      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     1      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatMisc                  136      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0      0.00%     66.84% # Class of executed instruction
system.cpu15.op_class::MemRead                7107025     19.75%     86.59% # Class of executed instruction
system.cpu15.op_class::MemWrite               4827694     13.41%    100.00% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                 35991452                       # Class of executed instruction
system.cpu16.Branches                         4571127                       # Number of branches fetched
system.cpu16.committedInsts                  21002411                       # Number of instructions committed
system.cpu16.committedOps                    24747203                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                     8187128                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                    982                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                         8180221                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                          6907                       # DTB misses
system.cpu16.dtb.perms_faults                     263                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                 2258                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                4893940                       # DTB read accesses
system.cpu16.dtb.read_hits                    4888150                       # DTB read hits
system.cpu16.dtb.read_misses                     5790                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkPageSizes::4K         6136     97.01%     97.01% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::2M          149      2.36%     99.37% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::1G           40      0.63%    100.00% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::total         6325                       # Table walker page sizes translated
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data         6907                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total         6907                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data         6325                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total         6325                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total        13232                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkWaitTime::samples         6907                       # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walkWaitTime::0          6907    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walkWaitTime::total         6907                       # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walks                    6907                       # Table walker walks requested
system.cpu16.dtb.walker.walksLong                6907                       # Table walker walks initiated with long descriptors
system.cpu16.dtb.walker.walksPending::samples   -669605024                       # Table walker pending requests distribution
system.cpu16.dtb.walker.walksPending::0    -669605024    100.00%    100.00% # Table walker pending requests distribution
system.cpu16.dtb.walker.walksPending::total   -669605024                       # Table walker pending requests distribution
system.cpu16.dtb.write_accesses               3293188                       # DTB write accesses
system.cpu16.dtb.write_hits                   3292071                       # DTB write hits
system.cpu16.dtb.write_misses                    1117                       # DTB write misses
system.cpu16.idle_fraction                   0.980583                       # Percentage of idle cycles
system.cpu16.itb.accesses                    21003604                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                    653                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                        20979089                       # DTB hits
system.cpu16.itb.inst_accesses               21003604                       # ITB inst accesses
system.cpu16.itb.inst_hits                   20979089                       # ITB inst hits
system.cpu16.itb.inst_misses                    24515                       # ITB inst misses
system.cpu16.itb.misses                         24515                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkPageSizes::4K        24164     99.47%     99.47% # Table walker page sizes translated
system.cpu16.itb.walker.walkPageSizes::2M          129      0.53%    100.00% # Table walker page sizes translated
system.cpu16.itb.walker.walkPageSizes::total        24293                       # Table walker page sizes translated
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst        24515                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total        24515                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst        24293                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total        24293                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total        48808                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkWaitTime::samples        24515                       # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walkWaitTime::0         24515    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walkWaitTime::total        24515                       # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walks                   24515                       # Table walker walks requested
system.cpu16.itb.walker.walksLong               24515                       # Table walker walks initiated with long descriptors
system.cpu16.itb.walker.walksPending::samples   -669632804                       # Table walker pending requests distribution
system.cpu16.itb.walker.walksPending::0    -669632804    100.00%    100.00% # Table walker pending requests distribution
system.cpu16.itb.walker.walksPending::total   -669632804                       # Table walker pending requests distribution
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu16.kern.inst.quiesce                   2315                       # number of quiesce instructions executed
system.cpu16.not_idle_fraction               0.019417                       # Percentage of non-idle cycles
system.cpu16.numCycles                     1274438661                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles             24746174.009388                       # Number of busy cycles
system.cpu16.num_cc_register_reads            6097673                       # number of times the CC registers were read
system.cpu16.num_cc_register_writes           4525815                       # number of times the CC registers were written
system.cpu16.num_conditional_control_insts      3059241                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                   1345761                       # number of times a function call or return occured
system.cpu16.num_idle_cycles             1249692486.990612                       # Number of idle cycles
system.cpu16.num_int_alu_accesses            22655338                       # Number of integer alu accesses
system.cpu16.num_int_insts                   22655338                       # number of integer instructions
system.cpu16.num_int_register_reads          30110533                       # number of times the integer registers were read
system.cpu16.num_int_register_writes         18031790                       # number of times the integer registers were written
system.cpu16.num_load_insts                   4885468                       # Number of load instructions
system.cpu16.num_mem_refs                     8178370                       # number of memory refs
system.cpu16.num_store_insts                  3292902                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                9638                       # Number of vector alu accesses
system.cpu16.num_vec_insts                       9638                       # number of vector instructions
system.cpu16.num_vec_register_reads              7142                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes             2568                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                5708      0.02%      0.02% # Class of executed instruction
system.cpu16.op_class::IntAlu                16498695     66.66%     66.69% # Class of executed instruction
system.cpu16.op_class::IntMult                  55344      0.22%     66.91% # Class of executed instruction
system.cpu16.op_class::IntDiv                   10745      0.04%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatMult                    0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatMisc                  204      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdMult                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdShift                    0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdAes                      0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0      0.00%     66.95% # Class of executed instruction
system.cpu16.op_class::MemRead                4885468     19.74%     86.69% # Class of executed instruction
system.cpu16.op_class::MemWrite               3292902     13.31%    100.00% # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::total                 24749066                       # Class of executed instruction
system.cpu17.Branches                        12220278                       # Number of branches fetched
system.cpu17.committedInsts                  53868495                       # Number of instructions committed
system.cpu17.committedOps                    63149432                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                    20465289                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                    947                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                        20451413                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                         13876                       # DTB misses
system.cpu17.dtb.perms_faults                     320                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                 5434                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses               11757556                       # DTB read accesses
system.cpu17.dtb.read_hits                   11745553                       # DTB read hits
system.cpu17.dtb.read_misses                    12003                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkPageSizes::4K        12765     97.91%     97.91% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::2M          207      1.59%     99.50% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::1G           65      0.50%    100.00% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::total        13037                       # Table walker page sizes translated
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data        13876                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total        13876                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data        13037                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total        13037                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total        26913                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkWaitTime::samples        13876                       # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walkWaitTime::0         13876    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walkWaitTime::total        13876                       # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walks                   13876                       # Table walker walks requested
system.cpu17.dtb.walker.walksLong               13876                       # Table walker walks initiated with long descriptors
system.cpu17.dtb.walker.walksPending::samples   1516531548                       # Table walker pending requests distribution
system.cpu17.dtb.walker.walksPending::0    1516531548    100.00%    100.00% # Table walker pending requests distribution
system.cpu17.dtb.walker.walksPending::total   1516531548                       # Table walker pending requests distribution
system.cpu17.dtb.write_accesses               8707733                       # DTB write accesses
system.cpu17.dtb.write_hits                   8705860                       # DTB write hits
system.cpu17.dtb.write_misses                    1873                       # DTB write misses
system.cpu17.idle_fraction                   0.950450                       # Percentage of idle cycles
system.cpu17.itb.accesses                    53872202                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                    525                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                        53787057                       # DTB hits
system.cpu17.itb.inst_accesses               53872202                       # ITB inst accesses
system.cpu17.itb.inst_hits                   53787057                       # ITB inst hits
system.cpu17.itb.inst_misses                    85145                       # ITB inst misses
system.cpu17.itb.misses                         85145                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkPageSizes::4K        84336     99.36%     99.36% # Table walker page sizes translated
system.cpu17.itb.walker.walkPageSizes::2M          545      0.64%    100.00% # Table walker page sizes translated
system.cpu17.itb.walker.walkPageSizes::total        84881                       # Table walker page sizes translated
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst        85145                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total        85145                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst        84881                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total        84881                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total       170026                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkWaitTime::samples        85145                       # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walkWaitTime::0         85145    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walkWaitTime::total        85145                       # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walks                   85145                       # Table walker walks requested
system.cpu17.itb.walker.walksLong               85145                       # Table walker walks initiated with long descriptors
system.cpu17.itb.walker.walksPending::samples   1516503768                       # Table walker pending requests distribution
system.cpu17.itb.walker.walksPending::0    1516503768    100.00%    100.00% # Table walker pending requests distribution
system.cpu17.itb.walker.walksPending::total   1516503768                       # Table walker pending requests distribution
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu17.kern.inst.quiesce                   2082                       # number of quiesce instructions executed
system.cpu17.not_idle_fraction               0.049550                       # Percentage of non-idle cycles
system.cpu17.numCycles                     1265082472                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles             62684454.135606                       # Number of busy cycles
system.cpu17.num_cc_register_reads           14841837                       # number of times the CC registers were read
system.cpu17.num_cc_register_writes          12962499                       # number of times the CC registers were written
system.cpu17.num_conditional_control_insts      8169850                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                   3524945                       # number of times a function call or return occured
system.cpu17.num_idle_cycles             1202398017.864394                       # Number of idle cycles
system.cpu17.num_int_alu_accesses            58187422                       # Number of integer alu accesses
system.cpu17.num_int_insts                   58187422                       # number of integer instructions
system.cpu17.num_int_register_reads          78022992                       # number of times the integer registers were read
system.cpu17.num_int_register_writes         45944329                       # number of times the integer registers were written
system.cpu17.num_load_insts                  11731199                       # Number of load instructions
system.cpu17.num_mem_refs                    20436623                       # number of memory refs
system.cpu17.num_store_insts                  8705424                       # Number of store instructions
system.cpu17.num_vec_alu_accesses               44094                       # Number of vector alu accesses
system.cpu17.num_vec_insts                      44094                       # number of vector instructions
system.cpu17.num_vec_register_reads             41901                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes             2325                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass               17451      0.03%      0.03% # Class of executed instruction
system.cpu17.op_class::IntAlu                42565451     67.40%     67.43% # Class of executed instruction
system.cpu17.op_class::IntMult                 104280      0.17%     67.59% # Class of executed instruction
system.cpu17.op_class::IntDiv                   29540      0.05%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatMult                    0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatMisc                  415      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdAdd                      5      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdAlu                      4      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdCmp                      4      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdMisc                     4      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdMult                     0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdShift                    0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdAes                      0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0      0.00%     67.64% # Class of executed instruction
system.cpu17.op_class::MemRead               11731199     18.58%     86.22% # Class of executed instruction
system.cpu17.op_class::MemWrite               8705424     13.78%    100.00% # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::total                 63153777                       # Class of executed instruction
system.cpu18.Branches                         3570245                       # Number of branches fetched
system.cpu18.committedInsts                  16216958                       # Number of instructions committed
system.cpu18.committedOps                    19153533                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                     6344747                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                    911                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                         6340381                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                          4366                       # DTB misses
system.cpu18.dtb.perms_faults                     243                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                 1673                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                3805564                       # DTB read accesses
system.cpu18.dtb.read_hits                    3801987                       # DTB read hits
system.cpu18.dtb.read_misses                     3577                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkPageSizes::4K         3842     97.19%     97.19% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::2M           82      2.07%     99.27% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::1G           29      0.73%    100.00% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::total         3953                       # Table walker page sizes translated
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data         4366                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total         4366                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data         3953                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total         3953                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total         8319                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkWaitTime::samples         4366                       # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walkWaitTime::0          4366    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walkWaitTime::total         4366                       # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walks                    4366                       # Table walker walks requested
system.cpu18.dtb.walker.walksLong                4366                       # Table walker walks initiated with long descriptors
system.cpu18.dtb.walker.walksPending::samples   -591726908                       # Table walker pending requests distribution
system.cpu18.dtb.walker.walksPending::0    -591726908    100.00%    100.00% # Table walker pending requests distribution
system.cpu18.dtb.walker.walksPending::total   -591726908                       # Table walker pending requests distribution
system.cpu18.dtb.write_accesses               2539183                       # DTB write accesses
system.cpu18.dtb.write_hits                   2538394                       # DTB write hits
system.cpu18.dtb.write_misses                     789                       # DTB write misses
system.cpu18.idle_fraction                   0.984972                       # Percentage of idle cycles
system.cpu18.itb.accesses                    16217601                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                    649                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                        16199950                       # DTB hits
system.cpu18.itb.inst_accesses               16217601                       # ITB inst accesses
system.cpu18.itb.inst_hits                   16199950                       # ITB inst hits
system.cpu18.itb.inst_misses                    17651                       # ITB inst misses
system.cpu18.itb.misses                         17651                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkPageSizes::4K        17404     99.40%     99.40% # Table walker page sizes translated
system.cpu18.itb.walker.walkPageSizes::2M          105      0.60%    100.00% # Table walker page sizes translated
system.cpu18.itb.walker.walkPageSizes::total        17509                       # Table walker page sizes translated
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst        17651                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total        17651                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst        17509                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total        17509                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total        35160                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkWaitTime::samples        17651                       # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walkWaitTime::0         17651    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walkWaitTime::total        17651                       # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walks                   17651                       # Table walker walks requested
system.cpu18.itb.walker.walksLong               17651                       # Table walker walks initiated with long descriptors
system.cpu18.itb.walker.walksPending::samples   -591754688                       # Table walker pending requests distribution
system.cpu18.itb.walker.walksPending::0    -591754688    100.00%    100.00% # Table walker pending requests distribution
system.cpu18.itb.walker.walksPending::total   -591754688                       # Table walker pending requests distribution
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu18.kern.inst.quiesce                   1931                       # number of quiesce instructions executed
system.cpu18.not_idle_fraction               0.015028                       # Percentage of non-idle cycles
system.cpu18.numCycles                     1274420472                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles             19152317.566899                       # Number of busy cycles
system.cpu18.num_cc_register_reads            4896920                       # number of times the CC registers were read
system.cpu18.num_cc_register_writes           3354294                       # number of times the CC registers were written
system.cpu18.num_conditional_control_insts      2380446                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                   1064162                       # number of times a function call or return occured
system.cpu18.num_idle_cycles             1255268154.433100                       # Number of idle cycles
system.cpu18.num_int_alu_accesses            17466132                       # Number of integer alu accesses
system.cpu18.num_int_insts                   17466132                       # number of integer instructions
system.cpu18.num_int_register_reads          23122744                       # number of times the integer registers were read
system.cpu18.num_int_register_writes         13861152                       # number of times the integer registers were written
system.cpu18.num_load_insts                   3798971                       # Number of load instructions
system.cpu18.num_mem_refs                     6338004                       # number of memory refs
system.cpu18.num_store_insts                  2539033                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                6285                       # Number of vector alu accesses
system.cpu18.num_vec_insts                       6285                       # number of vector instructions
system.cpu18.num_vec_register_reads              5017                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes             1280                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                3153      0.02%      0.02% # Class of executed instruction
system.cpu18.op_class::IntAlu                12766252     66.65%     66.66% # Class of executed instruction
system.cpu18.op_class::IntMult                  39169      0.20%     66.87% # Class of executed instruction
system.cpu18.op_class::IntDiv                    8317      0.04%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatMult                    0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatMisc                   51      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu18.op_class::MemRead                3798971     19.83%     86.74% # Class of executed instruction
system.cpu18.op_class::MemWrite               2539033     13.26%    100.00% # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::total                 19154946                       # Class of executed instruction
system.cpu19.Branches                        14800547                       # Number of branches fetched
system.cpu19.committedInsts                  63940856                       # Number of instructions committed
system.cpu19.committedOps                    75674273                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                    25141792                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                   1150                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                        25122690                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                         19102                       # DTB misses
system.cpu19.dtb.perms_faults                     351                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                 5085                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses               13967822                       # DTB read accesses
system.cpu19.dtb.read_hits                   13951094                       # DTB read hits
system.cpu19.dtb.read_misses                    16728                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkPageSizes::4K        18388     98.00%     98.00% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::2M          342      1.82%     99.82% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::1G           34      0.18%    100.00% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::total        18764                       # Table walker page sizes translated
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data        19102                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total        19102                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data        18764                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total        18764                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total        37866                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkWaitTime::samples        19102                       # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walkWaitTime::0         19102    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walkWaitTime::total        19102                       # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walks                   19102                       # Table walker walks requested
system.cpu19.dtb.walker.walksLong               19102                       # Table walker walks initiated with long descriptors
system.cpu19.dtb.walker.walksPending::samples   1593837396                       # Table walker pending requests distribution
system.cpu19.dtb.walker.walksPending::0    1593837396    100.00%    100.00% # Table walker pending requests distribution
system.cpu19.dtb.walker.walksPending::total   1593837396                       # Table walker pending requests distribution
system.cpu19.dtb.write_accesses              11173970                       # DTB write accesses
system.cpu19.dtb.write_hits                  11171596                       # DTB write hits
system.cpu19.dtb.write_misses                    2374                       # DTB write misses
system.cpu19.idle_fraction                   0.940623                       # Percentage of idle cycles
system.cpu19.itb.accesses                    63944672                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                    779                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                        63827603                       # DTB hits
system.cpu19.itb.inst_accesses               63944672                       # ITB inst accesses
system.cpu19.itb.inst_hits                   63827603                       # ITB inst hits
system.cpu19.itb.inst_misses                   117069                       # ITB inst misses
system.cpu19.itb.misses                        117069                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkPageSizes::4K       115259     98.54%     98.54% # Table walker page sizes translated
system.cpu19.itb.walker.walkPageSizes::2M         1704      1.46%    100.00% # Table walker page sizes translated
system.cpu19.itb.walker.walkPageSizes::total       116963                       # Table walker page sizes translated
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst       117069                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total       117069                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst       116963                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total       116963                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total       234032                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkWaitTime::samples       117069                       # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walkWaitTime::0        117069    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walkWaitTime::total       117069                       # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walks                  117069                       # Table walker walks requested
system.cpu19.itb.walker.walksLong              117069                       # Table walker walks initiated with long descriptors
system.cpu19.itb.walker.walksPending::samples   1593809616                       # Table walker pending requests distribution
system.cpu19.itb.walker.walksPending::0    1593809616    100.00%    100.00% # Table walker pending requests distribution
system.cpu19.itb.walker.walksPending::total   1593809616                       # Table walker pending requests distribution
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu19.kern.inst.quiesce                   2462                       # number of quiesce instructions executed
system.cpu19.not_idle_fraction               0.059377                       # Percentage of non-idle cycles
system.cpu19.numCycles                     1274421233                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles             75670745.964605                       # Number of busy cycles
system.cpu19.num_cc_register_reads           17007345                       # number of times the CC registers were read
system.cpu19.num_cc_register_writes          14883969                       # number of times the CC registers were written
system.cpu19.num_conditional_control_insts      9645596                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                   4229613                       # number of times a function call or return occured
system.cpu19.num_idle_cycles             1198750487.035395                       # Number of idle cycles
system.cpu19.num_int_alu_accesses            69867392                       # Number of integer alu accesses
system.cpu19.num_int_insts                   69867392                       # number of integer instructions
system.cpu19.num_int_register_reads          91999689                       # number of times the integer registers were read
system.cpu19.num_int_register_writes         54583382                       # number of times the integer registers were written
system.cpu19.num_load_insts                  13946836                       # Number of load instructions
system.cpu19.num_mem_refs                    25113970                       # number of memory refs
system.cpu19.num_store_insts                 11167134                       # Number of store instructions
system.cpu19.num_vec_alu_accesses              462648                       # Number of vector alu accesses
system.cpu19.num_vec_insts                     462648                       # number of vector instructions
system.cpu19.num_vec_register_reads            312118                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes           185158                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass               23599      0.03%      0.03% # Class of executed instruction
system.cpu19.op_class::IntAlu                50257943     66.41%     66.44% # Class of executed instruction
system.cpu19.op_class::IntMult                  94738      0.13%     66.57% # Class of executed instruction
system.cpu19.op_class::IntDiv                   30200      0.04%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0      0.00%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0      0.00%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0      0.00%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatMult                    0      0.00%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0      0.00%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0      0.00%     66.61% # Class of executed instruction
system.cpu19.op_class::FloatMisc               158435      0.21%     66.82% # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdAdd                      7      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdAlu                      4      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdCmp                      4      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdMisc                     5      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdMult                     0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdShift                    0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdAes                      0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0      0.00%     66.82% # Class of executed instruction
system.cpu19.op_class::MemRead               13946836     18.43%     85.24% # Class of executed instruction
system.cpu19.op_class::MemWrite              11167134     14.76%    100.00% # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::total                 75678905                       # Class of executed instruction
system.cpu20.Branches                         2844888                       # Number of branches fetched
system.cpu20.committedInsts                  12842930                       # Number of instructions committed
system.cpu20.committedOps                    15169891                       # Number of ops (including micro ops) committed
system.cpu20.dtb.accesses                     5015436                       # DTB accesses
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.flush_entries                    549                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.hits                         5012444                       # DTB hits
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.misses                          2992                       # DTB misses
system.cpu20.dtb.perms_faults                      88                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.prefetch_faults                 1025                       # Number of TLB faults due to prefetch
system.cpu20.dtb.read_accesses                3048700                       # DTB read accesses
system.cpu20.dtb.read_hits                    3046327                       # DTB read hits
system.cpu20.dtb.read_misses                     2373                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dtb.walker.walkPageSizes::4K         2564     95.89%     95.89% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::2M           81      3.03%     98.92% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::1G           29      1.08%    100.00% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::total         2674                       # Table walker page sizes translated
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data         2992                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total         2992                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data         2674                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total         2674                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total         5666                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkWaitTime::samples         2992                       # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walkWaitTime::0          2992    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walkWaitTime::total         2992                       # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walks                    2992                       # Table walker walks requested
system.cpu20.dtb.walker.walksLong                2992                       # Table walker walks initiated with long descriptors
system.cpu20.dtb.walker.walksPending::samples   -514993328                       # Table walker pending requests distribution
system.cpu20.dtb.walker.walksPending::0    -514993328    100.00%    100.00% # Table walker pending requests distribution
system.cpu20.dtb.walker.walksPending::total   -514993328                       # Table walker pending requests distribution
system.cpu20.dtb.write_accesses               1966736                       # DTB write accesses
system.cpu20.dtb.write_hits                   1966117                       # DTB write hits
system.cpu20.dtb.write_misses                     619                       # DTB write misses
system.cpu20.idle_fraction                   0.988098                       # Percentage of idle cycles
system.cpu20.itb.accesses                    12842951                       # DTB accesses
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.flush_entries                    459                       # Number of entries that have been flushed from TLB
system.cpu20.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.hits                        12829593                       # DTB hits
system.cpu20.itb.inst_accesses               12842951                       # ITB inst accesses
system.cpu20.itb.inst_hits                   12829593                       # ITB inst hits
system.cpu20.itb.inst_misses                    13358                       # ITB inst misses
system.cpu20.itb.misses                         13358                       # DTB misses
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.itb.walker.walkPageSizes::4K        13161     99.34%     99.34% # Table walker page sizes translated
system.cpu20.itb.walker.walkPageSizes::2M           88      0.66%    100.00% # Table walker page sizes translated
system.cpu20.itb.walker.walkPageSizes::total        13249                       # Table walker page sizes translated
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst        13358                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total        13358                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst        13249                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total        13249                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total        26607                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkWaitTime::samples        13358                       # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walkWaitTime::0         13358    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walkWaitTime::total        13358                       # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walks                   13358                       # Table walker walks requested
system.cpu20.itb.walker.walksLong               13358                       # Table walker walks initiated with long descriptors
system.cpu20.itb.walker.walksPending::samples   -515021108                       # Table walker pending requests distribution
system.cpu20.itb.walker.walksPending::0    -515021108    100.00%    100.00% # Table walker pending requests distribution
system.cpu20.itb.walker.walksPending::total   -515021108                       # Table walker pending requests distribution
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu20.kern.inst.quiesce                   1799                       # number of quiesce instructions executed
system.cpu20.not_idle_fraction               0.011902                       # Percentage of non-idle cycles
system.cpu20.numCycles                     1274419959                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.num_busy_cycles             15168514.856531                       # Number of busy cycles
system.cpu20.num_cc_register_reads            3989643                       # number of times the CC registers were read
system.cpu20.num_cc_register_writes           2457699                       # number of times the CC registers were written
system.cpu20.num_conditional_control_insts      1870246                       # number of instructions that are conditional controls
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_func_calls                    888523                       # number of times a function call or return occured
system.cpu20.num_idle_cycles             1259251444.143469                       # Number of idle cycles
system.cpu20.num_int_alu_accesses            13787797                       # Number of integer alu accesses
system.cpu20.num_int_insts                   13787797                       # number of integer instructions
system.cpu20.num_int_register_reads          18187689                       # number of times the integer registers were read
system.cpu20.num_int_register_writes         10920892                       # number of times the integer registers were written
system.cpu20.num_load_insts                   3044149                       # Number of load instructions
system.cpu20.num_mem_refs                     5010615                       # number of memory refs
system.cpu20.num_store_insts                  1966466                       # Number of store instructions
system.cpu20.num_vec_alu_accesses                5574                       # Number of vector alu accesses
system.cpu20.num_vec_insts                       5574                       # number of vector instructions
system.cpu20.num_vec_register_reads              4004                       # number of times the vector registers were read
system.cpu20.num_vec_register_writes             1674                       # number of times the vector registers were written
system.cpu20.op_class::No_OpClass                3589      0.02%      0.02% # Class of executed instruction
system.cpu20.op_class::IntAlu                10122396     66.72%     66.75% # Class of executed instruction
system.cpu20.op_class::IntMult                  28976      0.19%     66.94% # Class of executed instruction
system.cpu20.op_class::IntDiv                    5012      0.03%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatMult                    0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatMultAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatMisc                  130      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdAdd                      5      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdAlu                      4      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdCmp                      4      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdMisc                     4      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdMult                     0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdShift                    0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdDiv                      0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdReduceAdd                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdReduceAlu                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdReduceCmp                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceAdd            0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceCmp            0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdAes                      0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdAesMix                   0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash                 0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash2                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash               0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash2              0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdShaSigma2                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdShaSigma3                0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::SimdPredAlu                  0      0.00%     66.97% # Class of executed instruction
system.cpu20.op_class::MemRead                3044149     20.07%     87.04% # Class of executed instruction
system.cpu20.op_class::MemWrite               1966466     12.96%    100.00% # Class of executed instruction
system.cpu20.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::total                 15170735                       # Class of executed instruction
system.cpu21.Branches                         4902949                       # Number of branches fetched
system.cpu21.committedInsts                  22364145                       # Number of instructions committed
system.cpu21.committedOps                    26370894                       # Number of ops (including micro ops) committed
system.cpu21.dtb.accesses                     8817409                       # DTB accesses
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.flush_entries                   1186                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.hits                         8810440                       # DTB hits
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.misses                          6969                       # DTB misses
system.cpu21.dtb.perms_faults                     353                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.prefetch_faults                 2318                       # Number of TLB faults due to prefetch
system.cpu21.dtb.read_accesses                5281232                       # DTB read accesses
system.cpu21.dtb.read_hits                    5275402                       # DTB read hits
system.cpu21.dtb.read_misses                     5830                       # DTB read misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dtb.walker.walkPageSizes::4K         6202     97.42%     97.42% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::2M          131      2.06%     99.48% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::1G           33      0.52%    100.00% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::total         6366                       # Table walker page sizes translated
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data         6969                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total         6969                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data         6366                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total         6366                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total        13335                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkWaitTime::samples         6969                       # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walkWaitTime::0          6969    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walkWaitTime::total         6969                       # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walks                    6969                       # Table walker walks requested
system.cpu21.dtb.walker.walksLong                6969                       # Table walker walks initiated with long descriptors
system.cpu21.dtb.walker.walksPending::samples   1671715512                       # Table walker pending requests distribution
system.cpu21.dtb.walker.walksPending::0    1671715512    100.00%    100.00% # Table walker pending requests distribution
system.cpu21.dtb.walker.walksPending::total   1671715512                       # Table walker pending requests distribution
system.cpu21.dtb.write_accesses               3536177                       # DTB write accesses
system.cpu21.dtb.write_hits                   3535038                       # DTB write hits
system.cpu21.dtb.write_misses                    1139                       # DTB write misses
system.cpu21.idle_fraction                   0.979308                       # Percentage of idle cycles
system.cpu21.itb.accesses                    22365330                       # DTB accesses
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.flush_entries                    776                       # Number of entries that have been flushed from TLB
system.cpu21.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.hits                        22343803                       # DTB hits
system.cpu21.itb.inst_accesses               22365330                       # ITB inst accesses
system.cpu21.itb.inst_hits                   22343803                       # ITB inst hits
system.cpu21.itb.inst_misses                    21527                       # ITB inst misses
system.cpu21.itb.misses                         21527                       # DTB misses
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.itb.walker.walkPageSizes::4K        21234     99.55%     99.55% # Table walker page sizes translated
system.cpu21.itb.walker.walkPageSizes::2M           97      0.45%    100.00% # Table walker page sizes translated
system.cpu21.itb.walker.walkPageSizes::total        21331                       # Table walker page sizes translated
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst        21527                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total        21527                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst        21331                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total        21331                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total        42858                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkWaitTime::samples        21527                       # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walkWaitTime::0         21527    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walkWaitTime::total        21527                       # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walks                   21527                       # Table walker walks requested
system.cpu21.itb.walker.walksLong               21527                       # Table walker walks initiated with long descriptors
system.cpu21.itb.walker.walksPending::samples   1671687732                       # Table walker pending requests distribution
system.cpu21.itb.walker.walksPending::0    1671687732    100.00%    100.00% # Table walker pending requests distribution
system.cpu21.itb.walker.walksPending::total   1671687732                       # Table walker pending requests distribution
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu21.kern.inst.quiesce                   1753                       # number of quiesce instructions executed
system.cpu21.not_idle_fraction               0.020692                       # Percentage of non-idle cycles
system.cpu21.numCycles                     1274420280                       # number of cpu cycles simulated
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.num_busy_cycles             26369682.446399                       # Number of busy cycles
system.cpu21.num_cc_register_reads            6528401                       # number of times the CC registers were read
system.cpu21.num_cc_register_writes           4946685                       # number of times the CC registers were written
system.cpu21.num_conditional_control_insts      3315410                       # number of instructions that are conditional controls
system.cpu21.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu21.num_fp_insts                           0                       # number of float instructions
system.cpu21.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu21.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu21.num_func_calls                   1369187                       # number of times a function call or return occured
system.cpu21.num_idle_cycles             1248050597.553601                       # Number of idle cycles
system.cpu21.num_int_alu_accesses            24122786                       # Number of integer alu accesses
system.cpu21.num_int_insts                   24122786                       # number of integer instructions
system.cpu21.num_int_register_reads          31686164                       # number of times the integer registers were read
system.cpu21.num_int_register_writes         19179982                       # number of times the integer registers were written
system.cpu21.num_load_insts                   5272763                       # Number of load instructions
system.cpu21.num_mem_refs                     8808770                       # number of memory refs
system.cpu21.num_store_insts                  3536007                       # Number of store instructions
system.cpu21.num_vec_alu_accesses               13642                       # Number of vector alu accesses
system.cpu21.num_vec_insts                      13642                       # number of vector instructions
system.cpu21.num_vec_register_reads             10706                       # number of times the vector registers were read
system.cpu21.num_vec_register_writes             3144                       # number of times the vector registers were written
system.cpu21.op_class::No_OpClass                4284      0.02%      0.02% # Class of executed instruction
system.cpu21.op_class::IntAlu                17500148     66.36%     66.37% # Class of executed instruction
system.cpu21.op_class::IntMult                  48367      0.18%     66.56% # Class of executed instruction
system.cpu21.op_class::IntDiv                   10758      0.04%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatAdd                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatCmp                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatCvt                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatMult                    0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatMultAcc                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatDiv                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatMisc                  498      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::FloatSqrt                    0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdAdd                      0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdAddAcc                   0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdAlu                      0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdCmp                      0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdCvt                      0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdMisc                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdMult                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdMultAcc                  0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdShift                    0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdShiftAcc                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdDiv                      0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdSqrt                     0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatAdd                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatAlu                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatCmp                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatCvt                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatDiv                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatMisc                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatMult                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatMultAcc             0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatSqrt                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdReduceAdd                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdReduceAlu                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdReduceCmp                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatReduceAdd            0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdFloatReduceCmp            0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdAes                      0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdAesMix                   0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdSha1Hash                 0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdSha1Hash2                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdSha256Hash               0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdSha256Hash2              0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdShaSigma2                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdShaSigma3                0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::SimdPredAlu                  0      0.00%     66.60% # Class of executed instruction
system.cpu21.op_class::MemRead                5272763     19.99%     86.59% # Class of executed instruction
system.cpu21.op_class::MemWrite               3536007     13.41%    100.00% # Class of executed instruction
system.cpu21.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::total                 26372825                       # Class of executed instruction
system.cpu22.Branches                         4703750                       # Number of branches fetched
system.cpu22.committedInsts                  21568574                       # Number of instructions committed
system.cpu22.committedOps                    25311983                       # Number of ops (including micro ops) committed
system.cpu22.dtb.accesses                     8340949                       # DTB accesses
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.flush_entries                    887                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.hits                         8333784                       # DTB hits
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.misses                          7165                       # DTB misses
system.cpu22.dtb.perms_faults                     295                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.prefetch_faults                 2394                       # Number of TLB faults due to prefetch
system.cpu22.dtb.read_accesses                5019950                       # DTB read accesses
system.cpu22.dtb.read_hits                    5013973                       # DTB read hits
system.cpu22.dtb.read_misses                     5977                       # DTB read misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dtb.walker.walkPageSizes::4K         6313     97.42%     97.42% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::2M          134      2.07%     99.49% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::1G           33      0.51%    100.00% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::total         6480                       # Table walker page sizes translated
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data         7165                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total         7165                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data         6480                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total         6480                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total        13645                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkWaitTime::samples         7165                       # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walkWaitTime::0          7165    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walkWaitTime::total         7165                       # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walks                    7165                       # Table walker walks requested
system.cpu22.dtb.walker.walksLong                7165                       # Table walker walks initiated with long descriptors
system.cpu22.dtb.walker.walksPending::samples   -436515164                       # Table walker pending requests distribution
system.cpu22.dtb.walker.walksPending::0    -436515164    100.00%    100.00% # Table walker pending requests distribution
system.cpu22.dtb.walker.walksPending::total   -436515164                       # Table walker pending requests distribution
system.cpu22.dtb.write_accesses               3320999                       # DTB write accesses
system.cpu22.dtb.write_hits                   3319811                       # DTB write hits
system.cpu22.dtb.write_misses                    1188                       # DTB write misses
system.cpu22.idle_fraction                   0.980139                       # Percentage of idle cycles
system.cpu22.itb.accesses                    21569858                       # DTB accesses
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.flush_entries                    524                       # Number of entries that have been flushed from TLB
system.cpu22.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.hits                        21546945                       # DTB hits
system.cpu22.itb.inst_accesses               21569858                       # ITB inst accesses
system.cpu22.itb.inst_hits                   21546945                       # ITB inst hits
system.cpu22.itb.inst_misses                    22913                       # ITB inst misses
system.cpu22.itb.misses                         22913                       # DTB misses
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.itb.walker.walkPageSizes::4K        22577     99.57%     99.57% # Table walker page sizes translated
system.cpu22.itb.walker.walkPageSizes::2M           97      0.43%    100.00% # Table walker page sizes translated
system.cpu22.itb.walker.walkPageSizes::total        22674                       # Table walker page sizes translated
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst        22913                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total        22913                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst        22674                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total        22674                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total        45587                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkWaitTime::samples        22913                       # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walkWaitTime::0         22913    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walkWaitTime::total        22913                       # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walks                   22913                       # Table walker walks requested
system.cpu22.itb.walker.walksLong               22913                       # Table walker walks initiated with long descriptors
system.cpu22.itb.walker.walksPending::samples   -436542944                       # Table walker pending requests distribution
system.cpu22.itb.walker.walksPending::0    -436542944    100.00%    100.00% # Table walker pending requests distribution
system.cpu22.itb.walker.walksPending::total   -436542944                       # Table walker pending requests distribution
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu22.kern.inst.quiesce                   1935                       # number of quiesce instructions executed
system.cpu22.not_idle_fraction               0.019861                       # Percentage of non-idle cycles
system.cpu22.numCycles                     1270108015                       # number of cpu cycles simulated
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.num_busy_cycles             25225226.980616                       # Number of busy cycles
system.cpu22.num_cc_register_reads            6458391                       # number of times the CC registers were read
system.cpu22.num_cc_register_writes           4902030                       # number of times the CC registers were written
system.cpu22.num_conditional_control_insts      3226344                       # number of instructions that are conditional controls
system.cpu22.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu22.num_fp_insts                           0                       # number of float instructions
system.cpu22.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu22.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu22.num_func_calls                   1301820                       # number of times a function call or return occured
system.cpu22.num_idle_cycles             1244882788.019384                       # Number of idle cycles
system.cpu22.num_int_alu_accesses            23137800                       # Number of integer alu accesses
system.cpu22.num_int_insts                   23137800                       # number of integer instructions
system.cpu22.num_int_register_reads          30807298                       # number of times the integer registers were read
system.cpu22.num_int_register_writes         18414934                       # number of times the integer registers were written
system.cpu22.num_load_insts                   5010861                       # Number of load instructions
system.cpu22.num_mem_refs                     8331651                       # number of memory refs
system.cpu22.num_store_insts                  3320790                       # Number of store instructions
system.cpu22.num_vec_alu_accesses               11576                       # Number of vector alu accesses
system.cpu22.num_vec_insts                      11576                       # number of vector instructions
system.cpu22.num_vec_register_reads              8616                       # number of times the vector registers were read
system.cpu22.num_vec_register_writes             3076                       # number of times the vector registers were written
system.cpu22.op_class::No_OpClass                8164      0.03%      0.03% # Class of executed instruction
system.cpu22.op_class::IntAlu                16908473     66.80%     66.83% # Class of executed instruction
system.cpu22.op_class::IntMult                  53807      0.21%     67.04% # Class of executed instruction
system.cpu22.op_class::IntDiv                   11580      0.05%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatAdd                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatCmp                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatCvt                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatMult                    0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatMultAcc                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatDiv                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatMisc                  305      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::FloatSqrt                    0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdAdd                      0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdAddAcc                   0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdAlu                      0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdCmp                      0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdCvt                      0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdMisc                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdMult                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdMultAcc                  0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdShift                    0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdShiftAcc                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdDiv                      0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdSqrt                     0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatAdd                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatAlu                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatCmp                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatCvt                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatDiv                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatMisc                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatMult                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatMultAcc             0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatSqrt                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdReduceAdd                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdReduceAlu                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdReduceCmp                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatReduceAdd            0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdFloatReduceCmp            0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdAes                      0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdAesMix                   0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdSha1Hash                 0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdSha1Hash2                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdSha256Hash               0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdSha256Hash2              0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdShaSigma2                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdShaSigma3                0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::SimdPredAlu                  0      0.00%     67.09% # Class of executed instruction
system.cpu22.op_class::MemRead                5010861     19.79%     86.88% # Class of executed instruction
system.cpu22.op_class::MemWrite               3320790     13.12%    100.00% # Class of executed instruction
system.cpu22.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::total                 25313980                       # Class of executed instruction
system.cpu23.Branches                         3015462                       # Number of branches fetched
system.cpu23.committedInsts                  13411227                       # Number of instructions committed
system.cpu23.committedOps                    15753095                       # Number of ops (including micro ops) committed
system.cpu23.dtb.accesses                     5168928                       # DTB accesses
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.flush_entries                    736                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.hits                         5165390                       # DTB hits
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.misses                          3538                       # DTB misses
system.cpu23.dtb.perms_faults                     123                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.prefetch_faults                  960                       # Number of TLB faults due to prefetch
system.cpu23.dtb.read_accesses                3174095                       # DTB read accesses
system.cpu23.dtb.read_hits                    3171182                       # DTB read hits
system.cpu23.dtb.read_misses                     2913                       # DTB read misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dtb.walker.walkPageSizes::4K         3146     96.50%     96.50% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::2M           87      2.67%     99.17% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::1G           27      0.83%    100.00% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::total         3260                       # Table walker page sizes translated
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data         3538                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total         3538                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data         3260                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total         3260                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total         6798                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkWaitTime::samples         3538                       # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walkWaitTime::0          3538    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walkWaitTime::total         3538                       # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walks                    3538                       # Table walker walks requested
system.cpu23.dtb.walker.walksLong                3538                       # Table walker walks initiated with long descriptors
system.cpu23.dtb.walker.walksPending::samples   1749065808                       # Table walker pending requests distribution
system.cpu23.dtb.walker.walksPending::0    1749065808    100.00%    100.00% # Table walker pending requests distribution
system.cpu23.dtb.walker.walksPending::total   1749065808                       # Table walker pending requests distribution
system.cpu23.dtb.write_accesses               1994833                       # DTB write accesses
system.cpu23.dtb.write_hits                   1994208                       # DTB write hits
system.cpu23.dtb.write_misses                     625                       # DTB write misses
system.cpu23.idle_fraction                   0.987640                       # Percentage of idle cycles
system.cpu23.itb.accesses                    13411128                       # DTB accesses
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.flush_entries                    584                       # Number of entries that have been flushed from TLB
system.cpu23.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.hits                        13397486                       # DTB hits
system.cpu23.itb.inst_accesses               13411128                       # ITB inst accesses
system.cpu23.itb.inst_hits                   13397486                       # ITB inst hits
system.cpu23.itb.inst_misses                    13642                       # ITB inst misses
system.cpu23.itb.misses                         13642                       # DTB misses
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.itb.walker.walkPageSizes::4K        13443     99.38%     99.38% # Table walker page sizes translated
system.cpu23.itb.walker.walkPageSizes::2M           84      0.62%    100.00% # Table walker page sizes translated
system.cpu23.itb.walker.walkPageSizes::total        13527                       # Table walker page sizes translated
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst        13642                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total        13642                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst        13527                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total        13527                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total        27169                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkWaitTime::samples        13642                       # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walkWaitTime::0         13642    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walkWaitTime::total        13642                       # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walks                   13642                       # Table walker walks requested
system.cpu23.itb.walker.walksLong               13642                       # Table walker walks initiated with long descriptors
system.cpu23.itb.walker.walksPending::samples   1749038028                       # Table walker pending requests distribution
system.cpu23.itb.walker.walksPending::0    1749038028    100.00%    100.00% # Table walker pending requests distribution
system.cpu23.itb.walker.walksPending::total   1749038028                       # Table walker pending requests distribution
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu23.kern.inst.quiesce                   1838                       # number of quiesce instructions executed
system.cpu23.not_idle_fraction               0.012360                       # Percentage of non-idle cycles
system.cpu23.numCycles                     1274539249                       # number of cpu cycles simulated
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.num_busy_cycles             15753013.495096                       # Number of busy cycles
system.cpu23.num_cc_register_reads            4268111                       # number of times the CC registers were read
system.cpu23.num_cc_register_writes           2742177                       # number of times the CC registers were written
system.cpu23.num_conditional_control_insts      2031893                       # number of instructions that are conditional controls
system.cpu23.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu23.num_fp_insts                           0                       # number of float instructions
system.cpu23.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu23.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu23.num_func_calls                    880155                       # number of times a function call or return occured
system.cpu23.num_idle_cycles             1258786235.504904                       # Number of idle cycles
system.cpu23.num_int_alu_accesses            14283775                       # Number of integer alu accesses
system.cpu23.num_int_insts                   14283775                       # number of integer instructions
system.cpu23.num_int_register_reads          18741241                       # number of times the integer registers were read
system.cpu23.num_int_register_writes         11309833                       # number of times the integer registers were written
system.cpu23.num_load_insts                   3169569                       # Number of load instructions
system.cpu23.num_mem_refs                     5164232                       # number of memory refs
system.cpu23.num_store_insts                  1994663                       # Number of store instructions
system.cpu23.num_vec_alu_accesses                8282                       # Number of vector alu accesses
system.cpu23.num_vec_insts                       8282                       # number of vector instructions
system.cpu23.num_vec_register_reads              6335                       # number of times the vector registers were read
system.cpu23.num_vec_register_writes             2111                       # number of times the vector registers were written
system.cpu23.op_class::No_OpClass                2050      0.01%      0.01% # Class of executed instruction
system.cpu23.op_class::IntAlu                10551083     66.97%     66.99% # Class of executed instruction
system.cpu23.op_class::IntMult                  30587      0.19%     67.18% # Class of executed instruction
system.cpu23.op_class::IntDiv                    5507      0.03%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatAdd                     0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatCmp                     0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatCvt                     0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatMult                    0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatMultAcc                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatDiv                     0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatMisc                  367      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::FloatSqrt                    0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdAdd                      5      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdAddAcc                   0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdAlu                      4      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdCmp                      4      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdCvt                      0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdMisc                     4      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdMult                     0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdMultAcc                  0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdShift                    0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdShiftAcc                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdDiv                      0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdSqrt                     0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatAdd                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatAlu                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatCmp                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatCvt                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatDiv                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatMisc                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatMult                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatMultAcc             0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatSqrt                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdReduceAdd                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdReduceAlu                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdReduceCmp                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatReduceAdd            0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdFloatReduceCmp            0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdAes                      0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdAesMix                   0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdSha1Hash                 0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdSha1Hash2                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdSha256Hash               0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdSha256Hash2              0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdShaSigma2                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdShaSigma3                0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::SimdPredAlu                  0      0.00%     67.22% # Class of executed instruction
system.cpu23.op_class::MemRead                3169569     20.12%     87.34% # Class of executed instruction
system.cpu23.op_class::MemWrite               1994663     12.66%    100.00% # Class of executed instruction
system.cpu23.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::total                 15753843                       # Class of executed instruction
system.cpu24.Branches                         3649331                       # Number of branches fetched
system.cpu24.committedInsts                  16366695                       # Number of instructions committed
system.cpu24.committedOps                    19347039                       # Number of ops (including micro ops) committed
system.cpu24.dtb.accesses                     6435442                       # DTB accesses
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.flush_entries                    815                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.hits                         6430097                       # DTB hits
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.misses                          5345                       # DTB misses
system.cpu24.dtb.perms_faults                     182                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.prefetch_faults                 1634                       # Number of TLB faults due to prefetch
system.cpu24.dtb.read_accesses                3838868                       # DTB read accesses
system.cpu24.dtb.read_hits                    3834359                       # DTB read hits
system.cpu24.dtb.read_misses                     4509                       # DTB read misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dtb.walker.walkPageSizes::4K         4881     97.80%     97.80% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::2M           86      1.72%     99.52% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::1G           24      0.48%    100.00% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::total         4991                       # Table walker page sizes translated
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data         5345                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total         5345                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data         4991                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total         4991                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total        10336                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkWaitTime::samples         5345                       # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walkWaitTime::0          5345    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walkWaitTime::total         5345                       # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walks                    5345                       # Table walker walks requested
system.cpu24.dtb.walker.walksLong                5345                       # Table walker walks initiated with long descriptors
system.cpu24.dtb.walker.walksPending::samples   -359003744                       # Table walker pending requests distribution
system.cpu24.dtb.walker.walksPending::0    -359003744    100.00%    100.00% # Table walker pending requests distribution
system.cpu24.dtb.walker.walksPending::total   -359003744                       # Table walker pending requests distribution
system.cpu24.dtb.write_accesses               2596574                       # DTB write accesses
system.cpu24.dtb.write_hits                   2595738                       # DTB write hits
system.cpu24.dtb.write_misses                     836                       # DTB write misses
system.cpu24.idle_fraction                   0.984820                       # Percentage of idle cycles
system.cpu24.itb.accesses                    16367177                       # DTB accesses
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.flush_entries                    585                       # Number of entries that have been flushed from TLB
system.cpu24.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.hits                        16346091                       # DTB hits
system.cpu24.itb.inst_accesses               16367177                       # ITB inst accesses
system.cpu24.itb.inst_hits                   16346091                       # ITB inst hits
system.cpu24.itb.inst_misses                    21086                       # ITB inst misses
system.cpu24.itb.misses                         21086                       # DTB misses
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.itb.walker.walkPageSizes::4K        20852     99.45%     99.45% # Table walker page sizes translated
system.cpu24.itb.walker.walkPageSizes::2M          115      0.55%    100.00% # Table walker page sizes translated
system.cpu24.itb.walker.walkPageSizes::total        20967                       # Table walker page sizes translated
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst        21086                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total        21086                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst        20967                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total        20967                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total        42053                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkWaitTime::samples        21086                       # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walkWaitTime::0         21086    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walkWaitTime::total        21086                       # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walks                   21086                       # Table walker walks requested
system.cpu24.itb.walker.walksLong               21086                       # Table walker walks initiated with long descriptors
system.cpu24.itb.walker.walksPending::samples   -359031524                       # Table walker pending requests distribution
system.cpu24.itb.walker.walksPending::0    -359031524    100.00%    100.00% # Table walker pending requests distribution
system.cpu24.itb.walker.walksPending::total   -359031524                       # Table walker pending requests distribution
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu24.kern.inst.quiesce                   1858                       # number of quiesce instructions executed
system.cpu24.not_idle_fraction               0.015180                       # Percentage of non-idle cycles
system.cpu24.numCycles                     1274423247                       # number of cpu cycles simulated
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.num_busy_cycles             19345778.580753                       # Number of busy cycles
system.cpu24.num_cc_register_reads            4863608                       # number of times the CC registers were read
system.cpu24.num_cc_register_writes           3329544                       # number of times the CC registers were written
system.cpu24.num_conditional_control_insts      2418514                       # number of instructions that are conditional controls
system.cpu24.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu24.num_fp_insts                           0                       # number of float instructions
system.cpu24.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu24.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu24.num_func_calls                   1082822                       # number of times a function call or return occured
system.cpu24.num_idle_cycles             1255077468.419247                       # Number of idle cycles
system.cpu24.num_int_alu_accesses            17660192                       # Number of integer alu accesses
system.cpu24.num_int_insts                   17660192                       # number of integer instructions
system.cpu24.num_int_register_reads          23273642                       # number of times the integer registers were read
system.cpu24.num_int_register_writes         13960086                       # number of times the integer registers were written
system.cpu24.num_load_insts                   3833101                       # Number of load instructions
system.cpu24.num_mem_refs                     6429470                       # number of memory refs
system.cpu24.num_store_insts                  2596369                       # Number of store instructions
system.cpu24.num_vec_alu_accesses               12628                       # Number of vector alu accesses
system.cpu24.num_vec_insts                      12628                       # number of vector instructions
system.cpu24.num_vec_register_reads             10951                       # number of times the vector registers were read
system.cpu24.num_vec_register_writes             1969                       # number of times the vector registers were written
system.cpu24.op_class::No_OpClass                3455      0.02%      0.02% # Class of executed instruction
system.cpu24.op_class::IntAlu                12868663     66.51%     66.53% # Class of executed instruction
system.cpu24.op_class::IntMult                  37086      0.19%     66.72% # Class of executed instruction
system.cpu24.op_class::IntDiv                    8272      0.04%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatAdd                     0      0.00%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatCmp                     0      0.00%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatCvt                     0      0.00%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatMult                    0      0.00%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatMultAcc                 0      0.00%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatDiv                     0      0.00%     66.76% # Class of executed instruction
system.cpu24.op_class::FloatMisc                 1428      0.01%     66.77% # Class of executed instruction
system.cpu24.op_class::FloatSqrt                    0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdAdd                      0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdAddAcc                   0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdAlu                      0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdCmp                      0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdCvt                      0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdMisc                     0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdMult                     0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdMultAcc                  0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdShift                    0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdShiftAcc                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdDiv                      0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdSqrt                     0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatAdd                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatAlu                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatCmp                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatCvt                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatDiv                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatMisc                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatMult                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatMultAcc             0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatSqrt                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdReduceAdd                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdReduceAlu                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdReduceCmp                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatReduceAdd            0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdFloatReduceCmp            0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdAes                      0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdAesMix                   0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdSha1Hash                 0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdSha1Hash2                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdSha256Hash               0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdSha256Hash2              0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdShaSigma2                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdShaSigma3                0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::SimdPredAlu                  0      0.00%     66.77% # Class of executed instruction
system.cpu24.op_class::MemRead                3833101     19.81%     86.58% # Class of executed instruction
system.cpu24.op_class::MemWrite               2596369     13.42%    100.00% # Class of executed instruction
system.cpu24.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::total                 19348374                       # Class of executed instruction
system.cpu25.Branches                         2879463                       # Number of branches fetched
system.cpu25.committedInsts                  12820167                       # Number of instructions committed
system.cpu25.committedOps                    15036912                       # Number of ops (including micro ops) committed
system.cpu25.dtb.accesses                     4961789                       # DTB accesses
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.flush_entries                    533                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.hits                         4958208                       # DTB hits
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.misses                          3581                       # DTB misses
system.cpu25.dtb.perms_faults                     111                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.prefetch_faults                  964                       # Number of TLB faults due to prefetch
system.cpu25.dtb.read_accesses                3070663                       # DTB read accesses
system.cpu25.dtb.read_hits                    3067617                       # DTB read hits
system.cpu25.dtb.read_misses                     3046                       # DTB read misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dtb.walker.walkPageSizes::4K         3225     97.34%     97.34% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::2M           67      2.02%     99.37% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::1G           21      0.63%    100.00% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::total         3313                       # Table walker page sizes translated
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data         3581                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total         3581                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data         3313                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total         3313                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total         6894                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkWaitTime::samples         3581                       # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walkWaitTime::0          3581    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walkWaitTime::total         3581                       # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walks                    3581                       # Table walker walks requested
system.cpu25.dtb.walker.walksLong                3581                       # Table walker walks initiated with long descriptors
system.cpu25.dtb.walker.walksPending::samples   1835333484                       # Table walker pending requests distribution
system.cpu25.dtb.walker.walksPending::0    1835333484    100.00%    100.00% # Table walker pending requests distribution
system.cpu25.dtb.walker.walksPending::total   1835333484                       # Table walker pending requests distribution
system.cpu25.dtb.write_accesses               1891126                       # DTB write accesses
system.cpu25.dtb.write_hits                   1890591                       # DTB write hits
system.cpu25.dtb.write_misses                     535                       # DTB write misses
system.cpu25.idle_fraction                   0.988202                       # Percentage of idle cycles
system.cpu25.itb.accesses                    12820063                       # DTB accesses
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu25.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.hits                        12807964                       # DTB hits
system.cpu25.itb.inst_accesses               12820063                       # ITB inst accesses
system.cpu25.itb.inst_hits                   12807964                       # ITB inst hits
system.cpu25.itb.inst_misses                    12099                       # ITB inst misses
system.cpu25.itb.misses                         12099                       # DTB misses
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.itb.walker.walkPageSizes::4K        11930     99.46%     99.46% # Table walker page sizes translated
system.cpu25.itb.walker.walkPageSizes::2M           65      0.54%    100.00% # Table walker page sizes translated
system.cpu25.itb.walker.walkPageSizes::total        11995                       # Table walker page sizes translated
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst        12099                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total        12099                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst        11995                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total        11995                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total        24094                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkWaitTime::samples        12099                       # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walkWaitTime::0         12099    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walkWaitTime::total        12099                       # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walks                   12099                       # Table walker walks requested
system.cpu25.itb.walker.walksLong               12099                       # Table walker walks initiated with long descriptors
system.cpu25.itb.walker.walksPending::samples   1835305704                       # Table walker pending requests distribution
system.cpu25.itb.walker.walksPending::0    1835305704    100.00%    100.00% # Table walker pending requests distribution
system.cpu25.itb.walker.walksPending::total   1835305704                       # Table walker pending requests distribution
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu25.kern.inst.quiesce                   1603                       # number of quiesce instructions executed
system.cpu25.not_idle_fraction               0.011798                       # Percentage of non-idle cycles
system.cpu25.numCycles                     1218272886                       # number of cpu cycles simulated
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.num_busy_cycles             14373111.540369                       # Number of busy cycles
system.cpu25.num_cc_register_reads            4142064                       # number of times the CC registers were read
system.cpu25.num_cc_register_writes           2647426                       # number of times the CC registers were written
system.cpu25.num_conditional_control_insts      1960615                       # number of instructions that are conditional controls
system.cpu25.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu25.num_fp_insts                           0                       # number of float instructions
system.cpu25.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu25.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu25.num_func_calls                    820777                       # number of times a function call or return occured
system.cpu25.num_idle_cycles             1203899774.459630                       # Number of idle cycles
system.cpu25.num_int_alu_accesses            13622221                       # Number of integer alu accesses
system.cpu25.num_int_insts                   13622221                       # number of integer instructions
system.cpu25.num_int_register_reads          17848790                       # number of times the integer registers were read
system.cpu25.num_int_register_writes         10767053                       # number of times the integer registers were written
system.cpu25.num_load_insts                   3065524                       # Number of load instructions
system.cpu25.num_mem_refs                     4956547                       # number of memory refs
system.cpu25.num_store_insts                  1891023                       # Number of store instructions
system.cpu25.num_vec_alu_accesses                9249                       # Number of vector alu accesses
system.cpu25.num_vec_insts                       9249                       # number of vector instructions
system.cpu25.num_vec_register_reads              6916                       # number of times the vector registers were read
system.cpu25.num_vec_register_writes             2452                       # number of times the vector registers were written
system.cpu25.op_class::No_OpClass                1788      0.01%      0.01% # Class of executed instruction
system.cpu25.op_class::IntAlu                10043988     66.79%     66.80% # Class of executed instruction
system.cpu25.op_class::IntMult                  29804      0.20%     67.00% # Class of executed instruction
system.cpu25.op_class::IntDiv                    5284      0.04%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatAdd                     0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatCmp                     1      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatCvt                     1      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatMult                    0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatMultAcc                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatDiv                     0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatMisc                  273      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::FloatSqrt                    0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdAdd                      0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdAddAcc                   0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdAlu                      0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdCmp                      0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdCvt                      0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdMisc                     0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdMult                     0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdMultAcc                  0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdShift                    0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdShiftAcc                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdDiv                      0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdSqrt                     0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatAdd                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatAlu                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatCmp                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatCvt                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatDiv                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatMisc                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatMult                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatMultAcc             0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatSqrt                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdReduceAdd                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdReduceAlu                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdReduceCmp                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatReduceAdd            0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdFloatReduceCmp            0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdAes                      0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdAesMix                   0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdSha1Hash                 0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdSha1Hash2                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdSha256Hash               0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdSha256Hash2              0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdShaSigma2                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdShaSigma3                0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::SimdPredAlu                  0      0.00%     67.04% # Class of executed instruction
system.cpu25.op_class::MemRead                3065524     20.39%     87.42% # Class of executed instruction
system.cpu25.op_class::MemWrite               1891023     12.58%    100.00% # Class of executed instruction
system.cpu25.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::total                 15037686                       # Class of executed instruction
system.cpu26.Branches                         2668731                       # Number of branches fetched
system.cpu26.committedInsts                  11940228                       # Number of instructions committed
system.cpu26.committedOps                    14055170                       # Number of ops (including micro ops) committed
system.cpu26.dtb.accesses                     4633388                       # DTB accesses
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.flush_entries                    703                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.hits                         4630010                       # DTB hits
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.misses                          3378                       # DTB misses
system.cpu26.dtb.perms_faults                     141                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.prefetch_faults                 1104                       # Number of TLB faults due to prefetch
system.cpu26.dtb.read_accesses                2837826                       # DTB read accesses
system.cpu26.dtb.read_hits                    2834975                       # DTB read hits
system.cpu26.dtb.read_misses                     2851                       # DTB read misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dtb.walker.walkPageSizes::4K         3030     97.46%     97.46% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::2M           57      1.83%     99.29% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::1G           22      0.71%    100.00% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::total         3109                       # Table walker page sizes translated
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data         3378                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total         3378                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data         3109                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total         3109                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total         6487                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkWaitTime::samples         3378                       # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walkWaitTime::0          3378    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walkWaitTime::total         3378                       # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walks                    3378                       # Table walker walks requested
system.cpu26.dtb.walker.walksLong                3378                       # Table walker walks initiated with long descriptors
system.cpu26.dtb.walker.walksPending::samples   -272674952                       # Table walker pending requests distribution
system.cpu26.dtb.walker.walksPending::0    -272674952    100.00%    100.00% # Table walker pending requests distribution
system.cpu26.dtb.walker.walksPending::total   -272674952                       # Table walker pending requests distribution
system.cpu26.dtb.write_accesses               1795562                       # DTB write accesses
system.cpu26.dtb.write_hits                   1795035                       # DTB write hits
system.cpu26.dtb.write_misses                     527                       # DTB write misses
system.cpu26.idle_fraction                   0.988972                       # Percentage of idle cycles
system.cpu26.itb.accesses                    11940234                       # DTB accesses
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.flush_entries                    524                       # Number of entries that have been flushed from TLB
system.cpu26.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.hits                        11928960                       # DTB hits
system.cpu26.itb.inst_accesses               11940234                       # ITB inst accesses
system.cpu26.itb.inst_hits                   11928960                       # ITB inst hits
system.cpu26.itb.inst_misses                    11274                       # ITB inst misses
system.cpu26.itb.misses                         11274                       # DTB misses
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.itb.walker.walkPageSizes::4K        11119     99.53%     99.53% # Table walker page sizes translated
system.cpu26.itb.walker.walkPageSizes::2M           53      0.47%    100.00% # Table walker page sizes translated
system.cpu26.itb.walker.walkPageSizes::total        11172                       # Table walker page sizes translated
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst        11274                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total        11274                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst        11172                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total        11172                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total        22446                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkWaitTime::samples        11274                       # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walkWaitTime::0         11274    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walkWaitTime::total        11274                       # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walks                   11274                       # Table walker walks requested
system.cpu26.itb.walker.walksLong               11274                       # Table walker walks initiated with long descriptors
system.cpu26.itb.walker.walksPending::samples   -272702732                       # Table walker pending requests distribution
system.cpu26.itb.walker.walksPending::0    -272702732    100.00%    100.00% # Table walker pending requests distribution
system.cpu26.itb.walker.walksPending::total   -272702732                       # Table walker pending requests distribution
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu26.kern.inst.quiesce                   1897                       # number of quiesce instructions executed
system.cpu26.not_idle_fraction               0.011028                       # Percentage of non-idle cycles
system.cpu26.numCycles                     1220433036                       # number of cpu cycles simulated
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.num_busy_cycles             13458492.815307                       # Number of busy cycles
system.cpu26.num_cc_register_reads            3845987                       # number of times the CC registers were read
system.cpu26.num_cc_register_writes           2363934                       # number of times the CC registers were written
system.cpu26.num_conditional_control_insts      1795541                       # number of instructions that are conditional controls
system.cpu26.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu26.num_fp_insts                           0                       # number of float instructions
system.cpu26.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu26.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu26.num_func_calls                    787447                       # number of times a function call or return occured
system.cpu26.num_idle_cycles             1206974543.184693                       # Number of idle cycles
system.cpu26.num_int_alu_accesses            12735585                       # Number of integer alu accesses
system.cpu26.num_int_insts                   12735585                       # number of integer instructions
system.cpu26.num_int_register_reads          16738908                       # number of times the integer registers were read
system.cpu26.num_int_register_writes         10062885                       # number of times the integer registers were written
system.cpu26.num_load_insts                   2834161                       # Number of load instructions
system.cpu26.num_mem_refs                     4629535                       # number of memory refs
system.cpu26.num_store_insts                  1795374                       # Number of store instructions
system.cpu26.num_vec_alu_accesses                5762                       # Number of vector alu accesses
system.cpu26.num_vec_insts                       5762                       # number of vector instructions
system.cpu26.num_vec_register_reads              4410                       # number of times the vector registers were read
system.cpu26.num_vec_register_writes             1472                       # number of times the vector registers were written
system.cpu26.op_class::No_OpClass                2224      0.02%      0.02% # Class of executed instruction
system.cpu26.op_class::IntAlu                 9389803     66.80%     66.82% # Class of executed instruction
system.cpu26.op_class::IntMult                  28487      0.20%     67.02% # Class of executed instruction
system.cpu26.op_class::IntDiv                    5647      0.04%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatAdd                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatCmp                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatCvt                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatMult                    0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatMultAcc                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatDiv                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatMisc                  370      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::FloatSqrt                    0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdAdd                      0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdAddAcc                   0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdAlu                      0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdCmp                      0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdCvt                      0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdMisc                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdMult                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdMultAcc                  0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdShift                    0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdShiftAcc                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdDiv                      0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdSqrt                     0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatAdd                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatAlu                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatCmp                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatCvt                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatDiv                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatMisc                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatMult                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatMultAcc             0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatSqrt                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdReduceAdd                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdReduceAlu                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdReduceCmp                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatReduceAdd            0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdFloatReduceCmp            0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdAes                      0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdAesMix                   0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdSha1Hash                 0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdSha1Hash2                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdSha256Hash               0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdSha256Hash2              0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdShaSigma2                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdShaSigma3                0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::SimdPredAlu                  0      0.00%     67.06% # Class of executed instruction
system.cpu26.op_class::MemRead                2834161     20.16%     87.23% # Class of executed instruction
system.cpu26.op_class::MemWrite               1795374     12.77%    100.00% # Class of executed instruction
system.cpu26.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::total                 14056066                       # Class of executed instruction
system.cpu27.Branches                         3079146                       # Number of branches fetched
system.cpu27.committedInsts                  13865663                       # Number of instructions committed
system.cpu27.committedOps                    16263381                       # Number of ops (including micro ops) committed
system.cpu27.dtb.accesses                     5333262                       # DTB accesses
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.flush_entries                    457                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.hits                         5329208                       # DTB hits
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.misses                          4054                       # DTB misses
system.cpu27.dtb.perms_faults                     146                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.prefetch_faults                 1279                       # Number of TLB faults due to prefetch
system.cpu27.dtb.read_accesses                3260745                       # DTB read accesses
system.cpu27.dtb.read_hits                    3257396                       # DTB read hits
system.cpu27.dtb.read_misses                     3349                       # DTB read misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dtb.walker.walkPageSizes::4K         3534     96.98%     96.98% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::2M           84      2.31%     99.29% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::1G           26      0.71%    100.00% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::total         3644                       # Table walker page sizes translated
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data         4054                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total         4054                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data         3644                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total         3644                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total         7698                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkWaitTime::samples         4054                       # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walkWaitTime::0          4054    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walkWaitTime::total         4054                       # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walks                    4054                       # Table walker walks requested
system.cpu27.dtb.walker.walksLong                4054                       # Table walker walks initiated with long descriptors
system.cpu27.dtb.walker.walksPending::samples   1914283908                       # Table walker pending requests distribution
system.cpu27.dtb.walker.walksPending::0    1914283908    100.00%    100.00% # Table walker pending requests distribution
system.cpu27.dtb.walker.walksPending::total   1914283908                       # Table walker pending requests distribution
system.cpu27.dtb.write_accesses               2072517                       # DTB write accesses
system.cpu27.dtb.write_hits                   2071812                       # DTB write hits
system.cpu27.dtb.write_misses                     705                       # DTB write misses
system.cpu27.idle_fraction                   0.987240                       # Percentage of idle cycles
system.cpu27.itb.accesses                    13865864                       # DTB accesses
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.flush_entries                    267                       # Number of entries that have been flushed from TLB
system.cpu27.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.hits                        13851872                       # DTB hits
system.cpu27.itb.inst_accesses               13865864                       # ITB inst accesses
system.cpu27.itb.inst_hits                   13851872                       # ITB inst hits
system.cpu27.itb.inst_misses                    13992                       # ITB inst misses
system.cpu27.itb.misses                         13992                       # DTB misses
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.itb.walker.walkPageSizes::4K        13776     99.47%     99.47% # Table walker page sizes translated
system.cpu27.itb.walker.walkPageSizes::2M           74      0.53%    100.00% # Table walker page sizes translated
system.cpu27.itb.walker.walkPageSizes::total        13850                       # Table walker page sizes translated
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst        13992                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total        13992                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst        13850                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total        13850                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total        27842                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkWaitTime::samples        13992                       # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walkWaitTime::0         13992    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walkWaitTime::total        13992                       # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walks                   13992                       # Table walker walks requested
system.cpu27.itb.walker.walksLong               13992                       # Table walker walks initiated with long descriptors
system.cpu27.itb.walker.walksPending::samples   1914256128                       # Table walker pending requests distribution
system.cpu27.itb.walker.walksPending::0    1914256128    100.00%    100.00% # Table walker pending requests distribution
system.cpu27.itb.walker.walksPending::total   1914256128                       # Table walker pending requests distribution
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu27.kern.inst.quiesce                   1645                       # number of quiesce instructions executed
system.cpu27.not_idle_fraction               0.012760                       # Percentage of non-idle cycles
system.cpu27.numCycles                     1213953119                       # number of cpu cycles simulated
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.num_busy_cycles             15490590.841151                       # Number of busy cycles
system.cpu27.num_cc_register_reads            4413371                       # number of times the CC registers were read
system.cpu27.num_cc_register_writes           2926761                       # number of times the CC registers were written
system.cpu27.num_conditional_control_insts      2111072                       # number of instructions that are conditional controls
system.cpu27.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu27.num_fp_insts                           0                       # number of float instructions
system.cpu27.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu27.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu27.num_func_calls                    860466                       # number of times a function call or return occured
system.cpu27.num_idle_cycles             1198462528.158849                       # Number of idle cycles
system.cpu27.num_int_alu_accesses            14751446                       # Number of integer alu accesses
system.cpu27.num_int_insts                   14751446                       # number of integer instructions
system.cpu27.num_int_register_reads          19472421                       # number of times the integer registers were read
system.cpu27.num_int_register_writes         11698180                       # number of times the integer registers were written
system.cpu27.num_load_insts                   3255999                       # Number of load instructions
system.cpu27.num_mem_refs                     5328412                       # number of memory refs
system.cpu27.num_store_insts                  2072413                       # Number of store instructions
system.cpu27.num_vec_alu_accesses                6975                       # Number of vector alu accesses
system.cpu27.num_vec_insts                       6975                       # number of vector instructions
system.cpu27.num_vec_register_reads              5043                       # number of times the vector registers were read
system.cpu27.num_vec_register_writes             1936                       # number of times the vector registers were written
system.cpu27.op_class::No_OpClass                2397      0.01%      0.01% # Class of executed instruction
system.cpu27.op_class::IntAlu                10894894     66.99%     67.00% # Class of executed instruction
system.cpu27.op_class::IntMult                  33318      0.20%     67.21% # Class of executed instruction
system.cpu27.op_class::IntDiv                    5404      0.03%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatAdd                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatCmp                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatCvt                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatMult                    0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatMultAcc                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatDiv                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatMisc                   17      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::FloatSqrt                    0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdAdd                      0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdAddAcc                   0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdAlu                      0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdCmp                      0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdCvt                      0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdMisc                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdMult                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdMultAcc                  0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdShift                    0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdShiftAcc                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdDiv                      0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdSqrt                     0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatAdd                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatAlu                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatCmp                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatCvt                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatDiv                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatMisc                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatMult                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatMultAcc             0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatSqrt                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdReduceAdd                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdReduceAlu                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdReduceCmp                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatReduceAdd            0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdFloatReduceCmp            0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdAes                      0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdAesMix                   0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdSha1Hash                 0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdSha1Hash2                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdSha256Hash               0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdSha256Hash2              0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdShaSigma2                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdShaSigma3                0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::SimdPredAlu                  0      0.00%     67.24% # Class of executed instruction
system.cpu27.op_class::MemRead                3255999     20.02%     87.26% # Class of executed instruction
system.cpu27.op_class::MemWrite               2072413     12.74%    100.00% # Class of executed instruction
system.cpu27.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::total                 16264442                       # Class of executed instruction
system.cpu28.Branches                         3251690                       # Number of branches fetched
system.cpu28.committedInsts                  15115970                       # Number of instructions committed
system.cpu28.committedOps                    17560892                       # Number of ops (including micro ops) committed
system.cpu28.dtb.accesses                     5628385                       # DTB accesses
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.flush_entries                    211                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.hits                         5626804                       # DTB hits
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.misses                          1581                       # DTB misses
system.cpu28.dtb.perms_faults                      21                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.prefetch_faults                  342                       # Number of TLB faults due to prefetch
system.cpu28.dtb.read_accesses                3424361                       # DTB read accesses
system.cpu28.dtb.read_hits                    3423388                       # DTB read hits
system.cpu28.dtb.read_misses                      973                       # DTB read misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dtb.walker.walkPageSizes::4K         1455     97.39%     97.39% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::2M           27      1.81%     99.20% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::1G           12      0.80%    100.00% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::total         1494                       # Table walker page sizes translated
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data         1581                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total         1581                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data         1494                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total         1494                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total         3075                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkWaitTime::samples         1581                       # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walkWaitTime::0          1581    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walkWaitTime::total         1581                       # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walks                    1581                       # Table walker walks requested
system.cpu28.dtb.walker.walksLong                1581                       # Table walker walks initiated with long descriptors
system.cpu28.dtb.walker.walksPending::samples   -194546816                       # Table walker pending requests distribution
system.cpu28.dtb.walker.walksPending::0    -194546816    100.00%    100.00% # Table walker pending requests distribution
system.cpu28.dtb.walker.walksPending::total   -194546816                       # Table walker pending requests distribution
system.cpu28.dtb.write_accesses               2204024                       # DTB write accesses
system.cpu28.dtb.write_hits                   2203416                       # DTB write hits
system.cpu28.dtb.write_misses                     608                       # DTB write misses
system.cpu28.idle_fraction                   0.986222                       # Percentage of idle cycles
system.cpu28.itb.accesses                    15115150                       # DTB accesses
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu28.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.hits                        15095831                       # DTB hits
system.cpu28.itb.inst_accesses               15115150                       # ITB inst accesses
system.cpu28.itb.inst_hits                   15095831                       # ITB inst hits
system.cpu28.itb.inst_misses                    19319                       # ITB inst misses
system.cpu28.itb.misses                         19319                       # DTB misses
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.itb.walker.walkPageSizes::4K        19111     99.05%     99.05% # Table walker page sizes translated
system.cpu28.itb.walker.walkPageSizes::2M          183      0.95%    100.00% # Table walker page sizes translated
system.cpu28.itb.walker.walkPageSizes::total        19294                       # Table walker page sizes translated
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst        19319                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total        19319                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst        19294                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total        19294                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total        38613                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkWaitTime::samples        19319                       # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walkWaitTime::0         19319    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walkWaitTime::total        19319                       # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walks                   19319                       # Table walker walks requested
system.cpu28.itb.walker.walksLong               19319                       # Table walker walks initiated with long descriptors
system.cpu28.itb.walker.walksPending::samples   -194574596                       # Table walker pending requests distribution
system.cpu28.itb.walker.walksPending::0    -194574596    100.00%    100.00% # Table walker pending requests distribution
system.cpu28.itb.walker.walksPending::total   -194574596                       # Table walker pending requests distribution
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu28.kern.inst.quiesce                   1723                       # number of quiesce instructions executed
system.cpu28.not_idle_fraction               0.013778                       # Percentage of non-idle cycles
system.cpu28.numCycles                     1207473807                       # number of cpu cycles simulated
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.num_busy_cycles             16636126.986264                       # Number of busy cycles
system.cpu28.num_cc_register_reads            4867280                       # number of times the CC registers were read
system.cpu28.num_cc_register_writes           3310041                       # number of times the CC registers were written
system.cpu28.num_conditional_control_insts      2135485                       # number of instructions that are conditional controls
system.cpu28.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu28.num_fp_insts                           0                       # number of float instructions
system.cpu28.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu28.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu28.num_func_calls                   1009563                       # number of times a function call or return occured
system.cpu28.num_idle_cycles             1190837680.013736                       # Number of idle cycles
system.cpu28.num_int_alu_accesses            15998907                       # Number of integer alu accesses
system.cpu28.num_int_insts                   15998907                       # number of integer instructions
system.cpu28.num_int_register_reads          21406687                       # number of times the integer registers were read
system.cpu28.num_int_register_writes         12780167                       # number of times the integer registers were written
system.cpu28.num_load_insts                   3420061                       # Number of load instructions
system.cpu28.num_mem_refs                     5624040                       # number of memory refs
system.cpu28.num_store_insts                  2203979                       # Number of store instructions
system.cpu28.num_vec_alu_accesses                1504                       # Number of vector alu accesses
system.cpu28.num_vec_insts                       1504                       # number of vector instructions
system.cpu28.num_vec_register_reads              1152                       # number of times the vector registers were read
system.cpu28.num_vec_register_writes              352                       # number of times the vector registers were written
system.cpu28.op_class::No_OpClass                 441      0.00%      0.00% # Class of executed instruction
system.cpu28.op_class::IntAlu                11866279     67.57%     67.57% # Class of executed instruction
system.cpu28.op_class::IntMult                  38664      0.22%     67.79% # Class of executed instruction
system.cpu28.op_class::IntDiv                   31635      0.18%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatAdd                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatCmp                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatCvt                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatMult                    0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatMultAcc                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatDiv                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatMisc                    0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::FloatSqrt                    0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdAdd                      0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdAddAcc                   0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdAlu                      0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdCmp                      0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdCvt                      0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdMisc                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdMult                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdMultAcc                  0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdShift                    0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdShiftAcc                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdDiv                      0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdSqrt                     0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatAdd                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatAlu                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatCmp                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatCvt                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatDiv                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatMisc                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatMult                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatMultAcc             0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatSqrt                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdReduceAdd                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdReduceAlu                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdReduceCmp                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatReduceAdd            0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdFloatReduceCmp            0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdAes                      0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdAesMix                   0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdSha1Hash                 0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdSha1Hash2                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdSha256Hash               0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdSha256Hash2              0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdShaSigma2                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdShaSigma3                0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::SimdPredAlu                  0      0.00%     67.97% # Class of executed instruction
system.cpu28.op_class::MemRead                3420061     19.48%     87.45% # Class of executed instruction
system.cpu28.op_class::MemWrite               2203979     12.55%    100.00% # Class of executed instruction
system.cpu28.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::total                 17561059                       # Class of executed instruction
system.cpu29.Branches                         2180891                       # Number of branches fetched
system.cpu29.committedInsts                   9676367                       # Number of instructions committed
system.cpu29.committedOps                    11470033                       # Number of ops (including micro ops) committed
system.cpu29.dtb.accesses                     3813174                       # DTB accesses
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.flush_entries                    741                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.hits                         3811316                       # DTB hits
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.misses                          1858                       # DTB misses
system.cpu29.dtb.perms_faults                     114                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.prefetch_faults                  566                       # Number of TLB faults due to prefetch
system.cpu29.dtb.read_accesses                2331684                       # DTB read accesses
system.cpu29.dtb.read_hits                    2330162                       # DTB read hits
system.cpu29.dtb.read_misses                     1522                       # DTB read misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dtb.walker.walkPageSizes::4K         1665     96.47%     96.47% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::2M           43      2.49%     98.96% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::1G           18      1.04%    100.00% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::total         1726                       # Table walker page sizes translated
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data         1858                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total         1858                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data         1726                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total         1726                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total         3584                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkWaitTime::samples         1858                       # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walkWaitTime::0          1858    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walkWaitTime::total         1858                       # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walks                    1858                       # Table walker walks requested
system.cpu29.dtb.walker.walksLong                1858                       # Table walker walks initiated with long descriptors
system.cpu29.dtb.walker.walksPending::samples   1992356484                       # Table walker pending requests distribution
system.cpu29.dtb.walker.walksPending::0    1992356484    100.00%    100.00% # Table walker pending requests distribution
system.cpu29.dtb.walker.walksPending::total   1992356484                       # Table walker pending requests distribution
system.cpu29.dtb.write_accesses               1481490                       # DTB write accesses
system.cpu29.dtb.write_hits                   1481154                       # DTB write hits
system.cpu29.dtb.write_misses                     336                       # DTB write misses
system.cpu29.idle_fraction                   0.991001                       # Percentage of idle cycles
system.cpu29.itb.accesses                     9675823                       # DTB accesses
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.flush_entries                    648                       # Number of entries that have been flushed from TLB
system.cpu29.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.hits                         9666326                       # DTB hits
system.cpu29.itb.inst_accesses                9675823                       # ITB inst accesses
system.cpu29.itb.inst_hits                    9666326                       # ITB inst hits
system.cpu29.itb.inst_misses                     9497                       # ITB inst misses
system.cpu29.itb.misses                          9497                       # DTB misses
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.itb.walker.walkPageSizes::4K         9378     99.26%     99.26% # Table walker page sizes translated
system.cpu29.itb.walker.walkPageSizes::2M           70      0.74%    100.00% # Table walker page sizes translated
system.cpu29.itb.walker.walkPageSizes::total         9448                       # Table walker page sizes translated
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst         9497                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total         9497                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst         9448                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total         9448                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total        18945                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkWaitTime::samples         9497                       # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walkWaitTime::0          9497    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walkWaitTime::total         9497                       # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walks                    9497                       # Table walker walks requested
system.cpu29.itb.walker.walksLong                9497                       # Table walker walks initiated with long descriptors
system.cpu29.itb.walker.walksPending::samples   1992328704                       # Table walker pending requests distribution
system.cpu29.itb.walker.walksPending::0    1992328704    100.00%    100.00% # Table walker pending requests distribution
system.cpu29.itb.walker.walksPending::total   1992328704                       # Table walker pending requests distribution
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu29.kern.inst.quiesce                   1589                       # number of quiesce instructions executed
system.cpu29.not_idle_fraction               0.008999                       # Percentage of non-idle cycles
system.cpu29.numCycles                     1236266671                       # number of cpu cycles simulated
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.num_busy_cycles             11125235.905452                       # Number of busy cycles
system.cpu29.num_cc_register_reads            3142102                       # number of times the CC registers were read
system.cpu29.num_cc_register_writes           1676481                       # number of times the CC registers were written
system.cpu29.num_conditional_control_insts      1424559                       # number of instructions that are conditional controls
system.cpu29.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu29.num_fp_insts                           0                       # number of float instructions
system.cpu29.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu29.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu29.num_func_calls                    695224                       # number of times a function call or return occured
system.cpu29.num_idle_cycles             1225141435.094548                       # Number of idle cycles
system.cpu29.num_int_alu_accesses            10378615                       # Number of integer alu accesses
system.cpu29.num_int_insts                   10378615                       # number of integer instructions
system.cpu29.num_int_register_reads          13569880                       # number of times the integer registers were read
system.cpu29.num_int_register_writes          8157713                       # number of times the integer registers were written
system.cpu29.num_load_insts                   2329017                       # Number of load instructions
system.cpu29.num_mem_refs                     3810416                       # number of memory refs
system.cpu29.num_store_insts                  1481399                       # Number of store instructions
system.cpu29.num_vec_alu_accesses                2435                       # Number of vector alu accesses
system.cpu29.num_vec_insts                       2435                       # number of vector instructions
system.cpu29.num_vec_register_reads              2075                       # number of times the vector registers were read
system.cpu29.num_vec_register_writes              368                       # number of times the vector registers were written
system.cpu29.op_class::No_OpClass                1190      0.01%      0.01% # Class of executed instruction
system.cpu29.op_class::IntAlu                 7634608     66.56%     66.57% # Class of executed instruction
system.cpu29.op_class::IntMult                  19207      0.17%     66.74% # Class of executed instruction
system.cpu29.op_class::IntDiv                    5024      0.04%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatAdd                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatCmp                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatCvt                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatMult                    0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatMultAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatDiv                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatMisc                   17      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatSqrt                    0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAdd                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAddAcc                   0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAlu                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdCmp                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdCvt                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdMisc                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdMult                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdMultAcc                  0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShift                    0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShiftAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdDiv                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSqrt                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatAdd                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatAlu                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatCmp                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatCvt                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatDiv                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatMisc                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatMult                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatMultAcc             0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatSqrt                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdReduceAdd                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdReduceAlu                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdReduceCmp                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatReduceAdd            0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatReduceCmp            0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAes                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAesMix                   0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha1Hash                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha1Hash2                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha256Hash               0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha256Hash2              0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShaSigma2                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShaSigma3                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdPredAlu                  0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::MemRead                2329017     20.30%     87.09% # Class of executed instruction
system.cpu29.op_class::MemWrite               1481399     12.91%    100.00% # Class of executed instruction
system.cpu29.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::total                 11470462                       # Class of executed instruction
system.cpu30.Branches                         2424280                       # Number of branches fetched
system.cpu30.committedInsts                  10665811                       # Number of instructions committed
system.cpu30.committedOps                    12518423                       # Number of ops (including micro ops) committed
system.cpu30.dtb.accesses                     4104648                       # DTB accesses
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.flush_entries                    334                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.hits                         4102518                       # DTB hits
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.misses                          2130                       # DTB misses
system.cpu30.dtb.perms_faults                      46                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.prefetch_faults                  574                       # Number of TLB faults due to prefetch
system.cpu30.dtb.read_accesses                2537440                       # DTB read accesses
system.cpu30.dtb.read_hits                    2535680                       # DTB read hits
system.cpu30.dtb.read_misses                     1760                       # DTB read misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dtb.walker.walkPageSizes::4K         1897     96.10%     96.10% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::2M           58      2.94%     99.04% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::1G           19      0.96%    100.00% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::total         1974                       # Table walker page sizes translated
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data         2130                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total         2130                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data         1974                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total         1974                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total         4104                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkWaitTime::samples         2130                       # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walkWaitTime::0          2130    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walkWaitTime::total         2130                       # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walks                    2130                       # Table walker walks requested
system.cpu30.dtb.walker.walksLong                2130                       # Table walker walks initiated with long descriptors
system.cpu30.dtb.walker.walksPending::samples   -115685288                       # Table walker pending requests distribution
system.cpu30.dtb.walker.walksPending::0    -115685288    100.00%    100.00% # Table walker pending requests distribution
system.cpu30.dtb.walker.walksPending::total   -115685288                       # Table walker pending requests distribution
system.cpu30.dtb.write_accesses               1567208                       # DTB write accesses
system.cpu30.dtb.write_hits                   1566838                       # DTB write hits
system.cpu30.dtb.write_misses                     370                       # DTB write misses
system.cpu30.idle_fraction                   0.990178                       # Percentage of idle cycles
system.cpu30.itb.accesses                    10665286                       # DTB accesses
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.flush_entries                    267                       # Number of entries that have been flushed from TLB
system.cpu30.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.hits                        10654295                       # DTB hits
system.cpu30.itb.inst_accesses               10665286                       # ITB inst accesses
system.cpu30.itb.inst_hits                   10654295                       # ITB inst hits
system.cpu30.itb.inst_misses                    10991                       # ITB inst misses
system.cpu30.itb.misses                         10991                       # DTB misses
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.itb.walker.walkPageSizes::4K        10862     99.38%     99.38% # Table walker page sizes translated
system.cpu30.itb.walker.walkPageSizes::2M           68      0.62%    100.00% # Table walker page sizes translated
system.cpu30.itb.walker.walkPageSizes::total        10930                       # Table walker page sizes translated
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst        10991                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total        10991                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst        10930                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total        10930                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total        21921                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkWaitTime::samples        10991                       # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walkWaitTime::0         10991    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walkWaitTime::total        10991                       # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walks                   10991                       # Table walker walks requested
system.cpu30.itb.walker.walksLong               10991                       # Table walker walks initiated with long descriptors
system.cpu30.itb.walker.walksPending::samples   -115713068                       # Table walker pending requests distribution
system.cpu30.itb.walker.walksPending::0    -115713068    100.00%    100.00% # Table walker pending requests distribution
system.cpu30.itb.walker.walksPending::total   -115713068                       # Table walker pending requests distribution
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu30.kern.inst.quiesce                   1640                       # number of quiesce instructions executed
system.cpu30.not_idle_fraction               0.009822                       # Percentage of non-idle cycles
system.cpu30.numCycles                     1221152399                       # number of cpu cycles simulated
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.num_busy_cycles             11993694.939231                       # Number of busy cycles
system.cpu30.num_cc_register_reads            3530602                       # number of times the CC registers were read
system.cpu30.num_cc_register_writes           2085141                       # number of times the CC registers were written
system.cpu30.num_conditional_control_insts      1635277                       # number of instructions that are conditional controls
system.cpu30.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu30.num_fp_insts                           0                       # number of float instructions
system.cpu30.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu30.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu30.num_func_calls                    707244                       # number of times a function call or return occured
system.cpu30.num_idle_cycles             1209158704.060769                       # Number of idle cycles
system.cpu30.num_int_alu_accesses            11291332                       # Number of integer alu accesses
system.cpu30.num_int_insts                   11291332                       # number of integer instructions
system.cpu30.num_int_register_reads          14806645                       # number of times the integer registers were read
system.cpu30.num_int_register_writes          8903914                       # number of times the integer registers were written
system.cpu30.num_load_insts                   2534122                       # Number of load instructions
system.cpu30.num_mem_refs                     4101230                       # number of memory refs
system.cpu30.num_store_insts                  1567108                       # Number of store instructions
system.cpu30.num_vec_alu_accesses                4975                       # Number of vector alu accesses
system.cpu30.num_vec_insts                       4975                       # number of vector instructions
system.cpu30.num_vec_register_reads              3583                       # number of times the vector registers were read
system.cpu30.num_vec_register_writes             1444                       # number of times the vector registers were written
system.cpu30.op_class::No_OpClass                1258      0.01%      0.01% # Class of executed instruction
system.cpu30.op_class::IntAlu                 8386945     66.99%     67.00% # Class of executed instruction
system.cpu30.op_class::IntMult                  24833      0.20%     67.20% # Class of executed instruction
system.cpu30.op_class::IntDiv                    4421      0.04%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatAdd                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatCmp                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatCvt                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatMult                    0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatMultAcc                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatDiv                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatMisc                  182      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::FloatSqrt                    0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdAdd                      0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdAddAcc                   0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdAlu                      0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdCmp                      0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdCvt                      0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdMisc                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdMult                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdMultAcc                  0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdShift                    0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdShiftAcc                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdDiv                      0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdSqrt                     0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatAdd                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatAlu                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatCmp                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatCvt                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatDiv                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatMisc                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatMult                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatMultAcc             0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatSqrt                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdReduceAdd                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdReduceAlu                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdReduceCmp                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatReduceAdd            0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdFloatReduceCmp            0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdAes                      0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdAesMix                   0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdSha1Hash                 0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdSha1Hash2                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdSha256Hash               0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdSha256Hash2              0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdShaSigma2                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdShaSigma3                0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::SimdPredAlu                  0      0.00%     67.24% # Class of executed instruction
system.cpu30.op_class::MemRead                2534122     20.24%     87.48% # Class of executed instruction
system.cpu30.op_class::MemWrite               1567108     12.52%    100.00% # Class of executed instruction
system.cpu30.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::total                 12518869                       # Class of executed instruction
system.cpu31.Branches                         2712644                       # Number of branches fetched
system.cpu31.committedInsts                  11913888                       # Number of instructions committed
system.cpu31.committedOps                    14075635                       # Number of ops (including micro ops) committed
system.cpu31.dtb.accesses                     4710298                       # DTB accesses
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.flush_entries                    334                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.hits                         4707749                       # DTB hits
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.misses                          2549                       # DTB misses
system.cpu31.dtb.perms_faults                      66                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.prefetch_faults                  849                       # Number of TLB faults due to prefetch
system.cpu31.dtb.read_accesses                2866457                       # DTB read accesses
system.cpu31.dtb.read_hits                    2864278                       # DTB read hits
system.cpu31.dtb.read_misses                     2179                       # DTB read misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dtb.walker.walkPageSizes::4K         2274     96.56%     96.56% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::2M           64      2.72%     99.28% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::1G           17      0.72%    100.00% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::total         2355                       # Table walker page sizes translated
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data         2549                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total         2549                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data         2355                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total         2355                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total         4904                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkWaitTime::samples         2549                       # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walkWaitTime::0          2549    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walkWaitTime::total         2549                       # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walks                    2549                       # Table walker walks requested
system.cpu31.dtb.walker.walksLong                2549                       # Table walker walks initiated with long descriptors
system.cpu31.dtb.walker.walksPending::samples   2071256904                       # Table walker pending requests distribution
system.cpu31.dtb.walker.walksPending::0    2071256904    100.00%    100.00% # Table walker pending requests distribution
system.cpu31.dtb.walker.walksPending::total   2071256904                       # Table walker pending requests distribution
system.cpu31.dtb.write_accesses               1843841                       # DTB write accesses
system.cpu31.dtb.write_hits                   1843471                       # DTB write hits
system.cpu31.dtb.write_misses                     370                       # DTB write misses
system.cpu31.idle_fraction                   0.988956                       # Percentage of idle cycles
system.cpu31.itb.accesses                    11913616                       # DTB accesses
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu31.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.hits                        11897469                       # DTB hits
system.cpu31.itb.inst_accesses               11913616                       # ITB inst accesses
system.cpu31.itb.inst_hits                   11897469                       # ITB inst hits
system.cpu31.itb.inst_misses                    16147                       # ITB inst misses
system.cpu31.itb.misses                         16147                       # DTB misses
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.itb.walker.walkPageSizes::4K        15970     99.26%     99.26% # Table walker page sizes translated
system.cpu31.itb.walker.walkPageSizes::2M          119      0.74%    100.00% # Table walker page sizes translated
system.cpu31.itb.walker.walkPageSizes::total        16089                       # Table walker page sizes translated
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst        16147                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total        16147                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst        16089                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total        16089                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total        32236                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkWaitTime::samples        16147                       # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walkWaitTime::0         16147    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walkWaitTime::total        16147                       # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walks                   16147                       # Table walker walks requested
system.cpu31.itb.walker.walksLong               16147                       # Table walker walks initiated with long descriptors
system.cpu31.itb.walker.walksPending::samples   2071229124                       # Table walker pending requests distribution
system.cpu31.itb.walker.walksPending::0    2071229124    100.00%    100.00% # Table walker pending requests distribution
system.cpu31.itb.walker.walksPending::total   2071229124                       # Table walker pending requests distribution
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu31.kern.inst.quiesce                   1614                       # number of quiesce instructions executed
system.cpu31.not_idle_fraction               0.011044                       # Percentage of non-idle cycles
system.cpu31.numCycles                     1237710996                       # number of cpu cycles simulated
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.num_busy_cycles             13668810.826284                       # Number of busy cycles
system.cpu31.num_cc_register_reads            3776052                       # number of times the CC registers were read
system.cpu31.num_cc_register_writes           2314071                       # number of times the CC registers were written
system.cpu31.num_conditional_control_insts      1774943                       # number of instructions that are conditional controls
system.cpu31.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu31.num_fp_insts                           0                       # number of float instructions
system.cpu31.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu31.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu31.num_func_calls                    835951                       # number of times a function call or return occured
system.cpu31.num_idle_cycles             1224042185.173716                       # Number of idle cycles
system.cpu31.num_int_alu_accesses            12772635                       # Number of integer alu accesses
system.cpu31.num_int_insts                   12772635                       # number of integer instructions
system.cpu31.num_int_register_reads          16679411                       # number of times the integer registers were read
system.cpu31.num_int_register_writes         10028498                       # number of times the integer registers were written
system.cpu31.num_load_insts                   2863304                       # Number of load instructions
system.cpu31.num_mem_refs                     4706935                       # number of memory refs
system.cpu31.num_store_insts                  1843631                       # Number of store instructions
system.cpu31.num_vec_alu_accesses                7377                       # Number of vector alu accesses
system.cpu31.num_vec_insts                       7377                       # number of vector instructions
system.cpu31.num_vec_register_reads              6491                       # number of times the vector registers were read
system.cpu31.num_vec_register_writes              938                       # number of times the vector registers were written
system.cpu31.op_class::No_OpClass                1874      0.01%      0.01% # Class of executed instruction
system.cpu31.op_class::IntAlu                 9335368     66.32%     66.33% # Class of executed instruction
system.cpu31.op_class::IntMult                  25974      0.18%     66.52% # Class of executed instruction
system.cpu31.op_class::IntDiv                    5977      0.04%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatAdd                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatCmp                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatCvt                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatMult                    0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatMultAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatDiv                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatMisc                  219      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::FloatSqrt                    0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdAdd                      0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdAddAcc                   0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdAlu                      0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdCmp                      0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdCvt                      0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdMisc                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdMult                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdMultAcc                  0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdShift                    0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdShiftAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdDiv                      0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdSqrt                     0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatAdd                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatAlu                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatCmp                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatCvt                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatDiv                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatMisc                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatMult                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatMultAcc             0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatSqrt                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdReduceAdd                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdReduceAlu                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdReduceCmp                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatReduceAdd            0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdFloatReduceCmp            0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdAes                      0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdAesMix                   0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdSha1Hash                 0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdSha1Hash2                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdSha256Hash               0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdSha256Hash2              0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdShaSigma2                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdShaSigma3                0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::SimdPredAlu                  0      0.00%     66.56% # Class of executed instruction
system.cpu31.op_class::MemRead                2863304     20.34%     86.90% # Class of executed instruction
system.cpu31.op_class::MemWrite               1843631     13.10%    100.00% # Class of executed instruction
system.cpu31.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::total                 14076347                       # Class of executed instruction
system.cpu32.Branches                         1805717                       # Number of branches fetched
system.cpu32.committedInsts                   7916187                       # Number of instructions committed
system.cpu32.committedOps                     9358942                       # Number of ops (including micro ops) committed
system.cpu32.dtb.accesses                     3105871                       # DTB accesses
system.cpu32.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.flush_entries                    140                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu32.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.hits                         3104897                       # DTB hits
system.cpu32.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu32.dtb.inst_hits                          0                       # ITB inst hits
system.cpu32.dtb.inst_misses                        0                       # ITB inst misses
system.cpu32.dtb.misses                           974                       # DTB misses
system.cpu32.dtb.perms_faults                      15                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.prefetch_faults                  189                       # Number of TLB faults due to prefetch
system.cpu32.dtb.read_accesses                1945230                       # DTB read accesses
system.cpu32.dtb.read_hits                    1944423                       # DTB read hits
system.cpu32.dtb.read_misses                      807                       # DTB read misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.dtb.walker.walkPageSizes::4K          892     96.75%     96.75% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::2M           19      2.06%     98.81% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::1G           11      1.19%    100.00% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::total          922                       # Table walker page sizes translated
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Data          974                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::total          974                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Data          922                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::total          922                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin::total         1896                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkWaitTime::samples          974                       # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walkWaitTime::0           974    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walkWaitTime::total          974                       # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walks                     974                       # Table walker walks requested
system.cpu32.dtb.walker.walksLong                 974                       # Table walker walks initiated with long descriptors
system.cpu32.dtb.walker.walksPending::samples    -36779312                       # Table walker pending requests distribution
system.cpu32.dtb.walker.walksPending::0     -36779312    100.00%    100.00% # Table walker pending requests distribution
system.cpu32.dtb.walker.walksPending::total    -36779312                       # Table walker pending requests distribution
system.cpu32.dtb.write_accesses               1160641                       # DTB write accesses
system.cpu32.dtb.write_hits                   1160474                       # DTB write hits
system.cpu32.dtb.write_misses                     167                       # DTB write misses
system.cpu32.idle_fraction                   0.992658                       # Percentage of idle cycles
system.cpu32.itb.accesses                     7915286                       # DTB accesses
system.cpu32.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.flush_entries                    138                       # Number of entries that have been flushed from TLB
system.cpu32.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu32.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu32.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu32.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.hits                         7908194                       # DTB hits
system.cpu32.itb.inst_accesses                7915286                       # ITB inst accesses
system.cpu32.itb.inst_hits                    7908194                       # ITB inst hits
system.cpu32.itb.inst_misses                     7092                       # ITB inst misses
system.cpu32.itb.misses                          7092                       # DTB misses
system.cpu32.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu32.itb.read_accesses                      0                       # DTB read accesses
system.cpu32.itb.read_hits                          0                       # DTB read hits
system.cpu32.itb.read_misses                        0                       # DTB read misses
system.cpu32.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.itb.walker.walkPageSizes::4K         7010     99.21%     99.21% # Table walker page sizes translated
system.cpu32.itb.walker.walkPageSizes::2M           56      0.79%    100.00% # Table walker page sizes translated
system.cpu32.itb.walker.walkPageSizes::total         7066                       # Table walker page sizes translated
system.cpu32.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::Inst         7092                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::total         7092                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Inst         7066                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::total         7066                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin::total        14158                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkWaitTime::samples         7092                       # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walkWaitTime::0          7092    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walkWaitTime::total         7092                       # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walks                    7092                       # Table walker walks requested
system.cpu32.itb.walker.walksLong                7092                       # Table walker walks initiated with long descriptors
system.cpu32.itb.walker.walksPending::samples    -36807092                       # Table walker pending requests distribution
system.cpu32.itb.walker.walksPending::0     -36807092    100.00%    100.00% # Table walker pending requests distribution
system.cpu32.itb.walker.walksPending::total    -36807092                       # Table walker pending requests distribution
system.cpu32.itb.write_accesses                     0                       # DTB write accesses
system.cpu32.itb.write_hits                         0                       # DTB write hits
system.cpu32.itb.write_misses                       0                       # DTB write misses
system.cpu32.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu32.kern.inst.quiesce                   1764                       # number of quiesce instructions executed
system.cpu32.not_idle_fraction               0.007342                       # Percentage of non-idle cycles
system.cpu32.numCycles                     1219010907                       # number of cpu cycles simulated
system.cpu32.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu32.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu32.num_busy_cycles             8950419.783616                       # Number of busy cycles
system.cpu32.num_cc_register_reads            2684821                       # number of times the CC registers were read
system.cpu32.num_cc_register_writes           1245504                       # number of times the CC registers were written
system.cpu32.num_conditional_control_insts      1177092                       # number of instructions that are conditional controls
system.cpu32.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu32.num_fp_insts                           0                       # number of float instructions
system.cpu32.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu32.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu32.num_func_calls                    583544                       # number of times a function call or return occured
system.cpu32.num_idle_cycles             1210060487.216384                       # Number of idle cycles
system.cpu32.num_int_alu_accesses             8425683                       # Number of integer alu accesses
system.cpu32.num_int_insts                    8425683                       # number of integer instructions
system.cpu32.num_int_register_reads          10922594                       # number of times the integer registers were read
system.cpu32.num_int_register_writes          6595431                       # number of times the integer registers were written
system.cpu32.num_load_insts                   1943528                       # Number of load instructions
system.cpu32.num_mem_refs                     3104097                       # number of memory refs
system.cpu32.num_store_insts                  1160569                       # Number of store instructions
system.cpu32.num_vec_alu_accesses                1624                       # Number of vector alu accesses
system.cpu32.num_vec_insts                       1624                       # number of vector instructions
system.cpu32.num_vec_register_reads              1192                       # number of times the vector registers were read
system.cpu32.num_vec_register_writes              432                       # number of times the vector registers were written
system.cpu32.op_class::No_OpClass                 270      0.00%      0.00% # Class of executed instruction
system.cpu32.op_class::IntAlu                 6234941     66.62%     66.62% # Class of executed instruction
system.cpu32.op_class::IntMult                  16201      0.17%     66.80% # Class of executed instruction
system.cpu32.op_class::IntDiv                    3558      0.04%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatAdd                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatCmp                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatCvt                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatMult                    0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatMultAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatDiv                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatMisc                    0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::FloatSqrt                    0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdAdd                      0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdAddAcc                   0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdAlu                      0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdCmp                      0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdCvt                      0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdMisc                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdMult                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdMultAcc                  0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdShift                    0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdShiftAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdDiv                      0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdSqrt                     0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatAdd                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatAlu                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatCmp                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatCvt                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatDiv                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatMisc                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatMult                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatMultAcc             0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatSqrt                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdReduceAdd                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdReduceAlu                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdReduceCmp                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatReduceAdd            0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdFloatReduceCmp            0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdAes                      0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdAesMix                   0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdSha1Hash                 0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdSha1Hash2                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdSha256Hash               0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdSha256Hash2              0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdShaSigma2                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdShaSigma3                0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::SimdPredAlu                  0      0.00%     66.83% # Class of executed instruction
system.cpu32.op_class::MemRead                1943528     20.77%     87.60% # Class of executed instruction
system.cpu32.op_class::MemWrite               1160569     12.40%    100.00% # Class of executed instruction
system.cpu32.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::total                  9359067                       # Class of executed instruction
system.cpu33.Branches                         2210280                       # Number of branches fetched
system.cpu33.committedInsts                   9810129                       # Number of instructions committed
system.cpu33.committedOps                    11519638                       # Number of ops (including micro ops) committed
system.cpu33.dtb.accesses                     3785377                       # DTB accesses
system.cpu33.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.flush_entries                    613                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu33.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.hits                         3782987                       # DTB hits
system.cpu33.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu33.dtb.inst_hits                          0                       # ITB inst hits
system.cpu33.dtb.inst_misses                        0                       # ITB inst misses
system.cpu33.dtb.misses                          2390                       # DTB misses
system.cpu33.dtb.perms_faults                      86                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.prefetch_faults                  579                       # Number of TLB faults due to prefetch
system.cpu33.dtb.read_accesses                2350060                       # DTB read accesses
system.cpu33.dtb.read_hits                    2348082                       # DTB read hits
system.cpu33.dtb.read_misses                     1978                       # DTB read misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.dtb.walker.walkPageSizes::4K         2122     96.32%     96.32% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::2M           60      2.72%     99.05% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::1G           21      0.95%    100.00% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::total         2203                       # Table walker page sizes translated
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Data         2390                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::total         2390                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Data         2203                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::total         2203                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin::total         4593                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkWaitTime::samples         2390                       # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walkWaitTime::0          2390    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walkWaitTime::total         2390                       # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walks                    2390                       # Table walker walks requested
system.cpu33.dtb.walker.walksLong                2390                       # Table walker walks initiated with long descriptors
system.cpu33.dtb.walker.walksPending::samples  -2144815528                       # Table walker pending requests distribution
system.cpu33.dtb.walker.walksPending::0   -2144815528    100.00%    100.00% # Table walker pending requests distribution
system.cpu33.dtb.walker.walksPending::total  -2144815528                       # Table walker pending requests distribution
system.cpu33.dtb.write_accesses               1435317                       # DTB write accesses
system.cpu33.dtb.write_hits                   1434905                       # DTB write hits
system.cpu33.dtb.write_misses                     412                       # DTB write misses
system.cpu33.idle_fraction                   0.990962                       # Percentage of idle cycles
system.cpu33.itb.accesses                     9809578                       # DTB accesses
system.cpu33.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu33.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu33.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu33.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu33.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.hits                         9801120                       # DTB hits
system.cpu33.itb.inst_accesses                9809578                       # ITB inst accesses
system.cpu33.itb.inst_hits                    9801120                       # ITB inst hits
system.cpu33.itb.inst_misses                     8458                       # ITB inst misses
system.cpu33.itb.misses                          8458                       # DTB misses
system.cpu33.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu33.itb.read_accesses                      0                       # DTB read accesses
system.cpu33.itb.read_hits                          0                       # DTB read hits
system.cpu33.itb.read_misses                        0                       # DTB read misses
system.cpu33.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.itb.walker.walkPageSizes::4K         8328     99.26%     99.26% # Table walker page sizes translated
system.cpu33.itb.walker.walkPageSizes::2M           62      0.74%    100.00% # Table walker page sizes translated
system.cpu33.itb.walker.walkPageSizes::total         8390                       # Table walker page sizes translated
system.cpu33.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::Inst         8458                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::total         8458                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Inst         8390                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::total         8390                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin::total        16848                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkWaitTime::samples         8458                       # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walkWaitTime::0          8458    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walkWaitTime::total         8458                       # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walks                    8458                       # Table walker walks requested
system.cpu33.itb.walker.walksLong                8458                       # Table walker walks initiated with long descriptors
system.cpu33.itb.walker.walksPending::samples  -2144843308                       # Table walker pending requests distribution
system.cpu33.itb.walker.walksPending::0   -2144843308    100.00%    100.00% # Table walker pending requests distribution
system.cpu33.itb.walker.walksPending::total  -2144843308                       # Table walker pending requests distribution
system.cpu33.itb.write_accesses                     0                       # DTB write accesses
system.cpu33.itb.write_hits                         0                       # DTB write hits
system.cpu33.itb.write_misses                       0                       # DTB write misses
system.cpu33.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu33.kern.inst.quiesce                   1702                       # number of quiesce instructions executed
system.cpu33.not_idle_fraction               0.009038                       # Percentage of non-idle cycles
system.cpu33.numCycles                     1226187880                       # number of cpu cycles simulated
system.cpu33.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu33.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu33.num_busy_cycles             11082227.890012                       # Number of busy cycles
system.cpu33.num_cc_register_reads            3280319                       # number of times the CC registers were read
system.cpu33.num_cc_register_writes           1838577                       # number of times the CC registers were written
system.cpu33.num_conditional_control_insts      1498009                       # number of instructions that are conditional controls
system.cpu33.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu33.num_fp_insts                           0                       # number of float instructions
system.cpu33.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu33.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu33.num_func_calls                    643453                       # number of times a function call or return occured
system.cpu33.num_idle_cycles             1215105652.109988                       # Number of idle cycles
system.cpu33.num_int_alu_accesses            10389291                       # Number of integer alu accesses
system.cpu33.num_int_insts                   10389291                       # number of integer instructions
system.cpu33.num_int_register_reads          13589830                       # number of times the integer registers were read
system.cpu33.num_int_register_writes          8185410                       # number of times the integer registers were written
system.cpu33.num_load_insts                   2347256                       # Number of load instructions
system.cpu33.num_mem_refs                     3782518                       # number of memory refs
system.cpu33.num_store_insts                  1435262                       # Number of store instructions
system.cpu33.num_vec_alu_accesses                4320                       # Number of vector alu accesses
system.cpu33.num_vec_insts                       4320                       # number of vector instructions
system.cpu33.num_vec_register_reads              3144                       # number of times the vector registers were read
system.cpu33.num_vec_register_writes             1176                       # number of times the vector registers were written
system.cpu33.op_class::No_OpClass                 961      0.01%      0.01% # Class of executed instruction
system.cpu33.op_class::IntAlu                 7707626     66.91%     66.91% # Class of executed instruction
system.cpu33.op_class::IntMult                  24601      0.21%     67.13% # Class of executed instruction
system.cpu33.op_class::IntDiv                    4375      0.04%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatAdd                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatCmp                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatCvt                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatMult                    0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatMultAcc                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatDiv                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatMisc                    0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::FloatSqrt                    0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdAdd                      0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdAddAcc                   0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdAlu                      0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdCmp                      0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdCvt                      0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdMisc                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdMult                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdMultAcc                  0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdShift                    0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdShiftAcc                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdDiv                      0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdSqrt                     0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatAdd                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatAlu                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatCmp                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatCvt                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatDiv                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatMisc                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatMult                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatMultAcc             0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatSqrt                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdReduceAdd                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdReduceAlu                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdReduceCmp                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatReduceAdd            0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdFloatReduceCmp            0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdAes                      0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdAesMix                   0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdSha1Hash                 0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdSha1Hash2                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdSha256Hash               0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdSha256Hash2              0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdShaSigma2                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdShaSigma3                0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::SimdPredAlu                  0      0.00%     67.17% # Class of executed instruction
system.cpu33.op_class::MemRead                2347256     20.38%     87.54% # Class of executed instruction
system.cpu33.op_class::MemWrite               1435262     12.46%    100.00% # Class of executed instruction
system.cpu33.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::total                 11520081                       # Class of executed instruction
system.cpu34.Branches                         3039591                       # Number of branches fetched
system.cpu34.committedInsts                  13677467                       # Number of instructions committed
system.cpu34.committedOps                    16050677                       # Number of ops (including micro ops) committed
system.cpu34.dtb.accesses                     5290084                       # DTB accesses
system.cpu34.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.flush_entries                    490                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu34.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.hits                         5286308                       # DTB hits
system.cpu34.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu34.dtb.inst_hits                          0                       # ITB inst hits
system.cpu34.dtb.inst_misses                        0                       # ITB inst misses
system.cpu34.dtb.misses                          3776                       # DTB misses
system.cpu34.dtb.perms_faults                     131                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.prefetch_faults                 1107                       # Number of TLB faults due to prefetch
system.cpu34.dtb.read_accesses                3249090                       # DTB read accesses
system.cpu34.dtb.read_hits                    3245954                       # DTB read hits
system.cpu34.dtb.read_misses                     3136                       # DTB read misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.dtb.walker.walkPageSizes::4K         3299     96.35%     96.35% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::2M           96      2.80%     99.15% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::1G           29      0.85%    100.00% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::total         3424                       # Table walker page sizes translated
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Data         3776                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::total         3776                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Data         3424                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::total         3424                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin::total         7200                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkWaitTime::samples         3776                       # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walkWaitTime::0          3776    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walkWaitTime::total         3776                       # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walks                    3776                       # Table walker walks requested
system.cpu34.dtb.walker.walksLong                3776                       # Table walker walks initiated with long descriptors
system.cpu34.dtb.walker.walksPending::samples     42109996                       # Table walker pending requests distribution
system.cpu34.dtb.walker.walksPending::0      42109996    100.00%    100.00% # Table walker pending requests distribution
system.cpu34.dtb.walker.walksPending::total     42109996                       # Table walker pending requests distribution
system.cpu34.dtb.write_accesses               2040994                       # DTB write accesses
system.cpu34.dtb.write_hits                   2040354                       # DTB write hits
system.cpu34.dtb.write_misses                     640                       # DTB write misses
system.cpu34.idle_fraction                   0.987407                       # Percentage of idle cycles
system.cpu34.itb.accesses                    13677415                       # DTB accesses
system.cpu34.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.flush_entries                    332                       # Number of entries that have been flushed from TLB
system.cpu34.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu34.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu34.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu34.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.hits                        13663243                       # DTB hits
system.cpu34.itb.inst_accesses               13677415                       # ITB inst accesses
system.cpu34.itb.inst_hits                   13663243                       # ITB inst hits
system.cpu34.itb.inst_misses                    14172                       # ITB inst misses
system.cpu34.itb.misses                         14172                       # DTB misses
system.cpu34.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu34.itb.read_accesses                      0                       # DTB read accesses
system.cpu34.itb.read_hits                          0                       # DTB read hits
system.cpu34.itb.read_misses                        0                       # DTB read misses
system.cpu34.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.itb.walker.walkPageSizes::4K        13948     99.39%     99.39% # Table walker page sizes translated
system.cpu34.itb.walker.walkPageSizes::2M           85      0.61%    100.00% # Table walker page sizes translated
system.cpu34.itb.walker.walkPageSizes::total        14033                       # Table walker page sizes translated
system.cpu34.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::Inst        14172                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::total        14172                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Inst        14033                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::total        14033                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin::total        28205                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkWaitTime::samples        14172                       # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walkWaitTime::0         14172    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walkWaitTime::total        14172                       # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walks                   14172                       # Table walker walks requested
system.cpu34.itb.walker.walksLong               14172                       # Table walker walks initiated with long descriptors
system.cpu34.itb.walker.walksPending::samples     42082216                       # Table walker pending requests distribution
system.cpu34.itb.walker.walksPending::0      42082216    100.00%    100.00% # Table walker pending requests distribution
system.cpu34.itb.walker.walksPending::total     42082216                       # Table walker pending requests distribution
system.cpu34.itb.write_accesses                     0                       # DTB write accesses
system.cpu34.itb.write_hits                         0                       # DTB write hits
system.cpu34.itb.write_misses                       0                       # DTB write misses
system.cpu34.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu34.kern.inst.quiesce                   1602                       # number of quiesce instructions executed
system.cpu34.not_idle_fraction               0.012593                       # Percentage of non-idle cycles
system.cpu34.numCycles                     1217609619                       # number of cpu cycles simulated
system.cpu34.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu34.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu34.num_busy_cycles             15333891.299238                       # Number of busy cycles
system.cpu34.num_cc_register_reads            4248811                       # number of times the CC registers were read
system.cpu34.num_cc_register_writes           2811171                       # number of times the CC registers were written
system.cpu34.num_conditional_control_insts      2059239                       # number of instructions that are conditional controls
system.cpu34.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu34.num_fp_insts                           0                       # number of float instructions
system.cpu34.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu34.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu34.num_func_calls                    874747                       # number of times a function call or return occured
system.cpu34.num_idle_cycles             1202275727.700763                       # Number of idle cycles
system.cpu34.num_int_alu_accesses            14600178                       # Number of integer alu accesses
system.cpu34.num_int_insts                   14600178                       # number of integer instructions
system.cpu34.num_int_register_reads          19241733                       # number of times the integer registers were read
system.cpu34.num_int_register_writes         11558847                       # number of times the integer registers were written
system.cpu34.num_load_insts                   3244130                       # Number of load instructions
system.cpu34.num_mem_refs                     5285004                       # number of memory refs
system.cpu34.num_store_insts                  2040874                       # Number of store instructions
system.cpu34.num_vec_alu_accesses                6367                       # Number of vector alu accesses
system.cpu34.num_vec_insts                       6367                       # number of vector instructions
system.cpu34.num_vec_register_reads              4684                       # number of times the vector registers were read
system.cpu34.num_vec_register_writes             2033                       # number of times the vector registers were written
system.cpu34.op_class::No_OpClass                2318      0.01%      0.01% # Class of executed instruction
system.cpu34.op_class::IntAlu                10720942     66.79%     66.81% # Class of executed instruction
system.cpu34.op_class::IntMult                  36004      0.22%     67.03% # Class of executed instruction
system.cpu34.op_class::IntDiv                    6880      0.04%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatAdd                    11      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatCmp                   111      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatCvt                     8      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatMult                   40      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatMultAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatDiv                     1      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatMisc                  239      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::FloatSqrt                    0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdAdd                      0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdAddAcc                   0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdAlu                      0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdCmp                      0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdCvt                      0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdMisc                     0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdMult                     0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdMultAcc                  0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdShift                    0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdShiftAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdDiv                      0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdSqrt                     0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatAdd                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatAlu                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatCmp                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatCvt                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatDiv                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatMisc                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatMult                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatMultAcc             0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatSqrt                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdReduceAdd                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdReduceAlu                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdReduceCmp                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatReduceAdd            0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdFloatReduceCmp            0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdAes                      0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdAesMix                   0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdSha1Hash                 0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdSha1Hash2                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdSha256Hash               0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdSha256Hash2              0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdShaSigma2                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdShaSigma3                0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::SimdPredAlu                  0      0.00%     67.07% # Class of executed instruction
system.cpu34.op_class::MemRead                3244130     20.21%     87.29% # Class of executed instruction
system.cpu34.op_class::MemWrite               2040874     12.71%    100.00% # Class of executed instruction
system.cpu34.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::total                 16051558                       # Class of executed instruction
system.cpu35.Branches                         4206453                       # Number of branches fetched
system.cpu35.committedInsts                  19162391                       # Number of instructions committed
system.cpu35.committedOps                    22450586                       # Number of ops (including micro ops) committed
system.cpu35.dtb.accesses                     7405915                       # DTB accesses
system.cpu35.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.flush_entries                    816                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu35.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.hits                         7399220                       # DTB hits
system.cpu35.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu35.dtb.inst_hits                          0                       # ITB inst hits
system.cpu35.dtb.inst_misses                        0                       # ITB inst misses
system.cpu35.dtb.misses                          6695                       # DTB misses
system.cpu35.dtb.perms_faults                     241                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.prefetch_faults                 2057                       # Number of TLB faults due to prefetch
system.cpu35.dtb.read_accesses                4495348                       # DTB read accesses
system.cpu35.dtb.read_hits                    4489691                       # DTB read hits
system.cpu35.dtb.read_misses                     5657                       # DTB read misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.dtb.walker.walkPageSizes::4K         5937     97.62%     97.62% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::2M          114      1.87%     99.49% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::1G           31      0.51%    100.00% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::total         6082                       # Table walker page sizes translated
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Data         6695                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::total         6695                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Data         6082                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::total         6082                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin::total        12777                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkWaitTime::samples         6695                       # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walkWaitTime::0          6695    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walkWaitTime::total         6695                       # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walks                    6695                       # Table walker walks requested
system.cpu35.dtb.walker.walksLong                6695                       # Table walker walks initiated with long descriptors
system.cpu35.dtb.walker.walksPending::samples  -2065920664                       # Table walker pending requests distribution
system.cpu35.dtb.walker.walksPending::0   -2065920664    100.00%    100.00% # Table walker pending requests distribution
system.cpu35.dtb.walker.walksPending::total  -2065920664                       # Table walker pending requests distribution
system.cpu35.dtb.write_accesses               2910567                       # DTB write accesses
system.cpu35.dtb.write_hits                   2909529                       # DTB write hits
system.cpu35.dtb.write_misses                    1038                       # DTB write misses
system.cpu35.idle_fraction                   0.982385                       # Percentage of idle cycles
system.cpu35.itb.accesses                    19163232                       # DTB accesses
system.cpu35.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.flush_entries                    522                       # Number of entries that have been flushed from TLB
system.cpu35.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu35.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu35.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu35.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.hits                        19141677                       # DTB hits
system.cpu35.itb.inst_accesses               19163232                       # ITB inst accesses
system.cpu35.itb.inst_hits                   19141677                       # ITB inst hits
system.cpu35.itb.inst_misses                    21555                       # ITB inst misses
system.cpu35.itb.misses                         21555                       # DTB misses
system.cpu35.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu35.itb.read_accesses                      0                       # DTB read accesses
system.cpu35.itb.read_hits                          0                       # DTB read hits
system.cpu35.itb.read_misses                        0                       # DTB read misses
system.cpu35.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.itb.walker.walkPageSizes::4K        21223     99.50%     99.50% # Table walker page sizes translated
system.cpu35.itb.walker.walkPageSizes::2M          106      0.50%    100.00% # Table walker page sizes translated
system.cpu35.itb.walker.walkPageSizes::total        21329                       # Table walker page sizes translated
system.cpu35.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::Inst        21555                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::total        21555                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Inst        21329                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::total        21329                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin::total        42884                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkWaitTime::samples        21555                       # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walkWaitTime::0         21555    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walkWaitTime::total        21555                       # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walks                   21555                       # Table walker walks requested
system.cpu35.itb.walker.walksLong               21555                       # Table walker walks initiated with long descriptors
system.cpu35.itb.walker.walksPending::samples  -2065948444                       # Table walker pending requests distribution
system.cpu35.itb.walker.walksPending::0   -2065948444    100.00%    100.00% # Table walker pending requests distribution
system.cpu35.itb.walker.walksPending::total  -2065948444                       # Table walker pending requests distribution
system.cpu35.itb.write_accesses                     0                       # DTB write accesses
system.cpu35.itb.write_hits                         0                       # DTB write hits
system.cpu35.itb.write_misses                       0                       # DTB write misses
system.cpu35.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu35.kern.inst.quiesce                   1740                       # number of quiesce instructions executed
system.cpu35.not_idle_fraction               0.017615                       # Percentage of non-idle cycles
system.cpu35.numCycles                     1208913956                       # number of cpu cycles simulated
system.cpu35.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu35.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu35.num_busy_cycles             21295560.204232                       # Number of busy cycles
system.cpu35.num_cc_register_reads            5800498                       # number of times the CC registers were read
system.cpu35.num_cc_register_writes           4301907                       # number of times the CC registers were written
system.cpu35.num_conditional_control_insts      2890259                       # number of instructions that are conditional controls
system.cpu35.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu35.num_fp_insts                           0                       # number of float instructions
system.cpu35.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu35.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu35.num_func_calls                   1157209                       # number of times a function call or return occured
system.cpu35.num_idle_cycles             1187618395.795768                       # Number of idle cycles
system.cpu35.num_int_alu_accesses            20508366                       # Number of integer alu accesses
system.cpu35.num_int_insts                   20508366                       # number of integer instructions
system.cpu35.num_int_register_reads          27247114                       # number of times the integer registers were read
system.cpu35.num_int_register_writes         16286646                       # number of times the integer registers were written
system.cpu35.num_load_insts                   4487421                       # Number of load instructions
system.cpu35.num_mem_refs                     7397759                       # number of memory refs
system.cpu35.num_store_insts                  2910338                       # Number of store instructions
system.cpu35.num_vec_alu_accesses               13300                       # Number of vector alu accesses
system.cpu35.num_vec_insts                      13300                       # number of vector instructions
system.cpu35.num_vec_register_reads              9658                       # number of times the vector registers were read
system.cpu35.num_vec_register_writes             3894                       # number of times the vector registers were written
system.cpu35.op_class::No_OpClass               11723      0.05%      0.05% # Class of executed instruction
system.cpu35.op_class::IntAlu                14987824     66.75%     66.81% # Class of executed instruction
system.cpu35.op_class::IntMult                  45049      0.20%     67.01% # Class of executed instruction
system.cpu35.op_class::IntDiv                    9269      0.04%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatAdd                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatCmp                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatCvt                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatMult                    0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatMultAcc                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatDiv                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatMisc                  659      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::FloatSqrt                    0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdAdd                      0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdAddAcc                   0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdAlu                      0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdCmp                      0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdCvt                      0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdMisc                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdMult                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdMultAcc                  0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdShift                    0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdShiftAcc                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdDiv                      0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdSqrt                     0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatAdd                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatAlu                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatCmp                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatCvt                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatDiv                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatMisc                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatMult                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatMultAcc             0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatSqrt                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdReduceAdd                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdReduceAlu                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdReduceCmp                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatReduceAdd            0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdFloatReduceCmp            0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdAes                      0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdAesMix                   0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdSha1Hash                 0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdSha1Hash2                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdSha256Hash               0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdSha256Hash2              0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdShaSigma2                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdShaSigma3                0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::SimdPredAlu                  0      0.00%     67.05% # Class of executed instruction
system.cpu35.op_class::MemRead                4487421     19.99%     87.04% # Class of executed instruction
system.cpu35.op_class::MemWrite               2910338     12.96%    100.00% # Class of executed instruction
system.cpu35.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::total                 22452283                       # Class of executed instruction
system.cpu36.Branches                        23757854                       # Number of branches fetched
system.cpu36.committedInsts                 102389596                       # Number of instructions committed
system.cpu36.committedOps                   122015118                       # Number of ops (including micro ops) committed
system.cpu36.dtb.accesses                    42393758                       # DTB accesses
system.cpu36.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.flush_entries                    362                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu36.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.hits                        42355879                       # DTB hits
system.cpu36.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu36.dtb.inst_hits                          0                       # ITB inst hits
system.cpu36.dtb.inst_misses                        0                       # ITB inst misses
system.cpu36.dtb.misses                         37879                       # DTB misses
system.cpu36.dtb.perms_faults                      50                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.prefetch_faults                 7446                       # Number of TLB faults due to prefetch
system.cpu36.dtb.read_accesses               23416082                       # DTB read accesses
system.cpu36.dtb.read_hits                   23383111                       # DTB read hits
system.cpu36.dtb.read_misses                    32971                       # DTB read misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.dtb.walker.walkPageSizes::4K        36753     97.46%     97.46% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::2M          774      2.05%     99.51% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::1G          184      0.49%    100.00% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::total        37711                       # Table walker page sizes translated
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Data        37879                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::total        37879                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Data        37711                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::total        37711                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin::total        75590                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkWaitTime::samples        37879                       # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walkWaitTime::0         37879    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walkWaitTime::total        37879                       # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walks                   37879                       # Table walker walks requested
system.cpu36.dtb.walker.walksLong               37879                       # Table walker walks initiated with long descriptors
system.cpu36.dtb.walker.walksPending::samples    121015972                       # Table walker pending requests distribution
system.cpu36.dtb.walker.walksPending::0     121015972    100.00%    100.00% # Table walker pending requests distribution
system.cpu36.dtb.walker.walksPending::total    121015972                       # Table walker pending requests distribution
system.cpu36.dtb.write_accesses              18977676                       # DTB write accesses
system.cpu36.dtb.write_hits                  18972768                       # DTB write hits
system.cpu36.dtb.write_misses                    4908                       # DTB write misses
system.cpu36.idle_fraction                   0.904263                       # Percentage of idle cycles
system.cpu36.itb.accesses                   102395241                       # DTB accesses
system.cpu36.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.flush_entries                    329                       # Number of entries that have been flushed from TLB
system.cpu36.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu36.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu36.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu36.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.hits                       102229279                       # DTB hits
system.cpu36.itb.inst_accesses              102395241                       # ITB inst accesses
system.cpu36.itb.inst_hits                  102229279                       # ITB inst hits
system.cpu36.itb.inst_misses                   165962                       # ITB inst misses
system.cpu36.itb.misses                        165962                       # DTB misses
system.cpu36.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu36.itb.read_accesses                      0                       # DTB read accesses
system.cpu36.itb.read_hits                          0                       # DTB read hits
system.cpu36.itb.read_misses                        0                       # DTB read misses
system.cpu36.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.itb.walker.walkPageSizes::4K       164482     99.13%     99.13% # Table walker page sizes translated
system.cpu36.itb.walker.walkPageSizes::2M         1440      0.87%    100.00% # Table walker page sizes translated
system.cpu36.itb.walker.walkPageSizes::total       165922                       # Table walker page sizes translated
system.cpu36.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::Inst       165962                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::total       165962                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Inst       165922                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::total       165922                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin::total       331884                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkWaitTime::samples       165962                       # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walkWaitTime::0        165962    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walkWaitTime::total       165962                       # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walks                  165962                       # Table walker walks requested
system.cpu36.itb.walker.walksLong              165962                       # Table walker walks initiated with long descriptors
system.cpu36.itb.walker.walksPending::samples    120988192                       # Table walker pending requests distribution
system.cpu36.itb.walker.walksPending::0     120988192    100.00%    100.00% # Table walker pending requests distribution
system.cpu36.itb.walker.walksPending::total    120988192                       # Table walker pending requests distribution
system.cpu36.itb.write_accesses                     0                       # DTB write accesses
system.cpu36.itb.write_hits                         0                       # DTB write hits
system.cpu36.itb.write_misses                       0                       # DTB write misses
system.cpu36.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu36.kern.inst.quiesce                   2324                       # number of quiesce instructions executed
system.cpu36.not_idle_fraction               0.095737                       # Percentage of non-idle cycles
system.cpu36.numCycles                     1274529933                       # number of cpu cycles simulated
system.cpu36.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu36.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu36.num_busy_cycles             122019786.579450                       # Number of busy cycles
system.cpu36.num_cc_register_reads           25655346                       # number of times the CC registers were read
system.cpu36.num_cc_register_writes          23412999                       # number of times the CC registers were written
system.cpu36.num_conditional_control_insts     14524181                       # number of instructions that are conditional controls
system.cpu36.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu36.num_fp_insts                           0                       # number of float instructions
system.cpu36.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu36.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu36.num_func_calls                   7315383                       # number of times a function call or return occured
system.cpu36.num_idle_cycles             1152510146.420550                       # Number of idle cycles
system.cpu36.num_int_alu_accesses           113140451                       # Number of integer alu accesses
system.cpu36.num_int_insts                  113140451                       # number of integer instructions
system.cpu36.num_int_register_reads         146889997                       # number of times the integer registers were read
system.cpu36.num_int_register_writes         88312306                       # number of times the integer registers were written
system.cpu36.num_load_insts                  23392903                       # Number of load instructions
system.cpu36.num_mem_refs                    42363585                       # number of memory refs
system.cpu36.num_store_insts                 18970682                       # Number of store instructions
system.cpu36.num_vec_alu_accesses              325407                       # Number of vector alu accesses
system.cpu36.num_vec_insts                     325407                       # number of vector instructions
system.cpu36.num_vec_register_reads            214187                       # number of times the vector registers were read
system.cpu36.num_vec_register_writes           145488                       # number of times the vector registers were written
system.cpu36.op_class::No_OpClass               36483      0.03%      0.03% # Class of executed instruction
system.cpu36.op_class::IntAlu                79425346     65.09%     65.12% # Class of executed instruction
system.cpu36.op_class::IntMult                  77237      0.06%     65.18% # Class of executed instruction
system.cpu36.op_class::IntDiv                   22279      0.02%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatAdd                     0      0.00%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatCmp                     0      0.00%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatCvt                     0      0.00%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatMult                    0      0.00%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatMultAcc                 0      0.00%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatDiv                     0      0.00%     65.20% # Class of executed instruction
system.cpu36.op_class::FloatMisc                96885      0.08%     65.28% # Class of executed instruction
system.cpu36.op_class::FloatSqrt                    0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdAdd                      0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdAddAcc                   0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdAlu                      0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdCmp                      0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdCvt                      0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdMisc                     0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdMult                     0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdMultAcc                  0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdShift                    0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdShiftAcc                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdDiv                      0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdSqrt                     0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatAdd                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatAlu                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatCmp                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatCvt                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatDiv                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatMisc                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatMult                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatMultAcc             0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatSqrt                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdReduceAdd                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdReduceAlu                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdReduceCmp                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatReduceAdd            0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdFloatReduceCmp            0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdAes                      0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdAesMix                   0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdSha1Hash                 0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdSha1Hash2                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdSha256Hash               0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdSha256Hash2              0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdShaSigma2                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdShaSigma3                0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::SimdPredAlu                  0      0.00%     65.28% # Class of executed instruction
system.cpu36.op_class::MemRead               23392903     19.17%     84.45% # Class of executed instruction
system.cpu36.op_class::MemWrite              18970682     15.55%    100.00% # Class of executed instruction
system.cpu36.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::total                122021815                       # Class of executed instruction
system.cpu37.Branches                         3365451                       # Number of branches fetched
system.cpu37.committedInsts                  14940738                       # Number of instructions committed
system.cpu37.committedOps                    17422972                       # Number of ops (including micro ops) committed
system.cpu37.dtb.accesses                     5577801                       # DTB accesses
system.cpu37.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.flush_entries                    119                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu37.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.hits                         5577605                       # DTB hits
system.cpu37.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu37.dtb.inst_hits                          0                       # ITB inst hits
system.cpu37.dtb.inst_misses                        0                       # ITB inst misses
system.cpu37.dtb.misses                           196                       # DTB misses
system.cpu37.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.prefetch_faults                   19                       # Number of TLB faults due to prefetch
system.cpu37.dtb.read_accesses                3444581                       # DTB read accesses
system.cpu37.dtb.read_hits                    3444401                       # DTB read hits
system.cpu37.dtb.read_misses                      180                       # DTB read misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.dtb.walker.walkPageSizes::4K          187     95.41%     95.41% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::2M            4      2.04%     97.45% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::1G            5      2.55%    100.00% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::total          196                       # Table walker page sizes translated
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Data          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::total          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Data          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::total          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin::total          392                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkWaitTime::samples          196                       # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walkWaitTime::0           196    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walkWaitTime::total          196                       # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walks                     196                       # Table walker walks requested
system.cpu37.dtb.walker.walksLong                 196                       # Table walker walks initiated with long descriptors
system.cpu37.dtb.walker.walksPending::samples  -1986842452                       # Table walker pending requests distribution
system.cpu37.dtb.walker.walksPending::0   -1986842452    100.00%    100.00% # Table walker pending requests distribution
system.cpu37.dtb.walker.walksPending::total  -1986842452                       # Table walker pending requests distribution
system.cpu37.dtb.write_accesses               2133220                       # DTB write accesses
system.cpu37.dtb.write_hits                   2133204                       # DTB write hits
system.cpu37.dtb.write_misses                      16                       # DTB write misses
system.cpu37.idle_fraction                   0.986331                       # Percentage of idle cycles
system.cpu37.itb.accesses                    14939636                       # DTB accesses
system.cpu37.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.flush_entries                    138                       # Number of entries that have been flushed from TLB
system.cpu37.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu37.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu37.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu37.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.hits                        14930091                       # DTB hits
system.cpu37.itb.inst_accesses               14939636                       # ITB inst accesses
system.cpu37.itb.inst_hits                   14930091                       # ITB inst hits
system.cpu37.itb.inst_misses                     9545                       # ITB inst misses
system.cpu37.itb.misses                          9545                       # DTB misses
system.cpu37.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu37.itb.read_accesses                      0                       # DTB read accesses
system.cpu37.itb.read_hits                          0                       # DTB read hits
system.cpu37.itb.read_misses                        0                       # DTB read misses
system.cpu37.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.itb.walker.walkPageSizes::4K         9273     97.15%     97.15% # Table walker page sizes translated
system.cpu37.itb.walker.walkPageSizes::2M          272      2.85%    100.00% # Table walker page sizes translated
system.cpu37.itb.walker.walkPageSizes::total         9545                       # Table walker page sizes translated
system.cpu37.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::Inst         9545                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::total         9545                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Inst         9545                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::total         9545                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin::total        19090                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkWaitTime::samples         9545                       # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walkWaitTime::0          9545    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walkWaitTime::total         9545                       # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walks                    9545                       # Table walker walks requested
system.cpu37.itb.walker.walksLong                9545                       # Table walker walks initiated with long descriptors
system.cpu37.itb.walker.walksPending::samples  -1986870232                       # Table walker pending requests distribution
system.cpu37.itb.walker.walksPending::0   -1986870232    100.00%    100.00% # Table walker pending requests distribution
system.cpu37.itb.walker.walksPending::total  -1986870232                       # Table walker pending requests distribution
system.cpu37.itb.write_accesses                     0                       # DTB write accesses
system.cpu37.itb.write_hits                         0                       # DTB write hits
system.cpu37.itb.write_misses                       0                       # DTB write misses
system.cpu37.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu37.kern.inst.quiesce                   1660                       # number of quiesce instructions executed
system.cpu37.not_idle_fraction               0.013669                       # Percentage of non-idle cycles
system.cpu37.numCycles                     1273719667                       # number of cpu cycles simulated
system.cpu37.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu37.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu37.num_busy_cycles             17410870.624367                       # Number of busy cycles
system.cpu37.num_cc_register_reads            4157760                       # number of times the CC registers were read
system.cpu37.num_cc_register_writes           2735571                       # number of times the CC registers were written
system.cpu37.num_conditional_control_insts      2045327                       # number of instructions that are conditional controls
system.cpu37.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu37.num_fp_insts                           0                       # number of float instructions
system.cpu37.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu37.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu37.num_func_calls                   1211966                       # number of times a function call or return occured
system.cpu37.num_idle_cycles             1256308796.375633                       # Number of idle cycles
system.cpu37.num_int_alu_accesses            16008043                       # Number of integer alu accesses
system.cpu37.num_int_insts                   16008043                       # number of integer instructions
system.cpu37.num_int_register_reads          20888953                       # number of times the integer registers were read
system.cpu37.num_int_register_writes         12709486                       # number of times the integer registers were written
system.cpu37.num_load_insts                   3433948                       # Number of load instructions
system.cpu37.num_mem_refs                     5567164                       # number of memory refs
system.cpu37.num_store_insts                  2133216                       # Number of store instructions
system.cpu37.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu37.num_vec_insts                          0                       # number of vector instructions
system.cpu37.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu37.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu37.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu37.op_class::IntAlu                11777094     67.60%     67.60% # Class of executed instruction
system.cpu37.op_class::IntMult                  57416      0.33%     67.92% # Class of executed instruction
system.cpu37.op_class::IntDiv                   21298      0.12%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatAdd                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatCmp                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatCvt                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatMult                    0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatMultAcc                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatDiv                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatMisc                    0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::FloatSqrt                    0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdAdd                      0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdAddAcc                   0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdAlu                      0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdCmp                      0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdCvt                      0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdMisc                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdMult                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdMultAcc                  0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdShift                    0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdShiftAcc                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdDiv                      0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdSqrt                     0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatAdd                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatAlu                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatCmp                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatCvt                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatDiv                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatMisc                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatMult                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatMultAcc             0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatSqrt                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdReduceAdd                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdReduceAlu                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdReduceCmp                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatReduceAdd            0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdFloatReduceCmp            0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdAes                      0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdAesMix                   0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdSha1Hash                 0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdSha1Hash2                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdSha256Hash               0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdSha256Hash2              0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdShaSigma2                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdShaSigma3                0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::SimdPredAlu                  0      0.00%     68.05% # Class of executed instruction
system.cpu37.op_class::MemRead                3433948     19.71%     87.76% # Class of executed instruction
system.cpu37.op_class::MemWrite               2133216     12.24%    100.00% # Class of executed instruction
system.cpu37.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::total                 17422972                       # Class of executed instruction
system.cpu38.Branches                         2189122                       # Number of branches fetched
system.cpu38.committedInsts                   9638330                       # Number of instructions committed
system.cpu38.committedOps                    11301810                       # Number of ops (including micro ops) committed
system.cpu38.dtb.accesses                     3716938                       # DTB accesses
system.cpu38.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.flush_entries                    456                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu38.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.hits                         3714878                       # DTB hits
system.cpu38.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu38.dtb.inst_hits                          0                       # ITB inst hits
system.cpu38.dtb.inst_misses                        0                       # ITB inst misses
system.cpu38.dtb.misses                          2060                       # DTB misses
system.cpu38.dtb.perms_faults                      59                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.prefetch_faults                  463                       # Number of TLB faults due to prefetch
system.cpu38.dtb.read_accesses                2307560                       # DTB read accesses
system.cpu38.dtb.read_hits                    2305857                       # DTB read hits
system.cpu38.dtb.read_misses                     1703                       # DTB read misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.dtb.walker.walkPageSizes::4K         1868     96.79%     96.79% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::2M           45      2.33%     99.12% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::1G           17      0.88%    100.00% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::total         1930                       # Table walker page sizes translated
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Data         2060                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::total         2060                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Data         1930                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::total         1930                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin::total         3990                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkWaitTime::samples         2060                       # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walkWaitTime::0          2060    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walkWaitTime::total         2060                       # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walks                    2060                       # Table walker walks requested
system.cpu38.dtb.walker.walksLong                2060                       # Table walker walks initiated with long descriptors
system.cpu38.dtb.walker.walksPending::samples    200394208                       # Table walker pending requests distribution
system.cpu38.dtb.walker.walksPending::0     200394208    100.00%    100.00% # Table walker pending requests distribution
system.cpu38.dtb.walker.walksPending::total    200394208                       # Table walker pending requests distribution
system.cpu38.dtb.write_accesses               1409378                       # DTB write accesses
system.cpu38.dtb.write_hits                   1409021                       # DTB write hits
system.cpu38.dtb.write_misses                     357                       # DTB write misses
system.cpu38.idle_fraction                   0.991133                       # Percentage of idle cycles
system.cpu38.itb.accesses                     9637601                       # DTB accesses
system.cpu38.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu38.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu38.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu38.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu38.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.hits                         9628673                       # DTB hits
system.cpu38.itb.inst_accesses                9637601                       # ITB inst accesses
system.cpu38.itb.inst_hits                    9628673                       # ITB inst hits
system.cpu38.itb.inst_misses                     8928                       # ITB inst misses
system.cpu38.itb.misses                          8928                       # DTB misses
system.cpu38.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu38.itb.read_accesses                      0                       # DTB read accesses
system.cpu38.itb.read_hits                          0                       # DTB read hits
system.cpu38.itb.read_misses                        0                       # DTB read misses
system.cpu38.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.itb.walker.walkPageSizes::4K         8812     99.20%     99.20% # Table walker page sizes translated
system.cpu38.itb.walker.walkPageSizes::2M           71      0.80%    100.00% # Table walker page sizes translated
system.cpu38.itb.walker.walkPageSizes::total         8883                       # Table walker page sizes translated
system.cpu38.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::Inst         8928                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::total         8928                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Inst         8883                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::total         8883                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin::total        17811                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkWaitTime::samples         8928                       # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walkWaitTime::0          8928    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walkWaitTime::total         8928                       # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walks                    8928                       # Table walker walks requested
system.cpu38.itb.walker.walksLong                8928                       # Table walker walks initiated with long descriptors
system.cpu38.itb.walker.walksPending::samples    200366428                       # Table walker pending requests distribution
system.cpu38.itb.walker.walksPending::0     200366428    100.00%    100.00% # Table walker pending requests distribution
system.cpu38.itb.walker.walksPending::total    200366428                       # Table walker pending requests distribution
system.cpu38.itb.write_accesses                     0                       # DTB write accesses
system.cpu38.itb.write_hits                         0                       # DTB write hits
system.cpu38.itb.write_misses                       0                       # DTB write misses
system.cpu38.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu38.kern.inst.quiesce                   1654                       # number of quiesce instructions executed
system.cpu38.not_idle_fraction               0.008867                       # Percentage of non-idle cycles
system.cpu38.numCycles                     1208194203                       # number of cpu cycles simulated
system.cpu38.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu38.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu38.num_busy_cycles             10713003.936242                       # Number of busy cycles
system.cpu38.num_cc_register_reads            3213536                       # number of times the CC registers were read
system.cpu38.num_cc_register_writes           1780836                       # number of times the CC registers were written
system.cpu38.num_conditional_control_insts      1481638                       # number of instructions that are conditional controls
system.cpu38.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu38.num_fp_insts                           0                       # number of float instructions
system.cpu38.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu38.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu38.num_func_calls                    638995                       # number of times a function call or return occured
system.cpu38.num_idle_cycles             1197481199.063758                       # Number of idle cycles
system.cpu38.num_int_alu_accesses            10194802                       # Number of integer alu accesses
system.cpu38.num_int_insts                   10194802                       # number of integer instructions
system.cpu38.num_int_register_reads          13303508                       # number of times the integer registers were read
system.cpu38.num_int_register_writes          8000304                       # number of times the integer registers were written
system.cpu38.num_load_insts                   2304132                       # Number of load instructions
system.cpu38.num_mem_refs                     3713446                       # number of memory refs
system.cpu38.num_store_insts                  1409314                       # Number of store instructions
system.cpu38.num_vec_alu_accesses                3723                       # Number of vector alu accesses
system.cpu38.num_vec_insts                       3723                       # number of vector instructions
system.cpu38.num_vec_register_reads              3031                       # number of times the vector registers were read
system.cpu38.num_vec_register_writes              712                       # number of times the vector registers were written
system.cpu38.op_class::No_OpClass                1094      0.01%      0.01% # Class of executed instruction
system.cpu38.op_class::IntAlu                 7556698     66.86%     66.87% # Class of executed instruction
system.cpu38.op_class::IntMult                  25505      0.23%     67.10% # Class of executed instruction
system.cpu38.op_class::IntDiv                    5360      0.05%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatAdd                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatCmp                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatCvt                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatMult                    0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatMultAcc                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatDiv                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatMisc                   45      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::FloatSqrt                    0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdAdd                      0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdAddAcc                   0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdAlu                      0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdCmp                      0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdCvt                      0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdMisc                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdMult                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdMultAcc                  0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdShift                    0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdShiftAcc                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdDiv                      0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdSqrt                     0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatAdd                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatAlu                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatCmp                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatCvt                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatDiv                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatMisc                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatMult                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatMultAcc             0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatSqrt                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdReduceAdd                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdReduceAlu                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdReduceCmp                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatReduceAdd            0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdFloatReduceCmp            0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdAes                      0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdAesMix                   0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdSha1Hash                 0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdSha1Hash2                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdSha256Hash               0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdSha256Hash2              0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdShaSigma2                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdShaSigma3                0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::SimdPredAlu                  0      0.00%     67.14% # Class of executed instruction
system.cpu38.op_class::MemRead                2304132     20.39%     87.53% # Class of executed instruction
system.cpu38.op_class::MemWrite               1409314     12.47%    100.00% # Class of executed instruction
system.cpu38.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::total                 11302148                       # Class of executed instruction
system.cpu39.Branches                         3428542                       # Number of branches fetched
system.cpu39.committedInsts                  15117172                       # Number of instructions committed
system.cpu39.committedOps                    17891986                       # Number of ops (including micro ops) committed
system.cpu39.dtb.accesses                     5972261                       # DTB accesses
system.cpu39.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.flush_entries                    410                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu39.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.hits                         5966819                       # DTB hits
system.cpu39.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu39.dtb.inst_hits                          0                       # ITB inst hits
system.cpu39.dtb.inst_misses                        0                       # ITB inst misses
system.cpu39.dtb.misses                          5442                       # DTB misses
system.cpu39.dtb.perms_faults                      94                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.prefetch_faults                 1337                       # Number of TLB faults due to prefetch
system.cpu39.dtb.read_accesses                3516422                       # DTB read accesses
system.cpu39.dtb.read_hits                    3511831                       # DTB read hits
system.cpu39.dtb.read_misses                     4591                       # DTB read misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.dtb.walker.walkPageSizes::4K         5063     98.10%     98.10% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::2M           83      1.61%     99.71% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::1G           15      0.29%    100.00% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::total         5161                       # Table walker page sizes translated
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Data         5442                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::total         5442                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Data         5161                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::total         5161                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin::total        10603                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkWaitTime::samples         5442                       # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walkWaitTime::0          5442    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walkWaitTime::total         5442                       # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walks                    5442                       # Table walker walks requested
system.cpu39.dtb.walker.walksLong                5442                       # Table walker walks initiated with long descriptors
system.cpu39.dtb.walker.walksPending::samples  -1907347540                       # Table walker pending requests distribution
system.cpu39.dtb.walker.walksPending::0   -1907347540    100.00%    100.00% # Table walker pending requests distribution
system.cpu39.dtb.walker.walksPending::total  -1907347540                       # Table walker pending requests distribution
system.cpu39.dtb.write_accesses               2455839                       # DTB write accesses
system.cpu39.dtb.write_hits                   2454988                       # DTB write hits
system.cpu39.dtb.write_misses                     851                       # DTB write misses
system.cpu39.idle_fraction                   0.985962                       # Percentage of idle cycles
system.cpu39.itb.accesses                    15117199                       # DTB accesses
system.cpu39.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.flush_entries                    267                       # Number of entries that have been flushed from TLB
system.cpu39.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu39.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu39.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu39.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.hits                        15088890                       # DTB hits
system.cpu39.itb.inst_accesses               15117199                       # ITB inst accesses
system.cpu39.itb.inst_hits                   15088890                       # ITB inst hits
system.cpu39.itb.inst_misses                    28309                       # ITB inst misses
system.cpu39.itb.misses                         28309                       # DTB misses
system.cpu39.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu39.itb.read_accesses                      0                       # DTB read accesses
system.cpu39.itb.read_hits                          0                       # DTB read hits
system.cpu39.itb.read_misses                        0                       # DTB read misses
system.cpu39.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.itb.walker.walkPageSizes::4K        28045     99.33%     99.33% # Table walker page sizes translated
system.cpu39.itb.walker.walkPageSizes::2M          190      0.67%    100.00% # Table walker page sizes translated
system.cpu39.itb.walker.walkPageSizes::total        28235                       # Table walker page sizes translated
system.cpu39.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::Inst        28309                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::total        28309                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Inst        28235                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::total        28235                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin::total        56544                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkWaitTime::samples        28309                       # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walkWaitTime::0         28309    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walkWaitTime::total        28309                       # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walks                   28309                       # Table walker walks requested
system.cpu39.itb.walker.walksLong               28309                       # Table walker walks initiated with long descriptors
system.cpu39.itb.walker.walksPending::samples  -1907375320                       # Table walker pending requests distribution
system.cpu39.itb.walker.walksPending::0   -1907375320    100.00%    100.00% # Table walker pending requests distribution
system.cpu39.itb.walker.walksPending::total  -1907375320                       # Table walker pending requests distribution
system.cpu39.itb.write_accesses                     0                       # DTB write accesses
system.cpu39.itb.write_hits                         0                       # DTB write hits
system.cpu39.itb.write_misses                       0                       # DTB write misses
system.cpu39.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu39.kern.inst.quiesce                   1437                       # number of quiesce instructions executed
system.cpu39.not_idle_fraction               0.014038                       # Percentage of non-idle cycles
system.cpu39.numCycles                     1203179688                       # number of cpu cycles simulated
system.cpu39.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu39.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu39.num_busy_cycles             16890569.950564                       # Number of busy cycles
system.cpu39.num_cc_register_reads            4310482                       # number of times the CC registers were read
system.cpu39.num_cc_register_writes           2872005                       # number of times the CC registers were written
system.cpu39.num_conditional_control_insts      2231269                       # number of instructions that are conditional controls
system.cpu39.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu39.num_fp_insts                           0                       # number of float instructions
system.cpu39.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu39.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu39.num_func_calls                   1057418                       # number of times a function call or return occured
system.cpu39.num_idle_cycles             1186289118.049436                       # Number of idle cycles
system.cpu39.num_int_alu_accesses            16378911                       # Number of integer alu accesses
system.cpu39.num_int_insts                   16378911                       # number of integer instructions
system.cpu39.num_int_register_reads          21585120                       # number of times the integer registers were read
system.cpu39.num_int_register_writes         12844988                       # number of times the integer registers were written
system.cpu39.num_load_insts                   3510956                       # Number of load instructions
system.cpu39.num_mem_refs                     5966477                       # number of memory refs
system.cpu39.num_store_insts                  2455521                       # Number of store instructions
system.cpu39.num_vec_alu_accesses               14923                       # Number of vector alu accesses
system.cpu39.num_vec_insts                      14923                       # number of vector instructions
system.cpu39.num_vec_register_reads             12842                       # number of times the vector registers were read
system.cpu39.num_vec_register_writes             2489                       # number of times the vector registers were written
system.cpu39.op_class::No_OpClass                2779      0.02%      0.02% # Class of executed instruction
system.cpu39.op_class::IntAlu                11881808     66.40%     66.42% # Class of executed instruction
system.cpu39.op_class::IntMult                  32647      0.18%     66.60% # Class of executed instruction
system.cpu39.op_class::IntDiv                    7177      0.04%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatAdd                     0      0.00%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatCmp                     0      0.00%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatCvt                     0      0.00%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatMult                    0      0.00%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatMultAcc                 0      0.00%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatDiv                     0      0.00%     66.64% # Class of executed instruction
system.cpu39.op_class::FloatMisc                 2173      0.01%     66.65% # Class of executed instruction
system.cpu39.op_class::FloatSqrt                    0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdAdd                      0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdAddAcc                   0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdAlu                      0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdCmp                      0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdCvt                      0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdMisc                     0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdMult                     0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdMultAcc                  0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdShift                    0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdShiftAcc                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdDiv                      0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdSqrt                     0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatAdd                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatAlu                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatCmp                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatCvt                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatDiv                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatMisc                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatMult                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatMultAcc             0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatSqrt                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdReduceAdd                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdReduceAlu                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdReduceCmp                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdFloatReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdAes                      0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdAesMix                   0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdSha1Hash                 0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdSha1Hash2                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdSha256Hash               0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdSha256Hash2              0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdShaSigma2                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdShaSigma3                0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::SimdPredAlu                  0      0.00%     66.65% # Class of executed instruction
system.cpu39.op_class::MemRead                3510956     19.62%     86.28% # Class of executed instruction
system.cpu39.op_class::MemWrite               2455521     13.72%    100.00% # Class of executed instruction
system.cpu39.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::total                 17893061                       # Class of executed instruction
system.cpu40.Branches                         2219040                       # Number of branches fetched
system.cpu40.committedInsts                   9745862                       # Number of instructions committed
system.cpu40.committedOps                    11378479                       # Number of ops (including micro ops) committed
system.cpu40.dtb.accesses                     3701499                       # DTB accesses
system.cpu40.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.flush_entries                    401                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu40.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.hits                         3698943                       # DTB hits
system.cpu40.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu40.dtb.inst_hits                          0                       # ITB inst hits
system.cpu40.dtb.inst_misses                        0                       # ITB inst misses
system.cpu40.dtb.misses                          2556                       # DTB misses
system.cpu40.dtb.perms_faults                      72                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.prefetch_faults                  629                       # Number of TLB faults due to prefetch
system.cpu40.dtb.read_accesses                2319392                       # DTB read accesses
system.cpu40.dtb.read_hits                    2317251                       # DTB read hits
system.cpu40.dtb.read_misses                     2141                       # DTB read misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.dtb.walker.walkPageSizes::4K         2276     96.97%     96.97% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::2M           51      2.17%     99.15% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::1G           20      0.85%    100.00% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::total         2347                       # Table walker page sizes translated
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Data         2556                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::total         2556                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Data         2347                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::total         2347                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin::total         4903                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkWaitTime::samples         2556                       # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walkWaitTime::0          2556    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walkWaitTime::total         2556                       # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walks                    2556                       # Table walker walks requested
system.cpu40.dtb.walker.walksLong                2556                       # Table walker walks initiated with long descriptors
system.cpu40.dtb.walker.walksPending::samples    280033576                       # Table walker pending requests distribution
system.cpu40.dtb.walker.walksPending::0     280033576    100.00%    100.00% # Table walker pending requests distribution
system.cpu40.dtb.walker.walksPending::total    280033576                       # Table walker pending requests distribution
system.cpu40.dtb.write_accesses               1382107                       # DTB write accesses
system.cpu40.dtb.write_hits                   1381692                       # DTB write hits
system.cpu40.dtb.write_misses                     415                       # DTB write misses
system.cpu40.idle_fraction                   0.991073                       # Percentage of idle cycles
system.cpu40.itb.accesses                     9745296                       # DTB accesses
system.cpu40.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu40.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu40.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu40.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu40.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.hits                         9737792                       # DTB hits
system.cpu40.itb.inst_accesses                9745296                       # ITB inst accesses
system.cpu40.itb.inst_hits                    9737792                       # ITB inst hits
system.cpu40.itb.inst_misses                     7504                       # ITB inst misses
system.cpu40.itb.misses                          7504                       # DTB misses
system.cpu40.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu40.itb.read_accesses                      0                       # DTB read accesses
system.cpu40.itb.read_hits                          0                       # DTB read hits
system.cpu40.itb.read_misses                        0                       # DTB read misses
system.cpu40.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.itb.walker.walkPageSizes::4K         7373     99.26%     99.26% # Table walker page sizes translated
system.cpu40.itb.walker.walkPageSizes::2M           55      0.74%    100.00% # Table walker page sizes translated
system.cpu40.itb.walker.walkPageSizes::total         7428                       # Table walker page sizes translated
system.cpu40.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::Inst         7504                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::total         7504                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Inst         7428                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::total         7428                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin::total        14932                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkWaitTime::samples         7504                       # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walkWaitTime::0          7504    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walkWaitTime::total         7504                       # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walks                    7504                       # Table walker walks requested
system.cpu40.itb.walker.walksLong                7504                       # Table walker walks initiated with long descriptors
system.cpu40.itb.walker.walksPending::samples    280005796                       # Table walker pending requests distribution
system.cpu40.itb.walker.walksPending::0     280005796    100.00%    100.00% # Table walker pending requests distribution
system.cpu40.itb.walker.walksPending::total    280005796                       # Table walker pending requests distribution
system.cpu40.itb.write_accesses                     0                       # DTB write accesses
system.cpu40.itb.write_hits                         0                       # DTB write hits
system.cpu40.itb.write_misses                       0                       # DTB write misses
system.cpu40.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu40.kern.inst.quiesce                   1393                       # number of quiesce instructions executed
system.cpu40.not_idle_fraction               0.008927                       # Percentage of non-idle cycles
system.cpu40.numCycles                     1207487172                       # number of cpu cycles simulated
system.cpu40.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu40.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu40.num_busy_cycles             10779676.460299                       # Number of busy cycles
system.cpu40.num_cc_register_reads            3337678                       # number of times the CC registers were read
system.cpu40.num_cc_register_writes           1940391                       # number of times the CC registers were written
system.cpu40.num_conditional_control_insts      1536865                       # number of instructions that are conditional controls
system.cpu40.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu40.num_fp_insts                           0                       # number of float instructions
system.cpu40.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu40.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu40.num_func_calls                    608665                       # number of times a function call or return occured
system.cpu40.num_idle_cycles             1196707495.539701                       # Number of idle cycles
system.cpu40.num_int_alu_accesses            10242968                       # Number of integer alu accesses
system.cpu40.num_int_insts                   10242968                       # number of integer instructions
system.cpu40.num_int_register_reads          13390385                       # number of times the integer registers were read
system.cpu40.num_int_register_writes          8057247                       # number of times the integer registers were written
system.cpu40.num_load_insts                   2316169                       # Number of load instructions
system.cpu40.num_mem_refs                     3698230                       # number of memory refs
system.cpu40.num_store_insts                  1382061                       # Number of store instructions
system.cpu40.num_vec_alu_accesses                6212                       # Number of vector alu accesses
system.cpu40.num_vec_insts                       6212                       # number of vector instructions
system.cpu40.num_vec_register_reads              4532                       # number of times the vector registers were read
system.cpu40.num_vec_register_writes             2011                       # number of times the vector registers were written
system.cpu40.op_class::No_OpClass                1560      0.01%      0.01% # Class of executed instruction
system.cpu40.op_class::IntAlu                 7651681     67.24%     67.26% # Class of executed instruction
system.cpu40.op_class::IntMult                  22827      0.20%     67.46% # Class of executed instruction
system.cpu40.op_class::IntDiv                    4311      0.04%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatAdd                    10      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatCmp                   111      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatCvt                     8      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatMult                   41      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatMultAcc                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatDiv                     1      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatMisc                  189      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::FloatSqrt                    0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdAdd                      0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdAddAcc                   0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdAlu                      0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdCmp                      0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdCvt                      0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdMisc                     0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdMult                     0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdMultAcc                  0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdShift                    0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdShiftAcc                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdDiv                      0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdSqrt                     0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatAdd                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatAlu                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatCmp                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatCvt                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatDiv                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatMisc                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatMult                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatMultAcc             0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatSqrt                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdReduceAdd                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdReduceAlu                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdReduceCmp                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatReduceAdd            0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatReduceCmp            0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdAes                      0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdAesMix                   0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdSha1Hash                 0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdSha1Hash2                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdSha256Hash               0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdSha256Hash2              0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdShaSigma2                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdShaSigma3                0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::SimdPredAlu                  0      0.00%     67.50% # Class of executed instruction
system.cpu40.op_class::MemRead                2316169     20.35%     87.85% # Class of executed instruction
system.cpu40.op_class::MemWrite               1382061     12.15%    100.00% # Class of executed instruction
system.cpu40.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::total                 11378969                       # Class of executed instruction
system.cpu41.Branches                        10991537                       # Number of branches fetched
system.cpu41.committedInsts                  47548101                       # Number of instructions committed
system.cpu41.committedOps                    55987154                       # Number of ops (including micro ops) committed
system.cpu41.dtb.accesses                    17980989                       # DTB accesses
system.cpu41.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.flush_entries                   2222                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu41.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.hits                        17934385                       # DTB hits
system.cpu41.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu41.dtb.inst_hits                          0                       # ITB inst hits
system.cpu41.dtb.inst_misses                        0                       # ITB inst misses
system.cpu41.dtb.misses                         46604                       # DTB misses
system.cpu41.dtb.perms_faults                     421                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.prefetch_faults                 8193                       # Number of TLB faults due to prefetch
system.cpu41.dtb.read_accesses               10032552                       # DTB read accesses
system.cpu41.dtb.read_hits                    9991474                       # DTB read hits
system.cpu41.dtb.read_misses                    41078                       # DTB read misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.dtb.walker.walkPageSizes::4K        45083     97.97%     97.97% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::2M          853      1.85%     99.83% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::1G           79      0.17%    100.00% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::total        46015                       # Table walker page sizes translated
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Data        46604                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::total        46604                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Data        46015                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::total        46015                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin::total        92619                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkWaitTime::samples        46604                       # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walkWaitTime::0         46604    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walkWaitTime::total        46604                       # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walks                   46604                       # Table walker walks requested
system.cpu41.dtb.walker.walksLong               46604                       # Table walker walks initiated with long descriptors
system.cpu41.dtb.walker.walksPending::samples  -1827424816                       # Table walker pending requests distribution
system.cpu41.dtb.walker.walksPending::0   -1827424816    100.00%    100.00% # Table walker pending requests distribution
system.cpu41.dtb.walker.walksPending::total  -1827424816                       # Table walker pending requests distribution
system.cpu41.dtb.write_accesses               7948437                       # DTB write accesses
system.cpu41.dtb.write_hits                   7942911                       # DTB write hits
system.cpu41.dtb.write_misses                    5526                       # DTB write misses
system.cpu41.idle_fraction                   0.956068                       # Percentage of idle cycles
system.cpu41.itb.accesses                    47554056                       # DTB accesses
system.cpu41.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.flush_entries                   1291                       # Number of entries that have been flushed from TLB
system.cpu41.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu41.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu41.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu41.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.hits                        47411340                       # DTB hits
system.cpu41.itb.inst_accesses               47554056                       # ITB inst accesses
system.cpu41.itb.inst_hits                   47411340                       # ITB inst hits
system.cpu41.itb.inst_misses                   142716                       # ITB inst misses
system.cpu41.itb.misses                        142716                       # DTB misses
system.cpu41.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu41.itb.read_accesses                      0                       # DTB read accesses
system.cpu41.itb.read_hits                          0                       # DTB read hits
system.cpu41.itb.read_misses                        0                       # DTB read misses
system.cpu41.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.itb.walker.walkPageSizes::4K       141534     99.23%     99.23% # Table walker page sizes translated
system.cpu41.itb.walker.walkPageSizes::2M         1093      0.77%    100.00% # Table walker page sizes translated
system.cpu41.itb.walker.walkPageSizes::total       142627                       # Table walker page sizes translated
system.cpu41.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::Inst       142716                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::total       142716                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Inst       142627                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::total       142627                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin::total       285343                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkWaitTime::samples       142716                       # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walkWaitTime::0        142716    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walkWaitTime::total       142716                       # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walks                  142716                       # Table walker walks requested
system.cpu41.itb.walker.walksLong              142716                       # Table walker walks initiated with long descriptors
system.cpu41.itb.walker.walksPending::samples  -1827452596                       # Table walker pending requests distribution
system.cpu41.itb.walker.walksPending::0   -1827452596    100.00%    100.00% # Table walker pending requests distribution
system.cpu41.itb.walker.walksPending::total  -1827452596                       # Table walker pending requests distribution
system.cpu41.itb.write_accesses                     0                       # DTB write accesses
system.cpu41.itb.write_hits                         0                       # DTB write hits
system.cpu41.itb.write_misses                       0                       # DTB write misses
system.cpu41.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu41.kern.inst.quiesce                   1852                       # number of quiesce instructions executed
system.cpu41.not_idle_fraction               0.043932                       # Percentage of non-idle cycles
system.cpu41.numCycles                     1218273598                       # number of cpu cycles simulated
system.cpu41.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu41.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu41.num_busy_cycles             53521434.848846                       # Number of busy cycles
system.cpu41.num_cc_register_reads           13472056                       # number of times the CC registers were read
system.cpu41.num_cc_register_writes          11625774                       # number of times the CC registers were written
system.cpu41.num_conditional_control_insts      7513182                       # number of instructions that are conditional controls
system.cpu41.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu41.num_fp_insts                           0                       # number of float instructions
system.cpu41.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu41.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu41.num_func_calls                   2834526                       # number of times a function call or return occured
system.cpu41.num_idle_cycles             1164752163.151154                       # Number of idle cycles
system.cpu41.num_int_alu_accesses            51317732                       # Number of integer alu accesses
system.cpu41.num_int_insts                   51317732                       # number of integer instructions
system.cpu41.num_int_register_reads          68746729                       # number of times the integer registers were read
system.cpu41.num_int_register_writes         40465069                       # number of times the integer registers were written
system.cpu41.num_load_insts                  10013823                       # Number of load instructions
system.cpu41.num_mem_refs                    17959316                       # number of memory refs
system.cpu41.num_store_insts                  7945493                       # Number of store instructions
system.cpu41.num_vec_alu_accesses              141225                       # Number of vector alu accesses
system.cpu41.num_vec_insts                     141225                       # number of vector instructions
system.cpu41.num_vec_register_reads            125196                       # number of times the vector registers were read
system.cpu41.num_vec_register_writes            21177                       # number of times the vector registers were written
system.cpu41.op_class::No_OpClass               22677      0.04%      0.04% # Class of executed instruction
system.cpu41.op_class::IntAlu                37901970     67.69%     67.73% # Class of executed instruction
system.cpu41.op_class::IntMult                  75487      0.13%     67.86% # Class of executed instruction
system.cpu41.op_class::IntDiv                   15697      0.03%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatAdd                     0      0.00%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatCmp                     0      0.00%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatCvt                     0      0.00%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatMult                    0      0.00%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatMultAcc                 0      0.00%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatDiv                     0      0.00%     67.89% # Class of executed instruction
system.cpu41.op_class::FloatMisc                19015      0.03%     67.93% # Class of executed instruction
system.cpu41.op_class::FloatSqrt                    0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdAdd                      0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdAddAcc                   0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdAlu                      0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdCmp                      0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdCvt                      0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdMisc                     0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdMult                     0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdMultAcc                  0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdShift                    0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdShiftAcc                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdDiv                      0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdSqrt                     0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatAdd                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatAlu                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatCmp                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatCvt                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatDiv                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatMisc                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatMult                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatMultAcc             0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatSqrt                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdReduceAdd                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdReduceAlu                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdReduceCmp                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatReduceAdd            0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdFloatReduceCmp            0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdAes                      0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdAesMix                   0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdSha1Hash                 0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdSha1Hash2                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdSha256Hash               0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdSha256Hash2              0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdShaSigma2                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdShaSigma3                0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::SimdPredAlu                  0      0.00%     67.93% # Class of executed instruction
system.cpu41.op_class::MemRead               10013823     17.88%     85.81% # Class of executed instruction
system.cpu41.op_class::MemWrite               7945493     14.19%    100.00% # Class of executed instruction
system.cpu41.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::total                 55994162                       # Class of executed instruction
system.cpu42.Branches                         4323488                       # Number of branches fetched
system.cpu42.committedInsts                  19259115                       # Number of instructions committed
system.cpu42.committedOps                    22752728                       # Number of ops (including micro ops) committed
system.cpu42.dtb.accesses                     7536950                       # DTB accesses
system.cpu42.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu42.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.hits                         7522861                       # DTB hits
system.cpu42.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu42.dtb.inst_hits                          0                       # ITB inst hits
system.cpu42.dtb.inst_misses                        0                       # ITB inst misses
system.cpu42.dtb.misses                         14089                       # DTB misses
system.cpu42.dtb.perms_faults                      89                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.prefetch_faults                 1842                       # Number of TLB faults due to prefetch
system.cpu42.dtb.read_accesses                4429623                       # DTB read accesses
system.cpu42.dtb.read_hits                    4416617                       # DTB read hits
system.cpu42.dtb.read_misses                    13006                       # DTB read misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.dtb.walker.walkPageSizes::4K        13520     97.20%     97.20% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::2M          223      1.60%     98.80% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::1G          167      1.20%    100.00% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::total        13910                       # Table walker page sizes translated
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Data        14089                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::total        14089                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Data        13910                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::total        13910                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin::total        27999                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkWaitTime::samples        14089                       # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walkWaitTime::0         14089    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walkWaitTime::total        14089                       # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walks                   14089                       # Table walker walks requested
system.cpu42.dtb.walker.walksLong               14089                       # Table walker walks initiated with long descriptors
system.cpu42.dtb.walker.walksPending::samples    360072976                       # Table walker pending requests distribution
system.cpu42.dtb.walker.walksPending::0     360072976    100.00%    100.00% # Table walker pending requests distribution
system.cpu42.dtb.walker.walksPending::total    360072976                       # Table walker pending requests distribution
system.cpu42.dtb.write_accesses               3107327                       # DTB write accesses
system.cpu42.dtb.write_hits                   3106244                       # DTB write hits
system.cpu42.dtb.write_misses                    1083                       # DTB write misses
system.cpu42.idle_fraction                   0.982148                       # Percentage of idle cycles
system.cpu42.itb.accesses                    19259298                       # DTB accesses
system.cpu42.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu42.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu42.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu42.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu42.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.hits                        19223654                       # DTB hits
system.cpu42.itb.inst_accesses               19259298                       # ITB inst accesses
system.cpu42.itb.inst_hits                   19223654                       # ITB inst hits
system.cpu42.itb.inst_misses                    35644                       # ITB inst misses
system.cpu42.itb.misses                         35644                       # DTB misses
system.cpu42.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu42.itb.read_accesses                      0                       # DTB read accesses
system.cpu42.itb.read_hits                          0                       # DTB read hits
system.cpu42.itb.read_misses                        0                       # DTB read misses
system.cpu42.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.itb.walker.walkPageSizes::4K        35340     99.23%     99.23% # Table walker page sizes translated
system.cpu42.itb.walker.walkPageSizes::2M          274      0.77%    100.00% # Table walker page sizes translated
system.cpu42.itb.walker.walkPageSizes::total        35614                       # Table walker page sizes translated
system.cpu42.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::Inst        35644                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::total        35644                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Inst        35614                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::total        35614                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin::total        71258                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkWaitTime::samples        35644                       # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walkWaitTime::0         35644    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walkWaitTime::total        35644                       # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walks                   35644                       # Table walker walks requested
system.cpu42.itb.walker.walksLong               35644                       # Table walker walks initiated with long descriptors
system.cpu42.itb.walker.walksPending::samples    360045196                       # Table walker pending requests distribution
system.cpu42.itb.walker.walksPending::0     360045196    100.00%    100.00% # Table walker pending requests distribution
system.cpu42.itb.walker.walksPending::total    360045196                       # Table walker pending requests distribution
system.cpu42.itb.write_accesses                     0                       # DTB write accesses
system.cpu42.itb.write_hits                         0                       # DTB write hits
system.cpu42.itb.write_misses                       0                       # DTB write misses
system.cpu42.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu42.kern.inst.quiesce                   1684                       # number of quiesce instructions executed
system.cpu42.not_idle_fraction               0.017852                       # Percentage of non-idle cycles
system.cpu42.numCycles                     1212519707                       # number of cpu cycles simulated
system.cpu42.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu42.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu42.num_busy_cycles             21646028.280271                       # Number of busy cycles
system.cpu42.num_cc_register_reads            5320512                       # number of times the CC registers were read
system.cpu42.num_cc_register_writes           3867663                       # number of times the CC registers were written
system.cpu42.num_conditional_control_insts      2809662                       # number of instructions that are conditional controls
system.cpu42.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu42.num_fp_insts                           0                       # number of float instructions
system.cpu42.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu42.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu42.num_func_calls                   1332261                       # number of times a function call or return occured
system.cpu42.num_idle_cycles             1190873678.719729                       # Number of idle cycles
system.cpu42.num_int_alu_accesses            20881310                       # Number of integer alu accesses
system.cpu42.num_int_insts                   20881310                       # number of integer instructions
system.cpu42.num_int_register_reads          27635200                       # number of times the integer registers were read
system.cpu42.num_int_register_writes         16477923                       # number of times the integer registers were written
system.cpu42.num_load_insts                   4422865                       # Number of load instructions
system.cpu42.num_mem_refs                     7529889                       # number of memory refs
system.cpu42.num_store_insts                  3107024                       # Number of store instructions
system.cpu42.num_vec_alu_accesses               29694                       # Number of vector alu accesses
system.cpu42.num_vec_insts                      29694                       # number of vector instructions
system.cpu42.num_vec_register_reads             26740                       # number of times the vector registers were read
system.cpu42.num_vec_register_writes             3534                       # number of times the vector registers were written
system.cpu42.op_class::No_OpClass                4358      0.02%      0.02% # Class of executed instruction
system.cpu42.op_class::IntAlu                15160683     66.63%     66.65% # Class of executed instruction
system.cpu42.op_class::IntMult                  47238      0.21%     66.86% # Class of executed instruction
system.cpu42.op_class::IntDiv                    9119      0.04%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatAdd                     0      0.00%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatCmp                     0      0.00%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatCvt                     0      0.00%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatMult                    0      0.00%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatMultAcc                 0      0.00%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatDiv                     0      0.00%     66.90% # Class of executed instruction
system.cpu42.op_class::FloatMisc                 2746      0.01%     66.91% # Class of executed instruction
system.cpu42.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu42.op_class::MemRead                4422865     19.44%     86.35% # Class of executed instruction
system.cpu42.op_class::MemWrite               3107024     13.65%    100.00% # Class of executed instruction
system.cpu42.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::total                 22754033                       # Class of executed instruction
system.cpu43.Branches                         4369442                       # Number of branches fetched
system.cpu43.committedInsts                  19246062                       # Number of instructions committed
system.cpu43.committedOps                    22781580                       # Number of ops (including micro ops) committed
system.cpu43.dtb.accesses                     7571998                       # DTB accesses
system.cpu43.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.flush_entries                    995                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu43.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.hits                         7559236                       # DTB hits
system.cpu43.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu43.dtb.inst_hits                          0                       # ITB inst hits
system.cpu43.dtb.inst_misses                        0                       # ITB inst misses
system.cpu43.dtb.misses                         12762                       # DTB misses
system.cpu43.dtb.perms_faults                     160                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.prefetch_faults                 2162                       # Number of TLB faults due to prefetch
system.cpu43.dtb.read_accesses                4415055                       # DTB read accesses
system.cpu43.dtb.read_hits                    4403512                       # DTB read hits
system.cpu43.dtb.read_misses                    11543                       # DTB read misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.dtb.walker.walkPageSizes::4K        12205     97.52%     97.52% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::2M          207      1.65%     99.18% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::1G          103      0.82%    100.00% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::total        12515                       # Table walker page sizes translated
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Data        12762                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::total        12762                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Data        12515                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::total        12515                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin::total        25277                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkWaitTime::samples        12762                       # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walkWaitTime::0         12762    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walkWaitTime::total        12762                       # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walks                   12762                       # Table walker walks requested
system.cpu43.dtb.walker.walksLong               12762                       # Table walker walks initiated with long descriptors
system.cpu43.dtb.walker.walksPending::samples  -1745318584                       # Table walker pending requests distribution
system.cpu43.dtb.walker.walksPending::0   -1745318584    100.00%    100.00% # Table walker pending requests distribution
system.cpu43.dtb.walker.walksPending::total  -1745318584                       # Table walker pending requests distribution
system.cpu43.dtb.write_accesses               3156943                       # DTB write accesses
system.cpu43.dtb.write_hits                   3155724                       # DTB write hits
system.cpu43.dtb.write_misses                    1219                       # DTB write misses
system.cpu43.idle_fraction                   0.982125                       # Percentage of idle cycles
system.cpu43.itb.accesses                    19246584                       # DTB accesses
system.cpu43.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.flush_entries                    777                       # Number of entries that have been flushed from TLB
system.cpu43.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu43.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu43.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu43.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.hits                        19212841                       # DTB hits
system.cpu43.itb.inst_accesses               19246584                       # ITB inst accesses
system.cpu43.itb.inst_hits                   19212841                       # ITB inst hits
system.cpu43.itb.inst_misses                    33743                       # ITB inst misses
system.cpu43.itb.misses                         33743                       # DTB misses
system.cpu43.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu43.itb.read_accesses                      0                       # DTB read accesses
system.cpu43.itb.read_hits                          0                       # DTB read hits
system.cpu43.itb.read_misses                        0                       # DTB read misses
system.cpu43.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.itb.walker.walkPageSizes::4K        33446     99.28%     99.28% # Table walker page sizes translated
system.cpu43.itb.walker.walkPageSizes::2M          241      0.72%    100.00% # Table walker page sizes translated
system.cpu43.itb.walker.walkPageSizes::total        33687                       # Table walker page sizes translated
system.cpu43.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::Inst        33743                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::total        33743                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Inst        33687                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::total        33687                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin::total        67430                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkWaitTime::samples        33743                       # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walkWaitTime::0         33743    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walkWaitTime::total        33743                       # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walks                   33743                       # Table walker walks requested
system.cpu43.itb.walker.walksLong               33743                       # Table walker walks initiated with long descriptors
system.cpu43.itb.walker.walksPending::samples  -1745346364                       # Table walker pending requests distribution
system.cpu43.itb.walker.walksPending::0   -1745346364    100.00%    100.00% # Table walker pending requests distribution
system.cpu43.itb.walker.walksPending::total  -1745346364                       # Table walker pending requests distribution
system.cpu43.itb.write_accesses                     0                       # DTB write accesses
system.cpu43.itb.write_hits                         0                       # DTB write hits
system.cpu43.itb.write_misses                       0                       # DTB write misses
system.cpu43.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu43.kern.inst.quiesce                   1695                       # number of quiesce instructions executed
system.cpu43.not_idle_fraction               0.017875                       # Percentage of non-idle cycles
system.cpu43.numCycles                     1202430352                       # number of cpu cycles simulated
system.cpu43.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu43.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu43.num_busy_cycles             21493393.398484                       # Number of busy cycles
system.cpu43.num_cc_register_reads            5358939                       # number of times the CC registers were read
system.cpu43.num_cc_register_writes           3894498                       # number of times the CC registers were written
system.cpu43.num_conditional_control_insts      2865807                       # number of instructions that are conditional controls
system.cpu43.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu43.num_fp_insts                           0                       # number of float instructions
system.cpu43.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu43.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu43.num_func_calls                   1296340                       # number of times a function call or return occured
system.cpu43.num_idle_cycles             1180936958.601516                       # Number of idle cycles
system.cpu43.num_int_alu_accesses            20894978                       # Number of integer alu accesses
system.cpu43.num_int_insts                   20894978                       # number of integer instructions
system.cpu43.num_int_register_reads          27541340                       # number of times the integer registers were read
system.cpu43.num_int_register_writes         16427529                       # number of times the integer registers were written
system.cpu43.num_load_insts                   4408475                       # Number of load instructions
system.cpu43.num_mem_refs                     7564992                       # number of memory refs
system.cpu43.num_store_insts                  3156517                       # Number of store instructions
system.cpu43.num_vec_alu_accesses               33495                       # Number of vector alu accesses
system.cpu43.num_vec_insts                      33495                       # number of vector instructions
system.cpu43.num_vec_register_reads             29691                       # number of times the vector registers were read
system.cpu43.num_vec_register_writes             4544                       # number of times the vector registers were written
system.cpu43.op_class::No_OpClass                5608      0.02%      0.02% # Class of executed instruction
system.cpu43.op_class::IntAlu                15160094     66.54%     66.57% # Class of executed instruction
system.cpu43.op_class::IntMult                  40970      0.18%     66.75% # Class of executed instruction
system.cpu43.op_class::IntDiv                    8081      0.04%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatAdd                     0      0.00%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatCmp                     0      0.00%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatCvt                     0      0.00%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatMult                    0      0.00%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatMultAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatDiv                     0      0.00%     66.78% # Class of executed instruction
system.cpu43.op_class::FloatMisc                 3463      0.02%     66.80% # Class of executed instruction
system.cpu43.op_class::FloatSqrt                    0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdAdd                      0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdAddAcc                   0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdAlu                      0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdCmp                      0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdCvt                      0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdMisc                     0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdMult                     0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdMultAcc                  0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdShift                    0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdShiftAcc                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdDiv                      0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdSqrt                     0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatAdd                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatAlu                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatCmp                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatCvt                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatDiv                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatMisc                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatMult                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatMultAcc             0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatSqrt                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdReduceAdd                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdReduceAlu                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdReduceCmp                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdAes                      0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdAesMix                   0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdSha1Hash                 0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdSha1Hash2                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdSha256Hash               0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdSha256Hash2              0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdShaSigma2                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdShaSigma3                0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::SimdPredAlu                  0      0.00%     66.80% # Class of executed instruction
system.cpu43.op_class::MemRead                4408475     19.35%     86.15% # Class of executed instruction
system.cpu43.op_class::MemWrite               3156517     13.85%    100.00% # Class of executed instruction
system.cpu43.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::total                 22783208                       # Class of executed instruction
system.cpu44.Branches                         4937970                       # Number of branches fetched
system.cpu44.committedInsts                  21164611                       # Number of instructions committed
system.cpu44.committedOps                    25027350                       # Number of ops (including micro ops) committed
system.cpu44.dtb.accesses                     8236068                       # DTB accesses
system.cpu44.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.flush_entries                    475                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu44.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.hits                         8223148                       # DTB hits
system.cpu44.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu44.dtb.inst_hits                          0                       # ITB inst hits
system.cpu44.dtb.inst_misses                        0                       # ITB inst misses
system.cpu44.dtb.misses                         12920                       # DTB misses
system.cpu44.dtb.perms_faults                      52                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.prefetch_faults                 2794                       # Number of TLB faults due to prefetch
system.cpu44.dtb.read_accesses                4734820                       # DTB read accesses
system.cpu44.dtb.read_hits                    4723292                       # DTB read hits
system.cpu44.dtb.read_misses                    11528                       # DTB read misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.dtb.walker.walkPageSizes::4K        12555     98.95%     98.95% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::2M          121      0.95%     99.91% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::1G           12      0.09%    100.00% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::total        12688                       # Table walker page sizes translated
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Data        12920                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::total        12920                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Data        12688                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::total        12688                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin::total        25608                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkWaitTime::samples        12920                       # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walkWaitTime::0         12920    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walkWaitTime::total        12920                       # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walks                   12920                       # Table walker walks requested
system.cpu44.dtb.walker.walksLong               12920                       # Table walker walks initiated with long descriptors
system.cpu44.dtb.walker.walksPending::samples    445173892                       # Table walker pending requests distribution
system.cpu44.dtb.walker.walksPending::0     445173892    100.00%    100.00% # Table walker pending requests distribution
system.cpu44.dtb.walker.walksPending::total    445173892                       # Table walker pending requests distribution
system.cpu44.dtb.write_accesses               3501248                       # DTB write accesses
system.cpu44.dtb.write_hits                   3499856                       # DTB write hits
system.cpu44.dtb.write_misses                    1392                       # DTB write misses
system.cpu44.idle_fraction                   0.980363                       # Percentage of idle cycles
system.cpu44.itb.accesses                    21165651                       # DTB accesses
system.cpu44.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu44.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu44.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu44.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu44.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.hits                        21123922                       # DTB hits
system.cpu44.itb.inst_accesses               21165651                       # ITB inst accesses
system.cpu44.itb.inst_hits                   21123922                       # ITB inst hits
system.cpu44.itb.inst_misses                    41729                       # ITB inst misses
system.cpu44.itb.misses                         41729                       # DTB misses
system.cpu44.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu44.itb.read_accesses                      0                       # DTB read accesses
system.cpu44.itb.read_hits                          0                       # DTB read hits
system.cpu44.itb.read_misses                        0                       # DTB read misses
system.cpu44.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.itb.walker.walkPageSizes::4K        41429     99.37%     99.37% # Table walker page sizes translated
system.cpu44.itb.walker.walkPageSizes::2M          264      0.63%    100.00% # Table walker page sizes translated
system.cpu44.itb.walker.walkPageSizes::total        41693                       # Table walker page sizes translated
system.cpu44.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::Inst        41729                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::total        41729                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Inst        41693                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::total        41693                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin::total        83422                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkWaitTime::samples        41729                       # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walkWaitTime::0         41729    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walkWaitTime::total        41729                       # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walks                   41729                       # Table walker walks requested
system.cpu44.itb.walker.walksLong               41729                       # Table walker walks initiated with long descriptors
system.cpu44.itb.walker.walksPending::samples    445146112                       # Table walker pending requests distribution
system.cpu44.itb.walker.walksPending::0     445146112    100.00%    100.00% # Table walker pending requests distribution
system.cpu44.itb.walker.walksPending::total    445146112                       # Table walker pending requests distribution
system.cpu44.itb.write_accesses                     0                       # DTB write accesses
system.cpu44.itb.write_hits                         0                       # DTB write hits
system.cpu44.itb.write_misses                       0                       # DTB write misses
system.cpu44.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu44.kern.inst.quiesce                   1544                       # number of quiesce instructions executed
system.cpu44.not_idle_fraction               0.019637                       # Percentage of non-idle cycles
system.cpu44.numCycles                     1213948657                       # number of cpu cycles simulated
system.cpu44.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu44.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu44.num_busy_cycles             23838879.832853                       # Number of busy cycles
system.cpu44.num_cc_register_reads            5869831                       # number of times the CC registers were read
system.cpu44.num_cc_register_writes           4347195                       # number of times the CC registers were written
system.cpu44.num_conditional_control_insts      3221184                       # number of instructions that are conditional controls
system.cpu44.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu44.num_fp_insts                           0                       # number of float instructions
system.cpu44.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu44.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu44.num_func_calls                   1436324                       # number of times a function call or return occured
system.cpu44.num_idle_cycles             1190109777.167147                       # Number of idle cycles
system.cpu44.num_int_alu_accesses            22955813                       # Number of integer alu accesses
system.cpu44.num_int_insts                   22955813                       # number of integer instructions
system.cpu44.num_int_register_reads          30271644                       # number of times the integer registers were read
system.cpu44.num_int_register_writes         17957762                       # number of times the integer registers were written
system.cpu44.num_load_insts                   4728152                       # Number of load instructions
system.cpu44.num_mem_refs                     8228708                       # number of memory refs
system.cpu44.num_store_insts                  3500556                       # Number of store instructions
system.cpu44.num_vec_alu_accesses               49243                       # Number of vector alu accesses
system.cpu44.num_vec_insts                      49243                       # number of vector instructions
system.cpu44.num_vec_register_reads             43983                       # number of times the vector registers were read
system.cpu44.num_vec_register_writes             6644                       # number of times the vector registers were written
system.cpu44.op_class::No_OpClass                7632      0.03%      0.03% # Class of executed instruction
system.cpu44.op_class::IntAlu                16740483     66.88%     66.91% # Class of executed instruction
system.cpu44.op_class::IntMult                  39015      0.16%     67.07% # Class of executed instruction
system.cpu44.op_class::IntDiv                    7368      0.03%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu44.op_class::FloatMisc                 6320      0.03%     67.12% # Class of executed instruction
system.cpu44.op_class::FloatSqrt                    0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdAddAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdAlu                      0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdMisc                     0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdMultAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdShift                    0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdShiftAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatAdd                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatAlu                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatCmp                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatCvt                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatDiv                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatMisc                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatMult                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatMultAcc             0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatSqrt                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdReduceAdd                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdReduceAlu                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdReduceCmp                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdAes                      0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdAesMix                   0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdSha1Hash                 0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdSha1Hash2                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdSha256Hash               0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdSha256Hash2              0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdShaSigma2                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdShaSigma3                0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::SimdPredAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu44.op_class::MemRead                4728152     18.89%     86.01% # Class of executed instruction
system.cpu44.op_class::MemWrite               3500556     13.99%    100.00% # Class of executed instruction
system.cpu44.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::total                 25029526                       # Class of executed instruction
system.cpu45.Branches                         6098158                       # Number of branches fetched
system.cpu45.committedInsts                  26429179                       # Number of instructions committed
system.cpu45.committedOps                    31220490                       # Number of ops (including micro ops) committed
system.cpu45.dtb.accesses                    10276244                       # DTB accesses
system.cpu45.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.flush_entries                    813                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu45.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.hits                        10259014                       # DTB hits
system.cpu45.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu45.dtb.inst_hits                          0                       # ITB inst hits
system.cpu45.dtb.inst_misses                        0                       # ITB inst misses
system.cpu45.dtb.misses                         17230                       # DTB misses
system.cpu45.dtb.perms_faults                     105                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.prefetch_faults                 3638                       # Number of TLB faults due to prefetch
system.cpu45.dtb.read_accesses                5903696                       # DTB read accesses
system.cpu45.dtb.read_hits                    5888395                       # DTB read hits
system.cpu45.dtb.read_misses                    15301                       # DTB read misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.dtb.walker.walkPageSizes::4K        16653     98.87%     98.87% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::2M          168      1.00%     99.87% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::1G           22      0.13%    100.00% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::total        16843                       # Table walker page sizes translated
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Data        17230                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::total        17230                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Data        16843                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::total        16843                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin::total        34073                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkWaitTime::samples        17230                       # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walkWaitTime::0         17230    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walkWaitTime::total        17230                       # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walks                   17230                       # Table walker walks requested
system.cpu45.dtb.walker.walksLong               17230                       # Table walker walks initiated with long descriptors
system.cpu45.dtb.walker.walksPending::samples  -1662806764                       # Table walker pending requests distribution
system.cpu45.dtb.walker.walksPending::0   -1662806764    100.00%    100.00% # Table walker pending requests distribution
system.cpu45.dtb.walker.walksPending::total  -1662806764                       # Table walker pending requests distribution
system.cpu45.dtb.write_accesses               4372548                       # DTB write accesses
system.cpu45.dtb.write_hits                   4370619                       # DTB write hits
system.cpu45.dtb.write_misses                    1929                       # DTB write misses
system.cpu45.idle_fraction                   0.975503                       # Percentage of idle cycles
system.cpu45.itb.accesses                    26430961                       # DTB accesses
system.cpu45.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu45.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu45.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu45.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu45.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.hits                        26378583                       # DTB hits
system.cpu45.itb.inst_accesses               26430961                       # ITB inst accesses
system.cpu45.itb.inst_hits                   26378583                       # ITB inst hits
system.cpu45.itb.inst_misses                    52378                       # ITB inst misses
system.cpu45.itb.misses                         52378                       # DTB misses
system.cpu45.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu45.itb.read_accesses                      0                       # DTB read accesses
system.cpu45.itb.read_hits                          0                       # DTB read hits
system.cpu45.itb.read_misses                        0                       # DTB read misses
system.cpu45.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.itb.walker.walkPageSizes::4K        51967     99.38%     99.38% # Table walker page sizes translated
system.cpu45.itb.walker.walkPageSizes::2M          323      0.62%    100.00% # Table walker page sizes translated
system.cpu45.itb.walker.walkPageSizes::total        52290                       # Table walker page sizes translated
system.cpu45.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::Inst        52378                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::total        52378                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Inst        52290                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::total        52290                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin::total       104668                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkWaitTime::samples        52378                       # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walkWaitTime::0         52378    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walkWaitTime::total        52378                       # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walks                   52378                       # Table walker walks requested
system.cpu45.itb.walker.walksLong               52378                       # Table walker walks initiated with long descriptors
system.cpu45.itb.walker.walksPending::samples  -1662834544                       # Table walker pending requests distribution
system.cpu45.itb.walker.walksPending::0   -1662834544    100.00%    100.00% # Table walker pending requests distribution
system.cpu45.itb.walker.walksPending::total  -1662834544                       # Table walker pending requests distribution
system.cpu45.itb.write_accesses                     0                       # DTB write accesses
system.cpu45.itb.write_hits                         0                       # DTB write hits
system.cpu45.itb.write_misses                       0                       # DTB write misses
system.cpu45.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu45.kern.inst.quiesce                   1733                       # number of quiesce instructions executed
system.cpu45.not_idle_fraction               0.024497                       # Percentage of non-idle cycles
system.cpu45.numCycles                     1203176165                       # number of cpu cycles simulated
system.cpu45.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu45.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu45.num_busy_cycles             29474327.371338                       # Number of busy cycles
system.cpu45.num_cc_register_reads            7199761                       # number of times the CC registers were read
system.cpu45.num_cc_register_writes           5655036                       # number of times the CC registers were written
system.cpu45.num_conditional_control_insts      4007976                       # number of instructions that are conditional controls
system.cpu45.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu45.num_fp_insts                           0                       # number of float instructions
system.cpu45.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu45.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu45.num_func_calls                   1742047                       # number of times a function call or return occured
system.cpu45.num_idle_cycles             1173701837.628662                       # Number of idle cycles
system.cpu45.num_int_alu_accesses            28691811                       # Number of integer alu accesses
system.cpu45.num_int_insts                   28691811                       # number of integer instructions
system.cpu45.num_int_register_reads          37988532                       # number of times the integer registers were read
system.cpu45.num_int_register_writes         22525996                       # number of times the integer registers were written
system.cpu45.num_load_insts                   5894378                       # Number of load instructions
system.cpu45.num_mem_refs                    10266020                       # number of memory refs
system.cpu45.num_store_insts                  4371642                       # Number of store instructions
system.cpu45.num_vec_alu_accesses               60570                       # Number of vector alu accesses
system.cpu45.num_vec_insts                      60570                       # number of vector instructions
system.cpu45.num_vec_register_reads             53475                       # number of times the vector registers were read
system.cpu45.num_vec_register_writes             8699                       # number of times the vector registers were written
system.cpu45.op_class::No_OpClass                9945      0.03%      0.03% # Class of executed instruction
system.cpu45.op_class::IntAlu                20873971     66.85%     66.89% # Class of executed instruction
system.cpu45.op_class::IntMult                  55504      0.18%     67.06% # Class of executed instruction
system.cpu45.op_class::IntDiv                   10333      0.03%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu45.op_class::FloatMisc                 7593      0.02%     67.12% # Class of executed instruction
system.cpu45.op_class::FloatSqrt                    0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdAddAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdAlu                      0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdMisc                     0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdMultAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdShift                    0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdShiftAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatAdd                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatAlu                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatCmp                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatCvt                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatDiv                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatMisc                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatMult                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatMultAcc             0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatSqrt                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdReduceAdd                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdReduceAlu                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdReduceCmp                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdAes                      0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdAesMix                   0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdSha1Hash                 0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdSha1Hash2                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdSha256Hash               0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdSha256Hash2              0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdShaSigma2                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdShaSigma3                0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::SimdPredAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu45.op_class::MemRead                5894378     18.88%     86.00% # Class of executed instruction
system.cpu45.op_class::MemWrite               4371642     14.00%    100.00% # Class of executed instruction
system.cpu45.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::total                 31223366                       # Class of executed instruction
system.cpu46.Branches                         1892030                       # Number of branches fetched
system.cpu46.committedInsts                   8248246                       # Number of instructions committed
system.cpu46.committedOps                     9627389                       # Number of ops (including micro ops) committed
system.cpu46.dtb.accesses                     3168829                       # DTB accesses
system.cpu46.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.flush_entries                    337                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu46.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.hits                         3166636                       # DTB hits
system.cpu46.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu46.dtb.inst_hits                          0                       # ITB inst hits
system.cpu46.dtb.inst_misses                        0                       # ITB inst misses
system.cpu46.dtb.misses                          2193                       # DTB misses
system.cpu46.dtb.perms_faults                      65                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.prefetch_faults                  574                       # Number of TLB faults due to prefetch
system.cpu46.dtb.read_accesses                2015480                       # DTB read accesses
system.cpu46.dtb.read_hits                    2013634                       # DTB read hits
system.cpu46.dtb.read_misses                     1846                       # DTB read misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.dtb.walker.walkPageSizes::4K         1940     97.10%     97.10% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::2M           40      2.00%     99.10% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::1G           18      0.90%    100.00% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::total         1998                       # Table walker page sizes translated
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Data         2193                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::total         2193                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Data         1998                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::total         1998                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin::total         4191                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkWaitTime::samples         2193                       # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walkWaitTime::0          2193    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walkWaitTime::total         2193                       # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walks                    2193                       # Table walker walks requested
system.cpu46.dtb.walker.walksLong                2193                       # Table walker walks initiated with long descriptors
system.cpu46.dtb.walker.walksPending::samples    524391004                       # Table walker pending requests distribution
system.cpu46.dtb.walker.walksPending::0     524391004    100.00%    100.00% # Table walker pending requests distribution
system.cpu46.dtb.walker.walksPending::total    524391004                       # Table walker pending requests distribution
system.cpu46.dtb.write_accesses               1153349                       # DTB write accesses
system.cpu46.dtb.write_hits                   1153002                       # DTB write hits
system.cpu46.dtb.write_misses                     347                       # DTB write misses
system.cpu46.idle_fraction                   0.992447                       # Percentage of idle cycles
system.cpu46.itb.accesses                     8247586                       # DTB accesses
system.cpu46.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu46.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu46.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu46.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu46.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.hits                         8240246                       # DTB hits
system.cpu46.itb.inst_accesses                8247586                       # ITB inst accesses
system.cpu46.itb.inst_hits                    8240246                       # ITB inst hits
system.cpu46.itb.inst_misses                     7340                       # ITB inst misses
system.cpu46.itb.misses                          7340                       # DTB misses
system.cpu46.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu46.itb.read_accesses                      0                       # DTB read accesses
system.cpu46.itb.read_hits                          0                       # DTB read hits
system.cpu46.itb.read_misses                        0                       # DTB read misses
system.cpu46.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.itb.walker.walkPageSizes::4K         7215     99.35%     99.35% # Table walker page sizes translated
system.cpu46.itb.walker.walkPageSizes::2M           47      0.65%    100.00% # Table walker page sizes translated
system.cpu46.itb.walker.walkPageSizes::total         7262                       # Table walker page sizes translated
system.cpu46.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::Inst         7340                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::total         7340                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Inst         7262                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::total         7262                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin::total        14602                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkWaitTime::samples         7340                       # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walkWaitTime::0          7340    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walkWaitTime::total         7340                       # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walks                    7340                       # Table walker walks requested
system.cpu46.itb.walker.walksLong                7340                       # Table walker walks initiated with long descriptors
system.cpu46.itb.walker.walksPending::samples    524363224                       # Table walker pending requests distribution
system.cpu46.itb.walker.walksPending::0     524363224    100.00%    100.00% # Table walker pending requests distribution
system.cpu46.itb.walker.walksPending::total    524363224                       # Table walker pending requests distribution
system.cpu46.itb.write_accesses                     0                       # DTB write accesses
system.cpu46.itb.write_hits                         0                       # DTB write hits
system.cpu46.itb.write_misses                       0                       # DTB write misses
system.cpu46.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu46.kern.inst.quiesce                   1313                       # number of quiesce instructions executed
system.cpu46.not_idle_fraction               0.007553                       # Percentage of non-idle cycles
system.cpu46.numCycles                     1182432121                       # number of cpu cycles simulated
system.cpu46.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu46.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu46.num_busy_cycles             8931462.936989                       # Number of busy cycles
system.cpu46.num_cc_register_reads            2870528                       # number of times the CC registers were read
system.cpu46.num_cc_register_writes           1517961                       # number of times the CC registers were written
system.cpu46.num_conditional_control_insts      1311696                       # number of instructions that are conditional controls
system.cpu46.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu46.num_fp_insts                           0                       # number of float instructions
system.cpu46.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu46.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu46.num_func_calls                    523613                       # number of times a function call or return occured
system.cpu46.num_idle_cycles             1173500658.063011                       # Number of idle cycles
system.cpu46.num_int_alu_accesses             8644999                       # Number of integer alu accesses
system.cpu46.num_int_insts                    8644999                       # number of integer instructions
system.cpu46.num_int_register_reads          11243993                       # number of times the integer registers were read
system.cpu46.num_int_register_writes          6761820                       # number of times the integer registers were written
system.cpu46.num_load_insts                   2012668                       # Number of load instructions
system.cpu46.num_mem_refs                     3165921                       # number of memory refs
system.cpu46.num_store_insts                  1153253                       # Number of store instructions
system.cpu46.num_vec_alu_accesses                4384                       # Number of vector alu accesses
system.cpu46.num_vec_insts                       4384                       # number of vector instructions
system.cpu46.num_vec_register_reads              3048                       # number of times the vector registers were read
system.cpu46.num_vec_register_writes             1336                       # number of times the vector registers were written
system.cpu46.op_class::No_OpClass                1046      0.01%      0.01% # Class of executed instruction
system.cpu46.op_class::IntAlu                 6437070     66.86%     66.87% # Class of executed instruction
system.cpu46.op_class::IntMult                  20451      0.21%     67.08% # Class of executed instruction
system.cpu46.op_class::IntDiv                    3355      0.03%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatAdd                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatCmp                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatCvt                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatMult                    0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatMultAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatDiv                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatMisc                    0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::FloatSqrt                    0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdAddAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdAlu                      0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdMisc                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdMultAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdShift                    0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdShiftAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatAdd                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatAlu                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatCmp                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatCvt                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatDiv                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatMisc                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatMult                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatMultAcc             0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatSqrt                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdReduceAdd                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdReduceAlu                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdReduceCmp                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdAes                      0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdAesMix                   0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdSha1Hash                 0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdSha1Hash2                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdSha256Hash               0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdSha256Hash2              0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdShaSigma2                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdShaSigma3                0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::SimdPredAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu46.op_class::MemRead                2012668     20.90%     88.02% # Class of executed instruction
system.cpu46.op_class::MemWrite               1153253     11.98%    100.00% # Class of executed instruction
system.cpu46.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::total                  9627843                       # Class of executed instruction
system.cpu47.Branches                         7231590                       # Number of branches fetched
system.cpu47.committedInsts                  31482850                       # Number of instructions committed
system.cpu47.committedOps                    37170346                       # Number of ops (including micro ops) committed
system.cpu47.dtb.accesses                    12300119                       # DTB accesses
system.cpu47.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.flush_entries                    657                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu47.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.hits                        12284004                       # DTB hits
system.cpu47.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu47.dtb.inst_hits                          0                       # ITB inst hits
system.cpu47.dtb.inst_misses                        0                       # ITB inst misses
system.cpu47.dtb.misses                         16115                       # DTB misses
system.cpu47.dtb.perms_faults                     142                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.prefetch_faults                 3981                       # Number of TLB faults due to prefetch
system.cpu47.dtb.read_accesses                7104685                       # DTB read accesses
system.cpu47.dtb.read_hits                    7090258                       # DTB read hits
system.cpu47.dtb.read_misses                    14427                       # DTB read misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.dtb.walker.walkPageSizes::4K        15398     98.49%     98.49% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::2M          217      1.39%     99.88% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::1G           19      0.12%    100.00% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::total        15634                       # Table walker page sizes translated
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Data        16115                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::total        16115                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Data        15634                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::total        15634                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin::total        31749                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkWaitTime::samples        16115                       # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walkWaitTime::0         16115    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walkWaitTime::total        16115                       # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walks                   16115                       # Table walker walks requested
system.cpu47.dtb.walker.walksLong               16115                       # Table walker walks initiated with long descriptors
system.cpu47.dtb.walker.walksPending::samples  -1580661640                       # Table walker pending requests distribution
system.cpu47.dtb.walker.walksPending::0   -1580661640    100.00%    100.00% # Table walker pending requests distribution
system.cpu47.dtb.walker.walksPending::total  -1580661640                       # Table walker pending requests distribution
system.cpu47.dtb.write_accesses               5195434                       # DTB write accesses
system.cpu47.dtb.write_hits                   5193746                       # DTB write hits
system.cpu47.dtb.write_misses                    1688                       # DTB write misses
system.cpu47.idle_fraction                   0.970834                       # Percentage of idle cycles
system.cpu47.itb.accesses                    31485012                       # DTB accesses
system.cpu47.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu47.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu47.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu47.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu47.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.hits                        31422701                       # DTB hits
system.cpu47.itb.inst_accesses               31485012                       # ITB inst accesses
system.cpu47.itb.inst_hits                   31422701                       # ITB inst hits
system.cpu47.itb.inst_misses                    62311                       # ITB inst misses
system.cpu47.itb.misses                         62311                       # DTB misses
system.cpu47.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu47.itb.read_accesses                      0                       # DTB read accesses
system.cpu47.itb.read_hits                          0                       # DTB read hits
system.cpu47.itb.read_misses                        0                       # DTB read misses
system.cpu47.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.itb.walker.walkPageSizes::4K        61800     99.38%     99.38% # Table walker page sizes translated
system.cpu47.itb.walker.walkPageSizes::2M          388      0.62%    100.00% # Table walker page sizes translated
system.cpu47.itb.walker.walkPageSizes::total        62188                       # Table walker page sizes translated
system.cpu47.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::Inst        62311                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::total        62311                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Inst        62188                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::total        62188                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin::total       124499                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkWaitTime::samples        62311                       # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walkWaitTime::0         62311    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walkWaitTime::total        62311                       # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walks                   62311                       # Table walker walks requested
system.cpu47.itb.walker.walksLong               62311                       # Table walker walks initiated with long descriptors
system.cpu47.itb.walker.walksPending::samples  -1580689420                       # Table walker pending requests distribution
system.cpu47.itb.walker.walksPending::0   -1580689420    100.00%    100.00% # Table walker pending requests distribution
system.cpu47.itb.walker.walksPending::total  -1580689420                       # Table walker pending requests distribution
system.cpu47.itb.write_accesses                     0                       # DTB write accesses
system.cpu47.itb.write_hits                         0                       # DTB write hits
system.cpu47.itb.write_misses                       0                       # DTB write misses
system.cpu47.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu47.kern.inst.quiesce                   1920                       # number of quiesce instructions executed
system.cpu47.not_idle_fraction               0.029166                       # Percentage of non-idle cycles
system.cpu47.numCycles                     1211073621                       # number of cpu cycles simulated
system.cpu47.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu47.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu47.num_busy_cycles             35321660.468543                       # Number of busy cycles
system.cpu47.num_cc_register_reads            8519252                       # number of times the CC registers were read
system.cpu47.num_cc_register_writes           6960192                       # number of times the CC registers were written
system.cpu47.num_conditional_control_insts      4694884                       # number of instructions that are conditional controls
system.cpu47.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu47.num_fp_insts                           0                       # number of float instructions
system.cpu47.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu47.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu47.num_func_calls                   2124604                       # number of times a function call or return occured
system.cpu47.num_idle_cycles             1175751960.531457                       # Number of idle cycles
system.cpu47.num_int_alu_accesses            34210538                       # Number of integer alu accesses
system.cpu47.num_int_insts                   34210538                       # number of integer instructions
system.cpu47.num_int_register_reads          45190691                       # number of times the integer registers were read
system.cpu47.num_int_register_writes         26922576                       # number of times the integer registers were written
system.cpu47.num_load_insts                   7091375                       # Number of load instructions
system.cpu47.num_mem_refs                    12285882                       # number of memory refs
system.cpu47.num_store_insts                  5194507                       # Number of store instructions
system.cpu47.num_vec_alu_accesses               60175                       # Number of vector alu accesses
system.cpu47.num_vec_insts                      60175                       # number of vector instructions
system.cpu47.num_vec_register_reads             53750                       # number of times the vector registers were read
system.cpu47.num_vec_register_writes             7721                       # number of times the vector registers were written
system.cpu47.op_class::No_OpClass               11063      0.03%      0.03% # Class of executed instruction
system.cpu47.op_class::IntAlu                24789003     66.68%     66.71% # Class of executed instruction
system.cpu47.op_class::IntMult                  66403      0.18%     66.89% # Class of executed instruction
system.cpu47.op_class::IntDiv                   15364      0.04%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatAdd                     0      0.00%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatCmp                     0      0.00%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatCvt                     0      0.00%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatMult                    0      0.00%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatMultAcc                 0      0.00%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatDiv                     0      0.00%     66.93% # Class of executed instruction
system.cpu47.op_class::FloatMisc                 5872      0.02%     66.95% # Class of executed instruction
system.cpu47.op_class::FloatSqrt                    0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdAdd                      0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdAddAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdAlu                      0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdCmp                      0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdCvt                      0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdMisc                     0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdMult                     0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdMultAcc                  0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdShift                    0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdShiftAcc                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdDiv                      0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdSqrt                     0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatAdd                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatAlu                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatCmp                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatCvt                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatDiv                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatMisc                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatMult                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatMultAcc             0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatSqrt                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdReduceAdd                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdReduceAlu                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdReduceCmp                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatReduceAdd            0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdFloatReduceCmp            0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdAes                      0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdAesMix                   0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdSha1Hash                 0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdSha1Hash2                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdSha256Hash               0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdSha256Hash2              0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdShaSigma2                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdShaSigma3                0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::SimdPredAlu                  0      0.00%     66.95% # Class of executed instruction
system.cpu47.op_class::MemRead                7091375     19.08%     86.03% # Class of executed instruction
system.cpu47.op_class::MemWrite               5194507     13.97%    100.00% # Class of executed instruction
system.cpu47.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::total                 37173587                       # Class of executed instruction
system.cpu48.Branches                         3045218                       # Number of branches fetched
system.cpu48.committedInsts                  13697538                       # Number of instructions committed
system.cpu48.committedOps                    16165129                       # Number of ops (including micro ops) committed
system.cpu48.dtb.accesses                     5363136                       # DTB accesses
system.cpu48.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.flush_entries                    621                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu48.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.hits                         5357461                       # DTB hits
system.cpu48.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu48.dtb.inst_hits                          0                       # ITB inst hits
system.cpu48.dtb.inst_misses                        0                       # ITB inst misses
system.cpu48.dtb.misses                          5675                       # DTB misses
system.cpu48.dtb.perms_faults                     108                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.prefetch_faults                 1189                       # Number of TLB faults due to prefetch
system.cpu48.dtb.read_accesses                3074629                       # DTB read accesses
system.cpu48.dtb.read_hits                    3069757                       # DTB read hits
system.cpu48.dtb.read_misses                     4872                       # DTB read misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.dtb.walker.walkPageSizes::4K         5257     98.13%     98.13% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::2M           72      1.34%     99.48% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::1G           28      0.52%    100.00% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::total         5357                       # Table walker page sizes translated
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Data         5675                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::total         5675                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Data         5357                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::total         5357                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin::total        11032                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkWaitTime::samples         5675                       # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walkWaitTime::0          5675    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walkWaitTime::total         5675                       # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walks                    5675                       # Table walker walks requested
system.cpu48.dtb.walker.walksLong                5675                       # Table walker walks initiated with long descriptors
system.cpu48.dtb.walker.walksPending::samples    606291664                       # Table walker pending requests distribution
system.cpu48.dtb.walker.walksPending::0     606291664    100.00%    100.00% # Table walker pending requests distribution
system.cpu48.dtb.walker.walksPending::total    606291664                       # Table walker pending requests distribution
system.cpu48.dtb.write_accesses               2288507                       # DTB write accesses
system.cpu48.dtb.write_hits                   2287704                       # DTB write hits
system.cpu48.dtb.write_misses                     803                       # DTB write misses
system.cpu48.idle_fraction                   0.987317                       # Percentage of idle cycles
system.cpu48.itb.accesses                    13697332                       # DTB accesses
system.cpu48.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu48.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu48.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu48.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu48.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.hits                        13681719                       # DTB hits
system.cpu48.itb.inst_accesses               13697332                       # ITB inst accesses
system.cpu48.itb.inst_hits                   13681719                       # ITB inst hits
system.cpu48.itb.inst_misses                    15613                       # ITB inst misses
system.cpu48.itb.misses                         15613                       # DTB misses
system.cpu48.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu48.itb.read_accesses                      0                       # DTB read accesses
system.cpu48.itb.read_hits                          0                       # DTB read hits
system.cpu48.itb.read_misses                        0                       # DTB read misses
system.cpu48.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.itb.walker.walkPageSizes::4K        15462     99.36%     99.36% # Table walker page sizes translated
system.cpu48.itb.walker.walkPageSizes::2M           99      0.64%    100.00% # Table walker page sizes translated
system.cpu48.itb.walker.walkPageSizes::total        15561                       # Table walker page sizes translated
system.cpu48.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::Inst        15613                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::total        15613                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Inst        15561                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::total        15561                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin::total        31174                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkWaitTime::samples        15613                       # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walkWaitTime::0         15613    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walkWaitTime::total        15613                       # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walks                   15613                       # Table walker walks requested
system.cpu48.itb.walker.walksLong               15613                       # Table walker walks initiated with long descriptors
system.cpu48.itb.walker.walksPending::samples    606263884                       # Table walker pending requests distribution
system.cpu48.itb.walker.walksPending::0     606263884    100.00%    100.00% # Table walker pending requests distribution
system.cpu48.itb.walker.walksPending::total    606263884                       # Table walker pending requests distribution
system.cpu48.itb.write_accesses                     0                       # DTB write accesses
system.cpu48.itb.write_hits                         0                       # DTB write hits
system.cpu48.itb.write_misses                       0                       # DTB write misses
system.cpu48.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu48.kern.inst.quiesce                   1402                       # number of quiesce instructions executed
system.cpu48.not_idle_fraction               0.012683                       # Percentage of non-idle cycles
system.cpu48.numCycles                     1216832454                       # number of cpu cycles simulated
system.cpu48.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu48.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu48.num_busy_cycles             15433453.286524                       # Number of busy cycles
system.cpu48.num_cc_register_reads            4114735                       # number of times the CC registers were read
system.cpu48.num_cc_register_writes           2738553                       # number of times the CC registers were written
system.cpu48.num_conditional_control_insts      2065056                       # number of instructions that are conditional controls
system.cpu48.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu48.num_fp_insts                           0                       # number of float instructions
system.cpu48.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu48.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu48.num_func_calls                    845970                       # number of times a function call or return occured
system.cpu48.num_idle_cycles             1201399000.713476                       # Number of idle cycles
system.cpu48.num_int_alu_accesses            14742201                       # Number of integer alu accesses
system.cpu48.num_int_insts                   14742201                       # number of integer instructions
system.cpu48.num_int_register_reads          19508278                       # number of times the integer registers were read
system.cpu48.num_int_register_writes         11483202                       # number of times the integer registers were written
system.cpu48.num_load_insts                   3071339                       # Number of load instructions
system.cpu48.num_mem_refs                     5359575                       # number of memory refs
system.cpu48.num_store_insts                  2288236                       # Number of store instructions
system.cpu48.num_vec_alu_accesses               11750                       # Number of vector alu accesses
system.cpu48.num_vec_insts                      11750                       # number of vector instructions
system.cpu48.num_vec_register_reads             10328                       # number of times the vector registers were read
system.cpu48.num_vec_register_writes             1606                       # number of times the vector registers were written
system.cpu48.op_class::No_OpClass                2063      0.01%      0.01% # Class of executed instruction
system.cpu48.op_class::IntAlu                10778027     66.67%     66.68% # Class of executed instruction
system.cpu48.op_class::IntMult                  21207      0.13%     66.81% # Class of executed instruction
system.cpu48.op_class::IntDiv                    4678      0.03%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatAdd                     0      0.00%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatCmp                     0      0.00%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatCvt                     0      0.00%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatMult                    0      0.00%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatMultAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatDiv                     0      0.00%     66.84% # Class of executed instruction
system.cpu48.op_class::FloatMisc                  533      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::FloatSqrt                    0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdAdd                      0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdAddAcc                   0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdAlu                      0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdCmp                      0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdCvt                      0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdMisc                     0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdMult                     0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdMultAcc                  0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdShift                    0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdShiftAcc                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdDiv                      0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdSqrt                     0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatAdd                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatAlu                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatCmp                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatCvt                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatDiv                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatMisc                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatMult                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatMultAcc             0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatSqrt                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdReduceAdd                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdReduceAlu                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdReduceCmp                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatReduceAdd            0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdFloatReduceCmp            0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdAes                      0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdAesMix                   0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdSha1Hash                 0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdSha1Hash2                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdSha256Hash               0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdSha256Hash2              0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdShaSigma2                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdShaSigma3                0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::SimdPredAlu                  0      0.00%     66.85% # Class of executed instruction
system.cpu48.op_class::MemRead                3071339     19.00%     85.85% # Class of executed instruction
system.cpu48.op_class::MemWrite               2288236     14.15%    100.00% # Class of executed instruction
system.cpu48.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::total                 16166083                       # Class of executed instruction
system.cpu49.Branches                         1899498                       # Number of branches fetched
system.cpu49.committedInsts                   8294120                       # Number of instructions committed
system.cpu49.committedOps                     9763026                       # Number of ops (including micro ops) committed
system.cpu49.dtb.accesses                     3245436                       # DTB accesses
system.cpu49.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.flush_entries                    652                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu49.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.hits                         3243416                       # DTB hits
system.cpu49.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu49.dtb.inst_hits                          0                       # ITB inst hits
system.cpu49.dtb.inst_misses                        0                       # ITB inst misses
system.cpu49.dtb.misses                          2020                       # DTB misses
system.cpu49.dtb.perms_faults                      89                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.prefetch_faults                  561                       # Number of TLB faults due to prefetch
system.cpu49.dtb.read_accesses                2004839                       # DTB read accesses
system.cpu49.dtb.read_hits                    2003124                       # DTB read hits
system.cpu49.dtb.read_misses                     1715                       # DTB read misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.dtb.walker.walkPageSizes::4K         1843     97.15%     97.15% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::2M           35      1.85%     99.00% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::1G           19      1.00%    100.00% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::total         1897                       # Table walker page sizes translated
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Data         2020                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::total         2020                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Data         1897                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::total         1897                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin::total         3917                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkWaitTime::samples         2020                       # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walkWaitTime::0          2020    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walkWaitTime::total         2020                       # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walks                    2020                       # Table walker walks requested
system.cpu49.dtb.walker.walksLong                2020                       # Table walker walks initiated with long descriptors
system.cpu49.dtb.walker.walksPending::samples  -1501144504                       # Table walker pending requests distribution
system.cpu49.dtb.walker.walksPending::0   -1501144504    100.00%    100.00% # Table walker pending requests distribution
system.cpu49.dtb.walker.walksPending::total  -1501144504                       # Table walker pending requests distribution
system.cpu49.dtb.write_accesses               1240597                       # DTB write accesses
system.cpu49.dtb.write_hits                   1240292                       # DTB write hits
system.cpu49.dtb.write_misses                     305                       # DTB write misses
system.cpu49.idle_fraction                   0.992340                       # Percentage of idle cycles
system.cpu49.itb.accesses                     8293375                       # DTB accesses
system.cpu49.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.flush_entries                    586                       # Number of entries that have been flushed from TLB
system.cpu49.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu49.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu49.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu49.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.hits                         8285743                       # DTB hits
system.cpu49.itb.inst_accesses                8293375                       # ITB inst accesses
system.cpu49.itb.inst_hits                    8285743                       # ITB inst hits
system.cpu49.itb.inst_misses                     7632                       # ITB inst misses
system.cpu49.itb.misses                          7632                       # DTB misses
system.cpu49.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu49.itb.read_accesses                      0                       # DTB read accesses
system.cpu49.itb.read_hits                          0                       # DTB read hits
system.cpu49.itb.read_misses                        0                       # DTB read misses
system.cpu49.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.itb.walker.walkPageSizes::4K         7535     99.31%     99.31% # Table walker page sizes translated
system.cpu49.itb.walker.walkPageSizes::2M           52      0.69%    100.00% # Table walker page sizes translated
system.cpu49.itb.walker.walkPageSizes::total         7587                       # Table walker page sizes translated
system.cpu49.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::Inst         7632                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::total         7632                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Inst         7587                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::total         7587                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin::total        15219                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkWaitTime::samples         7632                       # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walkWaitTime::0          7632    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walkWaitTime::total         7632                       # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walks                    7632                       # Table walker walks requested
system.cpu49.itb.walker.walksLong                7632                       # Table walker walks initiated with long descriptors
system.cpu49.itb.walker.walksPending::samples  -1501172284                       # Table walker pending requests distribution
system.cpu49.itb.walker.walksPending::0   -1501172284    100.00%    100.00% # Table walker pending requests distribution
system.cpu49.itb.walker.walksPending::total  -1501172284                       # Table walker pending requests distribution
system.cpu49.itb.write_accesses                     0                       # DTB write accesses
system.cpu49.itb.write_hits                         0                       # DTB write hits
system.cpu49.itb.write_misses                       0                       # DTB write misses
system.cpu49.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu49.kern.inst.quiesce                   1408                       # number of quiesce instructions executed
system.cpu49.not_idle_fraction               0.007660                       # Percentage of non-idle cycles
system.cpu49.numCycles                     1252825779                       # number of cpu cycles simulated
system.cpu49.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu49.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu49.num_busy_cycles             9596409.354060                       # Number of busy cycles
system.cpu49.num_cc_register_reads            2748056                       # number of times the CC registers were read
system.cpu49.num_cc_register_writes           1417302                       # number of times the CC registers were written
system.cpu49.num_conditional_control_insts      1290833                       # number of instructions that are conditional controls
system.cpu49.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu49.num_fp_insts                           0                       # number of float instructions
system.cpu49.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu49.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu49.num_func_calls                    546680                       # number of times a function call or return occured
system.cpu49.num_idle_cycles             1243229369.645940                       # Number of idle cycles
system.cpu49.num_int_alu_accesses             8811480                       # Number of integer alu accesses
system.cpu49.num_int_insts                    8811480                       # number of integer instructions
system.cpu49.num_int_register_reads          11433477                       # number of times the integer registers were read
system.cpu49.num_int_register_writes          6863338                       # number of times the integer registers were written
system.cpu49.num_load_insts                   2002426                       # Number of load instructions
system.cpu49.num_mem_refs                     3242902                       # number of memory refs
system.cpu49.num_store_insts                  1240476                       # Number of store instructions
system.cpu49.num_vec_alu_accesses                3863                       # Number of vector alu accesses
system.cpu49.num_vec_insts                       3863                       # number of vector instructions
system.cpu49.num_vec_register_reads              3211                       # number of times the vector registers were read
system.cpu49.num_vec_register_writes              656                       # number of times the vector registers were written
system.cpu49.op_class::No_OpClass                1115      0.01%      0.01% # Class of executed instruction
system.cpu49.op_class::IntAlu                 6501399     66.59%     66.60% # Class of executed instruction
system.cpu49.op_class::IntMult                  14393      0.15%     66.75% # Class of executed instruction
system.cpu49.op_class::IntDiv                    3632      0.04%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatAdd                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatCmp                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatCvt                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatMult                    0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatMultAcc                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatDiv                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatMisc                   17      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::FloatSqrt                    0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdAdd                      0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdAddAcc                   0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdAlu                      0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdCmp                      0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdCvt                      0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdMisc                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdMult                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdMultAcc                  0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdShift                    0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdShiftAcc                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdDiv                      0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdSqrt                     0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatAdd                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatAlu                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatCmp                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatCvt                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatDiv                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatMisc                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatMult                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatMultAcc             0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatSqrt                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdReduceAdd                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdReduceAlu                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdReduceCmp                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatReduceAdd            0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdFloatReduceCmp            0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdAes                      0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdAesMix                   0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdSha1Hash                 0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdSha1Hash2                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdSha256Hash               0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdSha256Hash2              0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdShaSigma2                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdShaSigma3                0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::SimdPredAlu                  0      0.00%     66.79% # Class of executed instruction
system.cpu49.op_class::MemRead                2002426     20.51%     87.29% # Class of executed instruction
system.cpu49.op_class::MemWrite               1240476     12.71%    100.00% # Class of executed instruction
system.cpu49.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::total                  9763458                       # Class of executed instruction
system.cpu50.Branches                         1660807                       # Number of branches fetched
system.cpu50.committedInsts                   7187025                       # Number of instructions committed
system.cpu50.committedOps                     8424395                       # Number of ops (including micro ops) committed
system.cpu50.dtb.accesses                     2793277                       # DTB accesses
system.cpu50.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.flush_entries                    460                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu50.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.hits                         2791580                       # DTB hits
system.cpu50.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu50.dtb.inst_hits                          0                       # ITB inst hits
system.cpu50.dtb.inst_misses                        0                       # ITB inst misses
system.cpu50.dtb.misses                          1697                       # DTB misses
system.cpu50.dtb.perms_faults                      85                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.prefetch_faults                  553                       # Number of TLB faults due to prefetch
system.cpu50.dtb.read_accesses                1766822                       # DTB read accesses
system.cpu50.dtb.read_hits                    1765397                       # DTB read hits
system.cpu50.dtb.read_misses                     1425                       # DTB read misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.dtb.walker.walkPageSizes::4K         1487     96.31%     96.31% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::2M           40      2.59%     98.90% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::1G           17      1.10%    100.00% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::total         1544                       # Table walker page sizes translated
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Data         1697                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::total         1697                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Data         1544                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::total         1544                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin::total         3241                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkWaitTime::samples         1697                       # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walkWaitTime::0          1697    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walkWaitTime::total         1697                       # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walks                    1697                       # Table walker walks requested
system.cpu50.dtb.walker.walksLong                1697                       # Table walker walks initiated with long descriptors
system.cpu50.dtb.walker.walksPending::samples    689286856                       # Table walker pending requests distribution
system.cpu50.dtb.walker.walksPending::0     689286856    100.00%    100.00% # Table walker pending requests distribution
system.cpu50.dtb.walker.walksPending::total    689286856                       # Table walker pending requests distribution
system.cpu50.dtb.write_accesses               1026455                       # DTB write accesses
system.cpu50.dtb.write_hits                   1026183                       # DTB write hits
system.cpu50.dtb.write_misses                     272                       # DTB write misses
system.cpu50.idle_fraction                   0.993390                       # Percentage of idle cycles
system.cpu50.itb.accesses                     7186292                       # DTB accesses
system.cpu50.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu50.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu50.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu50.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu50.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.hits                         7180594                       # DTB hits
system.cpu50.itb.inst_accesses                7186292                       # ITB inst accesses
system.cpu50.itb.inst_hits                    7180594                       # ITB inst hits
system.cpu50.itb.inst_misses                     5698                       # ITB inst misses
system.cpu50.itb.misses                          5698                       # DTB misses
system.cpu50.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu50.itb.read_accesses                      0                       # DTB read accesses
system.cpu50.itb.read_hits                          0                       # DTB read hits
system.cpu50.itb.read_misses                        0                       # DTB read misses
system.cpu50.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.itb.walker.walkPageSizes::4K         5606     99.31%     99.31% # Table walker page sizes translated
system.cpu50.itb.walker.walkPageSizes::2M           39      0.69%    100.00% # Table walker page sizes translated
system.cpu50.itb.walker.walkPageSizes::total         5645                       # Table walker page sizes translated
system.cpu50.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::Inst         5698                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::total         5698                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Inst         5645                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::total         5645                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin::total        11343                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkWaitTime::samples         5698                       # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walkWaitTime::0          5698    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walkWaitTime::total         5698                       # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walks                    5698                       # Table walker walks requested
system.cpu50.itb.walker.walksLong                5698                       # Table walker walks initiated with long descriptors
system.cpu50.itb.walker.walksPending::samples    689259076                       # Table walker pending requests distribution
system.cpu50.itb.walker.walksPending::0     689259076    100.00%    100.00% # Table walker pending requests distribution
system.cpu50.itb.walker.walksPending::total    689259076                       # Table walker pending requests distribution
system.cpu50.itb.write_accesses                     0                       # DTB write accesses
system.cpu50.itb.write_hits                         0                       # DTB write hits
system.cpu50.itb.write_misses                       0                       # DTB write misses
system.cpu50.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu50.kern.inst.quiesce                   1365                       # number of quiesce instructions executed
system.cpu50.not_idle_fraction               0.006610                       # Percentage of non-idle cycles
system.cpu50.numCycles                     1261468481                       # number of cpu cycles simulated
system.cpu50.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu50.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu50.num_busy_cycles             8337740.089557                       # Number of busy cycles
system.cpu50.num_cc_register_reads            2544708                       # number of times the CC registers were read
system.cpu50.num_cc_register_writes           1210221                       # number of times the CC registers were written
system.cpu50.num_conditional_control_insts      1145862                       # number of instructions that are conditional controls
system.cpu50.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu50.num_fp_insts                           0                       # number of float instructions
system.cpu50.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu50.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu50.num_func_calls                    469068                       # number of times a function call or return occured
system.cpu50.num_idle_cycles             1253130740.910443                       # Number of idle cycles
system.cpu50.num_int_alu_accesses             7548955                       # Number of integer alu accesses
system.cpu50.num_int_insts                    7548955                       # number of integer instructions
system.cpu50.num_int_register_reads           9794484                       # number of times the integer registers were read
system.cpu50.num_int_register_writes          5862386                       # number of times the integer registers were written
system.cpu50.num_load_insts                   1764823                       # Number of load instructions
system.cpu50.num_mem_refs                     2791185                       # number of memory refs
system.cpu50.num_store_insts                  1026362                       # Number of store instructions
system.cpu50.num_vec_alu_accesses                2202                       # Number of vector alu accesses
system.cpu50.num_vec_insts                       2202                       # number of vector instructions
system.cpu50.num_vec_register_reads              1780                       # number of times the vector registers were read
system.cpu50.num_vec_register_writes              430                       # number of times the vector registers were written
system.cpu50.op_class::No_OpClass                1064      0.01%      0.01% # Class of executed instruction
system.cpu50.op_class::IntAlu                 5613377     66.63%     66.64% # Class of executed instruction
system.cpu50.op_class::IntMult                  15741      0.19%     66.83% # Class of executed instruction
system.cpu50.op_class::IntDiv                    3450      0.04%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatAdd                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatCmp                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatCvt                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatMult                    0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatMultAcc                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatDiv                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatMisc                   24      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::FloatSqrt                    0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdAdd                      0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdAddAcc                   0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdAlu                      0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdCmp                      0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdCvt                      0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdMisc                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdMult                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdMultAcc                  0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdShift                    0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdShiftAcc                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdDiv                      0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdSqrt                     0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatAdd                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatAlu                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatCmp                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatCvt                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatDiv                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatMisc                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatMult                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatMultAcc             0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatSqrt                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdReduceAdd                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdReduceAlu                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdReduceCmp                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatReduceAdd            0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdFloatReduceCmp            0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdAes                      0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdAesMix                   0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdSha1Hash                 0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdSha1Hash2                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdSha256Hash               0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdSha256Hash2              0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdShaSigma2                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdShaSigma3                0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::SimdPredAlu                  0      0.00%     66.87% # Class of executed instruction
system.cpu50.op_class::MemRead                1764823     20.95%     87.82% # Class of executed instruction
system.cpu50.op_class::MemWrite               1026362     12.18%    100.00% # Class of executed instruction
system.cpu50.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::total                  8424841                       # Class of executed instruction
system.cpu51.Branches                         1813706                       # Number of branches fetched
system.cpu51.committedInsts                   7921625                       # Number of instructions committed
system.cpu51.committedOps                     9270798                       # Number of ops (including micro ops) committed
system.cpu51.dtb.accesses                     3070128                       # DTB accesses
system.cpu51.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.flush_entries                    590                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu51.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.hits                         3068048                       # DTB hits
system.cpu51.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu51.dtb.inst_hits                          0                       # ITB inst hits
system.cpu51.dtb.inst_misses                        0                       # ITB inst misses
system.cpu51.dtb.misses                          2080                       # DTB misses
system.cpu51.dtb.perms_faults                      78                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.prefetch_faults                  497                       # Number of TLB faults due to prefetch
system.cpu51.dtb.read_accesses                1944840                       # DTB read accesses
system.cpu51.dtb.read_hits                    1943079                       # DTB read hits
system.cpu51.dtb.read_misses                     1761                       # DTB read misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.dtb.walker.walkPageSizes::4K         1880     96.41%     96.41% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::2M           49      2.51%     98.92% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::1G           21      1.08%    100.00% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::total         1950                       # Table walker page sizes translated
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Data         2080                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::total         2080                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Data         1950                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::total         1950                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin::total         4030                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkWaitTime::samples         2080                       # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walkWaitTime::0          2080    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walkWaitTime::total         2080                       # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walks                    2080                       # Table walker walks requested
system.cpu51.dtb.walker.walksLong                2080                       # Table walker walks initiated with long descriptors
system.cpu51.dtb.walker.walksPending::samples  -1417760392                       # Table walker pending requests distribution
system.cpu51.dtb.walker.walksPending::0   -1417760392    100.00%    100.00% # Table walker pending requests distribution
system.cpu51.dtb.walker.walksPending::total  -1417760392                       # Table walker pending requests distribution
system.cpu51.dtb.write_accesses               1125288                       # DTB write accesses
system.cpu51.dtb.write_hits                   1124969                       # DTB write hits
system.cpu51.dtb.write_misses                     319                       # DTB write misses
system.cpu51.idle_fraction                   0.992726                       # Percentage of idle cycles
system.cpu51.itb.accesses                     7920810                       # DTB accesses
system.cpu51.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.flush_entries                    522                       # Number of entries that have been flushed from TLB
system.cpu51.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu51.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu51.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu51.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.hits                         7914341                       # DTB hits
system.cpu51.itb.inst_accesses                7920810                       # ITB inst accesses
system.cpu51.itb.inst_hits                    7914341                       # ITB inst hits
system.cpu51.itb.inst_misses                     6469                       # ITB inst misses
system.cpu51.itb.misses                          6469                       # DTB misses
system.cpu51.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu51.itb.read_accesses                      0                       # DTB read accesses
system.cpu51.itb.read_hits                          0                       # DTB read hits
system.cpu51.itb.read_misses                        0                       # DTB read misses
system.cpu51.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.itb.walker.walkPageSizes::4K         6366     99.27%     99.27% # Table walker page sizes translated
system.cpu51.itb.walker.walkPageSizes::2M           47      0.73%    100.00% # Table walker page sizes translated
system.cpu51.itb.walker.walkPageSizes::total         6413                       # Table walker page sizes translated
system.cpu51.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::Inst         6469                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::total         6469                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Inst         6413                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::total         6413                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin::total        12882                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkWaitTime::samples         6469                       # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walkWaitTime::0          6469    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walkWaitTime::total         6469                       # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walks                    6469                       # Table walker walks requested
system.cpu51.itb.walker.walksLong                6469                       # Table walker walks initiated with long descriptors
system.cpu51.itb.walker.walksPending::samples  -1417788172                       # Table walker pending requests distribution
system.cpu51.itb.walker.walksPending::0   -1417788172    100.00%    100.00% # Table walker pending requests distribution
system.cpu51.itb.walker.walksPending::total  -1417788172                       # Table walker pending requests distribution
system.cpu51.itb.write_accesses                     0                       # DTB write accesses
system.cpu51.itb.write_hits                         0                       # DTB write hits
system.cpu51.itb.write_misses                       0                       # DTB write misses
system.cpu51.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu51.kern.inst.quiesce                   1387                       # number of quiesce instructions executed
system.cpu51.not_idle_fraction               0.007274                       # Percentage of non-idle cycles
system.cpu51.numCycles                     1260749365                       # number of cpu cycles simulated
system.cpu51.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu51.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu51.num_busy_cycles             9170140.393327                       # Number of busy cycles
system.cpu51.num_cc_register_reads            2716302                       # number of times the CC registers were read
system.cpu51.num_cc_register_writes           1393761                       # number of times the CC registers were written
system.cpu51.num_conditional_control_insts      1252151                       # number of instructions that are conditional controls
system.cpu51.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu51.num_fp_insts                           0                       # number of float instructions
system.cpu51.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu51.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu51.num_func_calls                    508367                       # number of times a function call or return occured
system.cpu51.num_idle_cycles             1251579224.606673                       # Number of idle cycles
system.cpu51.num_int_alu_accesses             8339032                       # Number of integer alu accesses
system.cpu51.num_int_insts                    8339032                       # number of integer instructions
system.cpu51.num_int_register_reads          10849120                       # number of times the integer registers were read
system.cpu51.num_int_register_writes          6505666                       # number of times the integer registers were written
system.cpu51.num_load_insts                   1942611                       # Number of load instructions
system.cpu51.num_mem_refs                     3067801                       # number of memory refs
system.cpu51.num_store_insts                  1125190                       # Number of store instructions
system.cpu51.num_vec_alu_accesses                3754                       # Number of vector alu accesses
system.cpu51.num_vec_insts                       3754                       # number of vector instructions
system.cpu51.num_vec_register_reads              2812                       # number of times the vector registers were read
system.cpu51.num_vec_register_writes              950                       # number of times the vector registers were written
system.cpu51.op_class::No_OpClass                 934      0.01%      0.01% # Class of executed instruction
system.cpu51.op_class::IntAlu                 6177150     66.63%     66.64% # Class of executed instruction
system.cpu51.op_class::IntMult                  21320      0.23%     66.87% # Class of executed instruction
system.cpu51.op_class::IntDiv                    3940      0.04%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatAdd                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatCmp                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatCvt                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatMult                    0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatMultAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatDiv                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatMisc                   24      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu51.op_class::MemRead                1942611     20.95%     87.86% # Class of executed instruction
system.cpu51.op_class::MemWrite               1125190     12.14%    100.00% # Class of executed instruction
system.cpu51.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::total                  9271169                       # Class of executed instruction
system.cpu52.Branches                         2236354                       # Number of branches fetched
system.cpu52.committedInsts                   9813651                       # Number of instructions committed
system.cpu52.committedOps                    11504951                       # Number of ops (including micro ops) committed
system.cpu52.dtb.accesses                     3889684                       # DTB accesses
system.cpu52.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.flush_entries                    723                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu52.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.hits                         3887782                       # DTB hits
system.cpu52.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu52.dtb.inst_hits                          0                       # ITB inst hits
system.cpu52.dtb.inst_misses                        0                       # ITB inst misses
system.cpu52.dtb.misses                          1902                       # DTB misses
system.cpu52.dtb.perms_faults                     101                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.prefetch_faults                  493                       # Number of TLB faults due to prefetch
system.cpu52.dtb.read_accesses                2417884                       # DTB read accesses
system.cpu52.dtb.read_hits                    2416313                       # DTB read hits
system.cpu52.dtb.read_misses                     1571                       # DTB read misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.dtb.walker.walkPageSizes::4K         1748     96.31%     96.31% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::2M           47      2.59%     98.90% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::1G           20      1.10%    100.00% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::total         1815                       # Table walker page sizes translated
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Data         1902                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::total         1902                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Data         1815                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::total         1815                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin::total         3717                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkWaitTime::samples         1902                       # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walkWaitTime::0          1902    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walkWaitTime::total         1902                       # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walks                    1902                       # Table walker walks requested
system.cpu52.dtb.walker.walksLong                1902                       # Table walker walks initiated with long descriptors
system.cpu52.dtb.walker.walksPending::samples    769042900                       # Table walker pending requests distribution
system.cpu52.dtb.walker.walksPending::0     769042900    100.00%    100.00% # Table walker pending requests distribution
system.cpu52.dtb.walker.walksPending::total    769042900                       # Table walker pending requests distribution
system.cpu52.dtb.write_accesses               1471800                       # DTB write accesses
system.cpu52.dtb.write_hits                   1471469                       # DTB write hits
system.cpu52.dtb.write_misses                     331                       # DTB write misses
system.cpu52.idle_fraction                   0.990974                       # Percentage of idle cycles
system.cpu52.itb.accesses                     9812816                       # DTB accesses
system.cpu52.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.flush_entries                    649                       # Number of entries that have been flushed from TLB
system.cpu52.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu52.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu52.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu52.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.hits                         9806317                       # DTB hits
system.cpu52.itb.inst_accesses                9812816                       # ITB inst accesses
system.cpu52.itb.inst_hits                    9806317                       # ITB inst hits
system.cpu52.itb.inst_misses                     6499                       # ITB inst misses
system.cpu52.itb.misses                          6499                       # DTB misses
system.cpu52.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu52.itb.read_accesses                      0                       # DTB read accesses
system.cpu52.itb.read_hits                          0                       # DTB read hits
system.cpu52.itb.read_misses                        0                       # DTB read misses
system.cpu52.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.itb.walker.walkPageSizes::4K         6421     99.27%     99.27% # Table walker page sizes translated
system.cpu52.itb.walker.walkPageSizes::2M           47      0.73%    100.00% # Table walker page sizes translated
system.cpu52.itb.walker.walkPageSizes::total         6468                       # Table walker page sizes translated
system.cpu52.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::Inst         6499                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::total         6499                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Inst         6468                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::total         6468                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin::total        12967                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkWaitTime::samples         6499                       # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walkWaitTime::0          6499    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walkWaitTime::total         6499                       # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walks                    6499                       # Table walker walks requested
system.cpu52.itb.walker.walksLong                6499                       # Table walker walks initiated with long descriptors
system.cpu52.itb.walker.walksPending::samples    769015120                       # Table walker pending requests distribution
system.cpu52.itb.walker.walksPending::0     769015120    100.00%    100.00% # Table walker pending requests distribution
system.cpu52.itb.walker.walksPending::total    769015120                       # Table walker pending requests distribution
system.cpu52.itb.write_accesses                     0                       # DTB write accesses
system.cpu52.itb.write_hits                         0                       # DTB write hits
system.cpu52.itb.write_misses                       0                       # DTB write misses
system.cpu52.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu52.kern.inst.quiesce                   1302                       # number of quiesce instructions executed
system.cpu52.not_idle_fraction               0.009026                       # Percentage of non-idle cycles
system.cpu52.numCycles                     1225472048                       # number of cpu cycles simulated
system.cpu52.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu52.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu52.num_busy_cycles             11061720.963675                       # Number of busy cycles
system.cpu52.num_cc_register_reads            3233636                       # number of times the CC registers were read
system.cpu52.num_cc_register_writes           1866054                       # number of times the CC registers were written
system.cpu52.num_conditional_control_insts      1545762                       # number of instructions that are conditional controls
system.cpu52.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu52.num_fp_insts                           0                       # number of float instructions
system.cpu52.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu52.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu52.num_func_calls                    578984                       # number of times a function call or return occured
system.cpu52.num_idle_cycles             1214410327.036325                       # Number of idle cycles
system.cpu52.num_int_alu_accesses            10370674                       # Number of integer alu accesses
system.cpu52.num_int_insts                   10370674                       # number of integer instructions
system.cpu52.num_int_register_reads          13147303                       # number of times the integer registers were read
system.cpu52.num_int_register_writes          8105448                       # number of times the integer registers were written
system.cpu52.num_load_insts                   2415685                       # Number of load instructions
system.cpu52.num_mem_refs                     3887451                       # number of memory refs
system.cpu52.num_store_insts                  1471766                       # Number of store instructions
system.cpu52.num_vec_alu_accesses                3886                       # Number of vector alu accesses
system.cpu52.num_vec_insts                       3886                       # number of vector instructions
system.cpu52.num_vec_register_reads              3518                       # number of times the vector registers were read
system.cpu52.num_vec_register_writes              384                       # number of times the vector registers were written
system.cpu52.op_class::No_OpClass                1378      0.01%      0.01% # Class of executed instruction
system.cpu52.op_class::IntAlu                 7593138     66.00%     66.01% # Class of executed instruction
system.cpu52.op_class::IntMult                  18166      0.16%     66.17% # Class of executed instruction
system.cpu52.op_class::IntDiv                    5170      0.04%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatAdd                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatCmp                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatCvt                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatMult                    0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatMultAcc                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatDiv                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatMisc                   34      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::FloatSqrt                    0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdAdd                      0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdAddAcc                   0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdAlu                      0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdCmp                      0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdCvt                      0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdMisc                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdMult                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdMultAcc                  0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdShift                    0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdShiftAcc                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdDiv                      0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdSqrt                     0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatAdd                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatAlu                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatCmp                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatCvt                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatDiv                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatMisc                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatMult                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatMultAcc             0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatSqrt                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdReduceAdd                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdReduceAlu                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdReduceCmp                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatReduceAdd            0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdFloatReduceCmp            0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdAes                      0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdAesMix                   0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdSha1Hash                 0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdSha1Hash2                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdSha256Hash               0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdSha256Hash2              0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdShaSigma2                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdShaSigma3                0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::SimdPredAlu                  0      0.00%     66.21% # Class of executed instruction
system.cpu52.op_class::MemRead                2415685     21.00%     87.21% # Class of executed instruction
system.cpu52.op_class::MemWrite               1471766     12.79%    100.00% # Class of executed instruction
system.cpu52.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::total                 11505337                       # Class of executed instruction
system.cpu53.Branches                         1198531                       # Number of branches fetched
system.cpu53.committedInsts                   5006126                       # Number of instructions committed
system.cpu53.committedOps                     5848047                       # Number of ops (including micro ops) committed
system.cpu53.dtb.accesses                     1941212                       # DTB accesses
system.cpu53.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.flush_entries                    260                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu53.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.hits                         1940504                       # DTB hits
system.cpu53.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu53.dtb.inst_hits                          0                       # ITB inst hits
system.cpu53.dtb.inst_misses                        0                       # ITB inst misses
system.cpu53.dtb.misses                           708                       # DTB misses
system.cpu53.dtb.perms_faults                      17                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.prefetch_faults                  178                       # Number of TLB faults due to prefetch
system.cpu53.dtb.read_accesses                1279180                       # DTB read accesses
system.cpu53.dtb.read_hits                    1278576                       # DTB read hits
system.cpu53.dtb.read_misses                      604                       # DTB read misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.dtb.walker.walkPageSizes::4K          625     96.15%     96.15% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::2M           14      2.15%     98.31% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::1G           11      1.69%    100.00% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::total          650                       # Table walker page sizes translated
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Data          708                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::total          708                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Data          650                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::total          650                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin::total         1358                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkWaitTime::samples          708                       # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walkWaitTime::0           708    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walkWaitTime::total          708                       # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walks                     708                       # Table walker walks requested
system.cpu53.dtb.walker.walksLong                 708                       # Table walker walks initiated with long descriptors
system.cpu53.dtb.walker.walksPending::samples  -1337976568                       # Table walker pending requests distribution
system.cpu53.dtb.walker.walksPending::0   -1337976568    100.00%    100.00% # Table walker pending requests distribution
system.cpu53.dtb.walker.walksPending::total  -1337976568                       # Table walker pending requests distribution
system.cpu53.dtb.write_accesses                662032                       # DTB write accesses
system.cpu53.dtb.write_hits                    661928                       # DTB write hits
system.cpu53.dtb.write_misses                     104                       # DTB write misses
system.cpu53.idle_fraction                   0.995412                       # Percentage of idle cycles
system.cpu53.itb.accesses                     5005016                       # DTB accesses
system.cpu53.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu53.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu53.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu53.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu53.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.hits                         5002273                       # DTB hits
system.cpu53.itb.inst_accesses                5005016                       # ITB inst accesses
system.cpu53.itb.inst_hits                    5002273                       # ITB inst hits
system.cpu53.itb.inst_misses                     2743                       # ITB inst misses
system.cpu53.itb.misses                          2743                       # DTB misses
system.cpu53.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu53.itb.read_accesses                      0                       # DTB read accesses
system.cpu53.itb.read_hits                          0                       # DTB read hits
system.cpu53.itb.read_misses                        0                       # DTB read misses
system.cpu53.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.itb.walker.walkPageSizes::4K         2687     98.93%     98.93% # Table walker page sizes translated
system.cpu53.itb.walker.walkPageSizes::2M           29      1.07%    100.00% # Table walker page sizes translated
system.cpu53.itb.walker.walkPageSizes::total         2716                       # Table walker page sizes translated
system.cpu53.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::Inst         2743                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::total         2743                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Inst         2716                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::total         2716                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin::total         5459                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkWaitTime::samples         2743                       # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walkWaitTime::0          2743    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walkWaitTime::total         2743                       # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walks                    2743                       # Table walker walks requested
system.cpu53.itb.walker.walksLong                2743                       # Table walker walks initiated with long descriptors
system.cpu53.itb.walker.walksPending::samples  -1338004348                       # Table walker pending requests distribution
system.cpu53.itb.walker.walksPending::0   -1338004348    100.00%    100.00% # Table walker pending requests distribution
system.cpu53.itb.walker.walksPending::total  -1338004348                       # Table walker pending requests distribution
system.cpu53.itb.write_accesses                     0                       # DTB write accesses
system.cpu53.itb.write_hits                         0                       # DTB write hits
system.cpu53.itb.write_misses                       0                       # DTB write misses
system.cpu53.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu53.kern.inst.quiesce                   1235                       # number of quiesce instructions executed
system.cpu53.not_idle_fraction               0.004588                       # Percentage of non-idle cycles
system.cpu53.numCycles                     1177047975                       # number of cpu cycles simulated
system.cpu53.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu53.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu53.num_busy_cycles             5400193.260175                       # Number of busy cycles
system.cpu53.num_cc_register_reads            1976435                       # number of times the CC registers were read
system.cpu53.num_cc_register_writes            672300                       # number of times the CC registers were written
system.cpu53.num_conditional_control_insts       836443                       # number of instructions that are conditional controls
system.cpu53.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu53.num_fp_insts                           0                       # number of float instructions
system.cpu53.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu53.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu53.num_func_calls                    335395                       # number of times a function call or return occured
system.cpu53.num_idle_cycles             1171647781.739825                       # Number of idle cycles
system.cpu53.num_int_alu_accesses             5166269                       # Number of integer alu accesses
system.cpu53.num_int_insts                    5166269                       # number of integer instructions
system.cpu53.num_int_register_reads           6542275                       # number of times the integer registers were read
system.cpu53.num_int_register_writes          3947652                       # number of times the integer registers were written
system.cpu53.num_load_insts                   1278302                       # Number of load instructions
system.cpu53.num_mem_refs                     1940323                       # number of memory refs
system.cpu53.num_store_insts                   662021                       # Number of store instructions
system.cpu53.num_vec_alu_accesses                 851                       # Number of vector alu accesses
system.cpu53.num_vec_insts                        851                       # number of vector instructions
system.cpu53.num_vec_register_reads               707                       # number of times the vector registers were read
system.cpu53.num_vec_register_writes              160                       # number of times the vector registers were written
system.cpu53.op_class::No_OpClass                 235      0.00%      0.00% # Class of executed instruction
system.cpu53.op_class::IntAlu                 3896834     66.63%     66.64% # Class of executed instruction
system.cpu53.op_class::IntMult                   9318      0.16%     66.80% # Class of executed instruction
system.cpu53.op_class::IntDiv                    1445      0.02%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatAdd                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatCmp                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatCvt                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatMult                    0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatMultAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatDiv                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatMisc                   17      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::FloatSqrt                    0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdAdd                      0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdAddAcc                   0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdAlu                      0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdCmp                      0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdCvt                      0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdMisc                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdMult                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdMultAcc                  0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdShift                    0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdShiftAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdDiv                      0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdSqrt                     0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatAdd                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatAlu                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatCmp                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatCvt                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatDiv                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatMisc                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatMult                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatMultAcc             0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatSqrt                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdReduceAdd                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdReduceAlu                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdReduceCmp                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatReduceAdd            0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdFloatReduceCmp            0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdAes                      0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdAesMix                   0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdSha1Hash                 0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdSha1Hash2                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdSha256Hash               0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdSha256Hash2              0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdShaSigma2                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdShaSigma3                0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::SimdPredAlu                  0      0.00%     66.82% # Class of executed instruction
system.cpu53.op_class::MemRead                1278302     21.86%     88.68% # Class of executed instruction
system.cpu53.op_class::MemWrite                662021     11.32%    100.00% # Class of executed instruction
system.cpu53.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::total                  5848172                       # Class of executed instruction
system.cpu54.Branches                         2016273                       # Number of branches fetched
system.cpu54.committedInsts                   8867453                       # Number of instructions committed
system.cpu54.committedOps                    10389397                       # Number of ops (including micro ops) committed
system.cpu54.dtb.accesses                     3439386                       # DTB accesses
system.cpu54.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.flush_entries                    447                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu54.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.hits                         3437449                       # DTB hits
system.cpu54.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu54.dtb.inst_hits                          0                       # ITB inst hits
system.cpu54.dtb.inst_misses                        0                       # ITB inst misses
system.cpu54.dtb.misses                          1937                       # DTB misses
system.cpu54.dtb.perms_faults                      57                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.prefetch_faults                  525                       # Number of TLB faults due to prefetch
system.cpu54.dtb.read_accesses                2135735                       # DTB read accesses
system.cpu54.dtb.read_hits                    2134139                       # DTB read hits
system.cpu54.dtb.read_misses                     1596                       # DTB read misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.dtb.walker.walkPageSizes::4K         1715     96.57%     96.57% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::2M           46      2.59%     99.16% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::1G           15      0.84%    100.00% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::total         1776                       # Table walker page sizes translated
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Data         1937                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::total         1937                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Data         1776                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::total         1776                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin::total         3713                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkWaitTime::samples         1937                       # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walkWaitTime::0          1937    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walkWaitTime::total         1937                       # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walks                    1937                       # Table walker walks requested
system.cpu54.dtb.walker.walksLong                1937                       # Table walker walks initiated with long descriptors
system.cpu54.dtb.walker.walksPending::samples    850243504                       # Table walker pending requests distribution
system.cpu54.dtb.walker.walksPending::0     850243504    100.00%    100.00% # Table walker pending requests distribution
system.cpu54.dtb.walker.walksPending::total    850243504                       # Table walker pending requests distribution
system.cpu54.dtb.write_accesses               1303651                       # DTB write accesses
system.cpu54.dtb.write_hits                   1303310                       # DTB write hits
system.cpu54.dtb.write_misses                     341                       # DTB write misses
system.cpu54.idle_fraction                   0.991849                       # Percentage of idle cycles
system.cpu54.itb.accesses                     8866657                       # DTB accesses
system.cpu54.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu54.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu54.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu54.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu54.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.hits                         8858645                       # DTB hits
system.cpu54.itb.inst_accesses                8866657                       # ITB inst accesses
system.cpu54.itb.inst_hits                    8858645                       # ITB inst hits
system.cpu54.itb.inst_misses                     8012                       # ITB inst misses
system.cpu54.itb.misses                          8012                       # DTB misses
system.cpu54.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu54.itb.read_accesses                      0                       # DTB read accesses
system.cpu54.itb.read_hits                          0                       # DTB read hits
system.cpu54.itb.read_misses                        0                       # DTB read misses
system.cpu54.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.itb.walker.walkPageSizes::4K         7905     99.37%     99.37% # Table walker page sizes translated
system.cpu54.itb.walker.walkPageSizes::2M           50      0.63%    100.00% # Table walker page sizes translated
system.cpu54.itb.walker.walkPageSizes::total         7955                       # Table walker page sizes translated
system.cpu54.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::Inst         8012                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::total         8012                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Inst         7955                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::total         7955                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin::total        15967                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkWaitTime::samples         8012                       # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walkWaitTime::0          8012    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walkWaitTime::total         8012                       # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walks                    8012                       # Table walker walks requested
system.cpu54.itb.walker.walksLong                8012                       # Table walker walks initiated with long descriptors
system.cpu54.itb.walker.walksPending::samples    850215724                       # Table walker pending requests distribution
system.cpu54.itb.walker.walksPending::0     850215724    100.00%    100.00% # Table walker pending requests distribution
system.cpu54.itb.walker.walksPending::total    850215724                       # Table walker pending requests distribution
system.cpu54.itb.write_accesses                     0                       # DTB write accesses
system.cpu54.itb.write_hits                         0                       # DTB write hits
system.cpu54.itb.write_misses                       0                       # DTB write misses
system.cpu54.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu54.kern.inst.quiesce                   1286                       # number of quiesce instructions executed
system.cpu54.not_idle_fraction               0.008151                       # Percentage of non-idle cycles
system.cpu54.numCycles                     1222592197                       # number of cpu cycles simulated
system.cpu54.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu54.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu54.num_busy_cycles             9965701.832705                       # Number of busy cycles
system.cpu54.num_cc_register_reads            2944828                       # number of times the CC registers were read
system.cpu54.num_cc_register_writes           1631076                       # number of times the CC registers were written
system.cpu54.num_conditional_control_insts      1390794                       # number of instructions that are conditional controls
system.cpu54.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu54.num_fp_insts                           0                       # number of float instructions
system.cpu54.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu54.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu54.num_func_calls                    551912                       # number of times a function call or return occured
system.cpu54.num_idle_cycles             1212626495.167295                       # Number of idle cycles
system.cpu54.num_int_alu_accesses             9371403                       # Number of integer alu accesses
system.cpu54.num_int_insts                    9371403                       # number of integer instructions
system.cpu54.num_int_register_reads          12130864                       # number of times the integer registers were read
system.cpu54.num_int_register_writes          7326315                       # number of times the integer registers were written
system.cpu54.num_load_insts                   2132983                       # Number of load instructions
system.cpu54.num_mem_refs                     3436551                       # number of memory refs
system.cpu54.num_store_insts                  1303568                       # Number of store instructions
system.cpu54.num_vec_alu_accesses                3310                       # Number of vector alu accesses
system.cpu54.num_vec_insts                       3310                       # number of vector instructions
system.cpu54.num_vec_register_reads              2478                       # number of times the vector registers were read
system.cpu54.num_vec_register_writes              852                       # number of times the vector registers were written
system.cpu54.op_class::No_OpClass                 969      0.01%      0.01% # Class of executed instruction
system.cpu54.op_class::IntAlu                 6930554     66.71%     66.71% # Class of executed instruction
system.cpu54.op_class::IntMult                  18496      0.18%     66.89% # Class of executed instruction
system.cpu54.op_class::IntDiv                    3215      0.03%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatAdd                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatCmp                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatCvt                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatMult                    0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatMultAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatDiv                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatMisc                   31      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::FloatSqrt                    0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdAdd                      0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdAddAcc                   0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdAlu                      0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdCmp                      0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdCvt                      0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdMisc                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdMult                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdMultAcc                  0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdShift                    0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdShiftAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdDiv                      0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdSqrt                     0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatAdd                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatAlu                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatCmp                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatCvt                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatDiv                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatMisc                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatMult                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatMultAcc             0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatSqrt                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdReduceAdd                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdReduceAlu                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdReduceCmp                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatReduceAdd            0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdFloatReduceCmp            0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdAes                      0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdAesMix                   0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdSha1Hash                 0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdSha1Hash2                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdSha256Hash               0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdSha256Hash2              0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdShaSigma2                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdShaSigma3                0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::SimdPredAlu                  0      0.00%     66.92% # Class of executed instruction
system.cpu54.op_class::MemRead                2132983     20.53%     87.45% # Class of executed instruction
system.cpu54.op_class::MemWrite               1303568     12.55%    100.00% # Class of executed instruction
system.cpu54.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::total                 10389816                       # Class of executed instruction
system.cpu55.Branches                         2003456                       # Number of branches fetched
system.cpu55.committedInsts                   8782159                       # Number of instructions committed
system.cpu55.committedOps                    10329676                       # Number of ops (including micro ops) committed
system.cpu55.dtb.accesses                     3506930                       # DTB accesses
system.cpu55.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.flush_entries                    835                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu55.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.hits                         3504968                       # DTB hits
system.cpu55.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu55.dtb.inst_hits                          0                       # ITB inst hits
system.cpu55.dtb.inst_misses                        0                       # ITB inst misses
system.cpu55.dtb.misses                          1962                       # DTB misses
system.cpu55.dtb.perms_faults                     112                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.prefetch_faults                  461                       # Number of TLB faults due to prefetch
system.cpu55.dtb.read_accesses                2168922                       # DTB read accesses
system.cpu55.dtb.read_hits                    2167304                       # DTB read hits
system.cpu55.dtb.read_misses                     1618                       # DTB read misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.dtb.walker.walkPageSizes::4K         1825     97.07%     97.07% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::2M           32      1.70%     98.78% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::1G           23      1.22%    100.00% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::total         1880                       # Table walker page sizes translated
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Data         1962                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::total         1962                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Data         1880                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::total         1880                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin::total         3842                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkWaitTime::samples         1962                       # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walkWaitTime::0          1962    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walkWaitTime::total         1962                       # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walks                    1962                       # Table walker walks requested
system.cpu55.dtb.walker.walksLong                1962                       # Table walker walks initiated with long descriptors
system.cpu55.dtb.walker.walksPending::samples  -1254570232                       # Table walker pending requests distribution
system.cpu55.dtb.walker.walksPending::0   -1254570232    100.00%    100.00% # Table walker pending requests distribution
system.cpu55.dtb.walker.walksPending::total  -1254570232                       # Table walker pending requests distribution
system.cpu55.dtb.write_accesses               1338008                       # DTB write accesses
system.cpu55.dtb.write_hits                   1337664                       # DTB write hits
system.cpu55.dtb.write_misses                     344                       # DTB write misses
system.cpu55.idle_fraction                   0.991896                       # Percentage of idle cycles
system.cpu55.itb.accesses                     8781249                       # DTB accesses
system.cpu55.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.flush_entries                    777                       # Number of entries that have been flushed from TLB
system.cpu55.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu55.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu55.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu55.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.hits                         8774452                       # DTB hits
system.cpu55.itb.inst_accesses                8781249                       # ITB inst accesses
system.cpu55.itb.inst_hits                    8774452                       # ITB inst hits
system.cpu55.itb.inst_misses                     6797                       # ITB inst misses
system.cpu55.itb.misses                          6797                       # DTB misses
system.cpu55.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu55.itb.read_accesses                      0                       # DTB read accesses
system.cpu55.itb.read_hits                          0                       # DTB read hits
system.cpu55.itb.read_misses                        0                       # DTB read misses
system.cpu55.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.itb.walker.walkPageSizes::4K         6720     99.28%     99.28% # Table walker page sizes translated
system.cpu55.itb.walker.walkPageSizes::2M           49      0.72%    100.00% # Table walker page sizes translated
system.cpu55.itb.walker.walkPageSizes::total         6769                       # Table walker page sizes translated
system.cpu55.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::Inst         6797                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::total         6797                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Inst         6769                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::total         6769                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin::total        13566                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkWaitTime::samples         6797                       # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walkWaitTime::0          6797    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walkWaitTime::total         6797                       # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walks                    6797                       # Table walker walks requested
system.cpu55.itb.walker.walksLong                6797                       # Table walker walks initiated with long descriptors
system.cpu55.itb.walker.walksPending::samples  -1254598012                       # Table walker pending requests distribution
system.cpu55.itb.walker.walksPending::0   -1254598012    100.00%    100.00% # Table walker pending requests distribution
system.cpu55.itb.walker.walksPending::total  -1254598012                       # Table walker pending requests distribution
system.cpu55.itb.write_accesses                     0                       # DTB write accesses
system.cpu55.itb.write_hits                         0                       # DTB write hits
system.cpu55.itb.write_misses                       0                       # DTB write misses
system.cpu55.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu55.kern.inst.quiesce                   1324                       # number of quiesce instructions executed
system.cpu55.not_idle_fraction               0.008104                       # Percentage of non-idle cycles
system.cpu55.numCycles                     1192350650                       # number of cpu cycles simulated
system.cpu55.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu55.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu55.num_busy_cycles             9663207.838756                       # Number of busy cycles
system.cpu55.num_cc_register_reads            2898302                       # number of times the CC registers were read
system.cpu55.num_cc_register_writes           1561683                       # number of times the CC registers were written
system.cpu55.num_conditional_control_insts      1369969                       # number of instructions that are conditional controls
system.cpu55.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu55.num_fp_insts                           0                       # number of float instructions
system.cpu55.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu55.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu55.num_func_calls                    537961                       # number of times a function call or return occured
system.cpu55.num_idle_cycles             1182687442.161244                       # Number of idle cycles
system.cpu55.num_int_alu_accesses             9310701                       # Number of integer alu accesses
system.cpu55.num_int_insts                    9310701                       # number of integer instructions
system.cpu55.num_int_register_reads          11850658                       # number of times the integer registers were read
system.cpu55.num_int_register_writes          7251162                       # number of times the integer registers were written
system.cpu55.num_load_insts                   2166954                       # Number of load instructions
system.cpu55.num_mem_refs                     3504939                       # number of memory refs
system.cpu55.num_store_insts                  1337985                       # Number of store instructions
system.cpu55.num_vec_alu_accesses                3227                       # Number of vector alu accesses
system.cpu55.num_vec_insts                       3227                       # number of vector instructions
system.cpu55.num_vec_register_reads              2899                       # number of times the vector registers were read
system.cpu55.num_vec_register_writes              336                       # number of times the vector registers were written
system.cpu55.op_class::No_OpClass                1070      0.01%      0.01% # Class of executed instruction
system.cpu55.op_class::IntAlu                 6804245     65.87%     65.88% # Class of executed instruction
system.cpu55.op_class::IntMult                  14951      0.14%     66.02% # Class of executed instruction
system.cpu55.op_class::IntDiv                    4798      0.05%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatAdd                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatCmp                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatCvt                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatMult                    0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatMultAcc                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatDiv                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatMisc                   17      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::FloatSqrt                    0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdAdd                      0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdAddAcc                   0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdAlu                      0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdCmp                      0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdCvt                      0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdMisc                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdMult                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdMultAcc                  0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdShift                    0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdShiftAcc                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdDiv                      0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdSqrt                     0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatAdd                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatAlu                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatCmp                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatCvt                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatDiv                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatMisc                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatMult                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatMultAcc             0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatSqrt                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdReduceAdd                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdReduceAlu                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdReduceCmp                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatReduceAdd            0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdFloatReduceCmp            0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdAes                      0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdAesMix                   0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdSha1Hash                 0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdSha1Hash2                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdSha256Hash               0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdSha256Hash2              0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdShaSigma2                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdShaSigma3                0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::SimdPredAlu                  0      0.00%     66.07% # Class of executed instruction
system.cpu55.op_class::MemRead                2166954     20.98%     87.05% # Class of executed instruction
system.cpu55.op_class::MemWrite               1337985     12.95%    100.00% # Class of executed instruction
system.cpu55.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::total                 10330020                       # Class of executed instruction
system.cpu56.Branches                         1492749                       # Number of branches fetched
system.cpu56.committedInsts                   6303951                       # Number of instructions committed
system.cpu56.committedOps                     7331609                       # Number of ops (including micro ops) committed
system.cpu56.dtb.accesses                     2407859                       # DTB accesses
system.cpu56.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.flush_entries                    285                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu56.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.hits                         2406408                       # DTB hits
system.cpu56.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu56.dtb.inst_hits                          0                       # ITB inst hits
system.cpu56.dtb.inst_misses                        0                       # ITB inst misses
system.cpu56.dtb.misses                          1451                       # DTB misses
system.cpu56.dtb.perms_faults                      37                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.prefetch_faults                  369                       # Number of TLB faults due to prefetch
system.cpu56.dtb.read_accesses                1546889                       # DTB read accesses
system.cpu56.dtb.read_hits                    1545669                       # DTB read hits
system.cpu56.dtb.read_misses                     1220                       # DTB read misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.dtb.walker.walkPageSizes::4K         1292     97.22%     97.22% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::2M           24      1.81%     99.02% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::1G           13      0.98%    100.00% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::total         1329                       # Table walker page sizes translated
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Data         1451                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::total         1451                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Data         1329                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::total         1329                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin::total         2780                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkWaitTime::samples         1451                       # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walkWaitTime::0          1451    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walkWaitTime::total         1451                       # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walks                    1451                       # Table walker walks requested
system.cpu56.dtb.walker.walksLong                1451                       # Table walker walks initiated with long descriptors
system.cpu56.dtb.walker.walksPending::samples    932388628                       # Table walker pending requests distribution
system.cpu56.dtb.walker.walksPending::0     932388628    100.00%    100.00% # Table walker pending requests distribution
system.cpu56.dtb.walker.walksPending::total    932388628                       # Table walker pending requests distribution
system.cpu56.dtb.write_accesses                860970                       # DTB write accesses
system.cpu56.dtb.write_hits                    860739                       # DTB write hits
system.cpu56.dtb.write_misses                     231                       # DTB write misses
system.cpu56.idle_fraction                   0.994248                       # Percentage of idle cycles
system.cpu56.itb.accesses                     6302992                       # DTB accesses
system.cpu56.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu56.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu56.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu56.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu56.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.hits                         6298530                       # DTB hits
system.cpu56.itb.inst_accesses                6302992                       # ITB inst accesses
system.cpu56.itb.inst_hits                    6298530                       # ITB inst hits
system.cpu56.itb.inst_misses                     4462                       # ITB inst misses
system.cpu56.itb.misses                          4462                       # DTB misses
system.cpu56.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu56.itb.read_accesses                      0                       # DTB read accesses
system.cpu56.itb.read_hits                          0                       # DTB read hits
system.cpu56.itb.read_misses                        0                       # DTB read misses
system.cpu56.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.itb.walker.walkPageSizes::4K         4393     99.32%     99.32% # Table walker page sizes translated
system.cpu56.itb.walker.walkPageSizes::2M           30      0.68%    100.00% # Table walker page sizes translated
system.cpu56.itb.walker.walkPageSizes::total         4423                       # Table walker page sizes translated
system.cpu56.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::Inst         4462                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::total         4462                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Inst         4423                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::total         4423                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin::total         8885                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkWaitTime::samples         4462                       # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walkWaitTime::0          4462    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walkWaitTime::total         4462                       # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walks                    4462                       # Table walker walks requested
system.cpu56.itb.walker.walksLong                4462                       # Table walker walks initiated with long descriptors
system.cpu56.itb.walker.walksPending::samples    932360848                       # Table walker pending requests distribution
system.cpu56.itb.walker.walksPending::0     932360848    100.00%    100.00% # Table walker pending requests distribution
system.cpu56.itb.walker.walksPending::total    932360848                       # Table walker pending requests distribution
system.cpu56.itb.write_accesses                     0                       # DTB write accesses
system.cpu56.itb.write_hits                         0                       # DTB write hits
system.cpu56.itb.write_misses                       0                       # DTB write misses
system.cpu56.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu56.kern.inst.quiesce                   1242                       # number of quiesce instructions executed
system.cpu56.not_idle_fraction               0.005752                       # Percentage of non-idle cycles
system.cpu56.numCycles                     1177048156                       # number of cpu cycles simulated
system.cpu56.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu56.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu56.num_busy_cycles             6770439.311083                       # Number of busy cycles
system.cpu56.num_cc_register_reads            2361848                       # number of times the CC registers were read
system.cpu56.num_cc_register_writes           1073478                       # number of times the CC registers were written
system.cpu56.num_conditional_control_insts      1067298                       # number of instructions that are conditional controls
system.cpu56.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu56.num_fp_insts                           0                       # number of float instructions
system.cpu56.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu56.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu56.num_func_calls                    380482                       # number of times a function call or return occured
system.cpu56.num_idle_cycles             1170277716.688917                       # Number of idle cycles
system.cpu56.num_int_alu_accesses             6520287                       # Number of integer alu accesses
system.cpu56.num_int_insts                    6520287                       # number of integer instructions
system.cpu56.num_int_register_reads           8395728                       # number of times the integer registers were read
system.cpu56.num_int_register_writes          5026582                       # number of times the integer registers were written
system.cpu56.num_load_insts                   1545369                       # Number of load instructions
system.cpu56.num_mem_refs                     2406259                       # number of memory refs
system.cpu56.num_store_insts                   860890                       # Number of store instructions
system.cpu56.num_vec_alu_accesses                2728                       # Number of vector alu accesses
system.cpu56.num_vec_insts                       2728                       # number of vector instructions
system.cpu56.num_vec_register_reads              1968                       # number of times the vector registers were read
system.cpu56.num_vec_register_writes              760                       # number of times the vector registers were written
system.cpu56.op_class::No_OpClass                 813      0.01%      0.01% # Class of executed instruction
system.cpu56.op_class::IntAlu                 4910544     66.98%     66.99% # Class of executed instruction
system.cpu56.op_class::IntMult                  12350      0.17%     67.15% # Class of executed instruction
system.cpu56.op_class::IntDiv                    1937      0.03%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatAdd                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatCmp                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatCvt                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatMult                    0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatMultAcc                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatDiv                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatMisc                    0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::FloatSqrt                    0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdAdd                      0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdAddAcc                   0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdAlu                      0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdCmp                      0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdCvt                      0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdMisc                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdMult                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdMultAcc                  0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdShift                    0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdShiftAcc                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdDiv                      0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdSqrt                     0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatAdd                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatAlu                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatCmp                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatCvt                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatDiv                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatMisc                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatMult                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatMultAcc             0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatSqrt                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdReduceAdd                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdReduceAlu                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdReduceCmp                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatReduceAdd            0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdFloatReduceCmp            0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdAes                      0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdAesMix                   0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdSha1Hash                 0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdSha1Hash2                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdSha256Hash               0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdSha256Hash2              0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdShaSigma2                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdShaSigma3                0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::SimdPredAlu                  0      0.00%     67.18% # Class of executed instruction
system.cpu56.op_class::MemRead                1545369     21.08%     88.26% # Class of executed instruction
system.cpu56.op_class::MemWrite                860890     11.74%    100.00% # Class of executed instruction
system.cpu56.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::total                  7331903                       # Class of executed instruction
system.cpu57.Branches                         3242037                       # Number of branches fetched
system.cpu57.committedInsts                  14277774                       # Number of instructions committed
system.cpu57.committedOps                    16792434                       # Number of ops (including micro ops) committed
system.cpu57.dtb.accesses                     5655579                       # DTB accesses
system.cpu57.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.flush_entries                    661                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu57.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.hits                         5651411                       # DTB hits
system.cpu57.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu57.dtb.inst_hits                          0                       # ITB inst hits
system.cpu57.dtb.inst_misses                        0                       # ITB inst misses
system.cpu57.dtb.misses                          4168                       # DTB misses
system.cpu57.dtb.perms_faults                     138                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.prefetch_faults                 1275                       # Number of TLB faults due to prefetch
system.cpu57.dtb.read_accesses                3436334                       # DTB read accesses
system.cpu57.dtb.read_hits                    3432792                       # DTB read hits
system.cpu57.dtb.read_misses                     3542                       # DTB read misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.dtb.walker.walkPageSizes::4K         3735     97.24%     97.24% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::2M           85      2.21%     99.45% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::1G           21      0.55%    100.00% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::total         3841                       # Table walker page sizes translated
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Data         4168                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::total         4168                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Data         3841                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::total         3841                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin::total         8009                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkWaitTime::samples         4168                       # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walkWaitTime::0          4168    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walkWaitTime::total         4168                       # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walks                    4168                       # Table walker walks requested
system.cpu57.dtb.walker.walksLong                4168                       # Table walker walks initiated with long descriptors
system.cpu57.dtb.walker.walksPending::samples  -1174058572                       # Table walker pending requests distribution
system.cpu57.dtb.walker.walksPending::0   -1174058572    100.00%    100.00% # Table walker pending requests distribution
system.cpu57.dtb.walker.walksPending::total  -1174058572                       # Table walker pending requests distribution
system.cpu57.dtb.write_accesses               2219245                       # DTB write accesses
system.cpu57.dtb.write_hits                   2218619                       # DTB write hits
system.cpu57.dtb.write_misses                     626                       # DTB write misses
system.cpu57.idle_fraction                   0.986824                       # Percentage of idle cycles
system.cpu57.itb.accesses                    14277658                       # DTB accesses
system.cpu57.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu57.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu57.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu57.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu57.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.hits                        14258141                       # DTB hits
system.cpu57.itb.inst_accesses               14277658                       # ITB inst accesses
system.cpu57.itb.inst_hits                   14258141                       # ITB inst hits
system.cpu57.itb.inst_misses                    19517                       # ITB inst misses
system.cpu57.itb.misses                         19517                       # DTB misses
system.cpu57.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu57.itb.read_accesses                      0                       # DTB read accesses
system.cpu57.itb.read_hits                          0                       # DTB read hits
system.cpu57.itb.read_misses                        0                       # DTB read misses
system.cpu57.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.itb.walker.walkPageSizes::4K        19272     99.27%     99.27% # Table walker page sizes translated
system.cpu57.itb.walker.walkPageSizes::2M          141      0.73%    100.00% # Table walker page sizes translated
system.cpu57.itb.walker.walkPageSizes::total        19413                       # Table walker page sizes translated
system.cpu57.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::Inst        19517                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::total        19517                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Inst        19413                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::total        19413                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin::total        38930                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkWaitTime::samples        19517                       # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walkWaitTime::0         19517    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walkWaitTime::total        19517                       # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walks                   19517                       # Table walker walks requested
system.cpu57.itb.walker.walksLong               19517                       # Table walker walks initiated with long descriptors
system.cpu57.itb.walker.walksPending::samples  -1174086352                       # Table walker pending requests distribution
system.cpu57.itb.walker.walksPending::0   -1174086352    100.00%    100.00% # Table walker pending requests distribution
system.cpu57.itb.walker.walksPending::total  -1174086352                       # Table walker pending requests distribution
system.cpu57.itb.write_accesses                     0                       # DTB write accesses
system.cpu57.itb.write_hits                         0                       # DTB write hits
system.cpu57.itb.write_misses                       0                       # DTB write misses
system.cpu57.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu57.kern.inst.quiesce                   1388                       # number of quiesce instructions executed
system.cpu57.not_idle_fraction               0.013176                       # Percentage of non-idle cycles
system.cpu57.numCycles                     1261468613                       # number of cpu cycles simulated
system.cpu57.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu57.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu57.num_busy_cycles             16620601.396255                       # Number of busy cycles
system.cpu57.num_cc_register_reads            4361523                       # number of times the CC registers were read
system.cpu57.num_cc_register_writes           3047913                       # number of times the CC registers were written
system.cpu57.num_conditional_control_insts      2186488                       # number of instructions that are conditional controls
system.cpu57.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu57.num_fp_insts                           0                       # number of float instructions
system.cpu57.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu57.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu57.num_func_calls                    898211                       # number of times a function call or return occured
system.cpu57.num_idle_cycles             1244848011.603745                       # Number of idle cycles
system.cpu57.num_int_alu_accesses            15303768                       # Number of integer alu accesses
system.cpu57.num_int_insts                   15303768                       # number of integer instructions
system.cpu57.num_int_register_reads          19893928                       # number of times the integer registers were read
system.cpu57.num_int_register_writes         12007452                       # number of times the integer registers were written
system.cpu57.num_load_insts                   3432159                       # Number of load instructions
system.cpu57.num_mem_refs                     5651161                       # number of memory refs
system.cpu57.num_store_insts                  2219002                       # Number of store instructions
system.cpu57.num_vec_alu_accesses               12615                       # Number of vector alu accesses
system.cpu57.num_vec_insts                      12615                       # number of vector instructions
system.cpu57.num_vec_register_reads             10849                       # number of times the vector registers were read
system.cpu57.num_vec_register_writes             1890                       # number of times the vector registers were written
system.cpu57.op_class::No_OpClass                3130      0.02%      0.02% # Class of executed instruction
system.cpu57.op_class::IntAlu                11101380     66.11%     66.12% # Class of executed instruction
system.cpu57.op_class::IntMult                  30859      0.18%     66.31% # Class of executed instruction
system.cpu57.op_class::IntDiv                    6595      0.04%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatAdd                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatCmp                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatCvt                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatMult                    0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatMultAcc                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatDiv                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatMisc                  391      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::FloatSqrt                    0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdAdd                      0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdAddAcc                   0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdAlu                      0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdCmp                      0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdCvt                      0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdMisc                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdMult                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdMultAcc                  0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdShift                    0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdShiftAcc                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdDiv                      0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdSqrt                     0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatAdd                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatAlu                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatCmp                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatCvt                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatDiv                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatMisc                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatMult                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatMultAcc             0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatSqrt                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdReduceAdd                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdReduceAlu                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdReduceCmp                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatReduceAdd            0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdFloatReduceCmp            0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdAes                      0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdAesMix                   0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdSha1Hash                 0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdSha1Hash2                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdSha256Hash               0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdSha256Hash2              0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdShaSigma2                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdShaSigma3                0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::SimdPredAlu                  0      0.00%     66.35% # Class of executed instruction
system.cpu57.op_class::MemRead                3432159     20.44%     86.79% # Class of executed instruction
system.cpu57.op_class::MemWrite               2219002     13.21%    100.00% # Class of executed instruction
system.cpu57.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::total                 16793516                       # Class of executed instruction
system.cpu58.Branches                         3251734                       # Number of branches fetched
system.cpu58.committedInsts                  13945650                       # Number of instructions committed
system.cpu58.committedOps                    16417352                       # Number of ops (including micro ops) committed
system.cpu58.dtb.accesses                     5401652                       # DTB accesses
system.cpu58.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.flush_entries                    480                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu58.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.hits                         5394403                       # DTB hits
system.cpu58.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu58.dtb.inst_hits                          0                       # ITB inst hits
system.cpu58.dtb.inst_misses                        0                       # ITB inst misses
system.cpu58.dtb.misses                          7249                       # DTB misses
system.cpu58.dtb.perms_faults                      75                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.prefetch_faults                 1557                       # Number of TLB faults due to prefetch
system.cpu58.dtb.read_accesses                3195509                       # DTB read accesses
system.cpu58.dtb.read_hits                    3189037                       # DTB read hits
system.cpu58.dtb.read_misses                     6472                       # DTB read misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.dtb.walker.walkPageSizes::4K         6876     98.21%     98.21% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::2M          112      1.60%     99.81% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::1G           13      0.19%    100.00% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::total         7001                       # Table walker page sizes translated
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Data         7249                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::total         7249                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Data         7001                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::total         7001                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin::total        14250                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkWaitTime::samples         7249                       # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walkWaitTime::0          7249    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walkWaitTime::total         7249                       # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walks                    7249                       # Table walker walks requested
system.cpu58.dtb.walker.walksLong                7249                       # Table walker walks initiated with long descriptors
system.cpu58.dtb.walker.walksPending::samples   1012900288                       # Table walker pending requests distribution
system.cpu58.dtb.walker.walksPending::0    1012900288    100.00%    100.00% # Table walker pending requests distribution
system.cpu58.dtb.walker.walksPending::total   1012900288                       # Table walker pending requests distribution
system.cpu58.dtb.write_accesses               2206143                       # DTB write accesses
system.cpu58.dtb.write_hits                   2205366                       # DTB write hits
system.cpu58.dtb.write_misses                     777                       # DTB write misses
system.cpu58.idle_fraction                   0.987119                       # Percentage of idle cycles
system.cpu58.itb.accesses                    13945620                       # DTB accesses
system.cpu58.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu58.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu58.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu58.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu58.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.hits                        13924382                       # DTB hits
system.cpu58.itb.inst_accesses               13945620                       # ITB inst accesses
system.cpu58.itb.inst_hits                   13924382                       # ITB inst hits
system.cpu58.itb.inst_misses                    21238                       # ITB inst misses
system.cpu58.itb.misses                         21238                       # DTB misses
system.cpu58.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu58.itb.read_accesses                      0                       # DTB read accesses
system.cpu58.itb.read_hits                          0                       # DTB read hits
system.cpu58.itb.read_misses                        0                       # DTB read misses
system.cpu58.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.itb.walker.walkPageSizes::4K        21052     99.40%     99.40% # Table walker page sizes translated
system.cpu58.itb.walker.walkPageSizes::2M          127      0.60%    100.00% # Table walker page sizes translated
system.cpu58.itb.walker.walkPageSizes::total        21179                       # Table walker page sizes translated
system.cpu58.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::Inst        21238                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::total        21238                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Inst        21179                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::total        21179                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin::total        42417                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkWaitTime::samples        21238                       # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walkWaitTime::0         21238    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walkWaitTime::total        21238                       # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walks                   21238                       # Table walker walks requested
system.cpu58.itb.walker.walksLong               21238                       # Table walker walks initiated with long descriptors
system.cpu58.itb.walker.walksPending::samples   1012872508                       # Table walker pending requests distribution
system.cpu58.itb.walker.walksPending::0    1012872508    100.00%    100.00% # Table walker pending requests distribution
system.cpu58.itb.walker.walksPending::total   1012872508                       # Table walker pending requests distribution
system.cpu58.itb.write_accesses                     0                       # DTB write accesses
system.cpu58.itb.write_hits                         0                       # DTB write hits
system.cpu58.itb.write_misses                       0                       # DTB write misses
system.cpu58.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu58.kern.inst.quiesce                   1322                       # number of quiesce instructions executed
system.cpu58.not_idle_fraction               0.012881                       # Percentage of non-idle cycles
system.cpu58.numCycles                     1229071669                       # number of cpu cycles simulated
system.cpu58.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu58.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu58.num_busy_cycles             15832192.141575                       # Number of busy cycles
system.cpu58.num_cc_register_reads            4148954                       # number of times the CC registers were read
system.cpu58.num_cc_register_writes           2773755                       # number of times the CC registers were written
system.cpu58.num_conditional_control_insts      2187341                       # number of instructions that are conditional controls
system.cpu58.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu58.num_fp_insts                           0                       # number of float instructions
system.cpu58.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu58.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu58.num_func_calls                    902034                       # number of times a function call or return occured
system.cpu58.num_idle_cycles             1213239476.858425                       # Number of idle cycles
system.cpu58.num_int_alu_accesses            14967883                       # Number of integer alu accesses
system.cpu58.num_int_insts                   14967883                       # number of integer instructions
system.cpu58.num_int_register_reads          19635766                       # number of times the integer registers were read
system.cpu58.num_int_register_writes         11685603                       # number of times the integer registers were written
system.cpu58.num_load_insts                   3191076                       # Number of load instructions
system.cpu58.num_mem_refs                     5396827                       # number of memory refs
system.cpu58.num_store_insts                  2205751                       # Number of store instructions
system.cpu58.num_vec_alu_accesses               21869                       # Number of vector alu accesses
system.cpu58.num_vec_insts                      21869                       # number of vector instructions
system.cpu58.num_vec_register_reads             19365                       # number of times the vector registers were read
system.cpu58.num_vec_register_writes             3040                       # number of times the vector registers were written
system.cpu58.op_class::No_OpClass                3874      0.02%      0.02% # Class of executed instruction
system.cpu58.op_class::IntAlu                10984544     66.90%     66.93% # Class of executed instruction
system.cpu58.op_class::IntMult                  25803      0.16%     67.08% # Class of executed instruction
system.cpu58.op_class::IntDiv                    5227      0.03%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatAdd                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatCmp                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatCvt                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatMult                    0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatMultAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatDiv                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatMisc                 2300      0.01%     67.13% # Class of executed instruction
system.cpu58.op_class::FloatSqrt                    0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdAdd                      0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdAddAcc                   0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdAlu                      0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdCmp                      0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdCvt                      0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdMisc                     0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdMult                     0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdMultAcc                  0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdShift                    0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdShiftAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdDiv                      0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdSqrt                     0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatAdd                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatAlu                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatCmp                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatCvt                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatDiv                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatMisc                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatMult                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatMultAcc             0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatSqrt                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdReduceAdd                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdReduceAlu                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdReduceCmp                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatReduceAdd            0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdFloatReduceCmp            0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdAes                      0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdAesMix                   0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdSha1Hash                 0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdSha1Hash2                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdSha256Hash               0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdSha256Hash2              0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdShaSigma2                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdShaSigma3                0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::SimdPredAlu                  0      0.00%     67.13% # Class of executed instruction
system.cpu58.op_class::MemRead                3191076     19.44%     86.57% # Class of executed instruction
system.cpu58.op_class::MemWrite               2205751     13.43%    100.00% # Class of executed instruction
system.cpu58.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::total                 16418575                       # Class of executed instruction
system.cpu59.Branches                         1719930                       # Number of branches fetched
system.cpu59.committedInsts                   7450480                       # Number of instructions committed
system.cpu59.committedOps                     8746708                       # Number of ops (including micro ops) committed
system.cpu59.dtb.accesses                     2927336                       # DTB accesses
system.cpu59.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.flush_entries                    631                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu59.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.hits                         2925841                       # DTB hits
system.cpu59.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu59.dtb.inst_hits                          0                       # ITB inst hits
system.cpu59.dtb.inst_misses                        0                       # ITB inst misses
system.cpu59.dtb.misses                          1495                       # DTB misses
system.cpu59.dtb.perms_faults                      80                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.prefetch_faults                  380                       # Number of TLB faults due to prefetch
system.cpu59.dtb.read_accesses                1833181                       # DTB read accesses
system.cpu59.dtb.read_hits                    1831972                       # DTB read hits
system.cpu59.dtb.read_misses                     1209                       # DTB read misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.dtb.walker.walkPageSizes::4K         1350     96.09%     96.09% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::2M           38      2.70%     98.79% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::1G           17      1.21%    100.00% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::total         1405                       # Table walker page sizes translated
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Data         1495                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::total         1495                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Data         1405                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::total         1405                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin::total         2900                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkWaitTime::samples         1495                       # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walkWaitTime::0          1495    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walkWaitTime::total         1495                       # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walks                    1495                       # Table walker walks requested
system.cpu59.dtb.walker.walksLong                1495                       # Table walker walks initiated with long descriptors
system.cpu59.dtb.walker.walksPending::samples  -1095108148                       # Table walker pending requests distribution
system.cpu59.dtb.walker.walksPending::0   -1095108148    100.00%    100.00% # Table walker pending requests distribution
system.cpu59.dtb.walker.walksPending::total  -1095108148                       # Table walker pending requests distribution
system.cpu59.dtb.write_accesses               1094155                       # DTB write accesses
system.cpu59.dtb.write_hits                   1093869                       # DTB write hits
system.cpu59.dtb.write_misses                     286                       # DTB write misses
system.cpu59.idle_fraction                   0.993138                       # Percentage of idle cycles
system.cpu59.itb.accesses                     7449477                       # DTB accesses
system.cpu59.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.flush_entries                    583                       # Number of entries that have been flushed from TLB
system.cpu59.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu59.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu59.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu59.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.hits                         7442679                       # DTB hits
system.cpu59.itb.inst_accesses                7449477                       # ITB inst accesses
system.cpu59.itb.inst_hits                    7442679                       # ITB inst hits
system.cpu59.itb.inst_misses                     6798                       # ITB inst misses
system.cpu59.itb.misses                          6798                       # DTB misses
system.cpu59.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu59.itb.read_accesses                      0                       # DTB read accesses
system.cpu59.itb.read_hits                          0                       # DTB read hits
system.cpu59.itb.read_misses                        0                       # DTB read misses
system.cpu59.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.itb.walker.walkPageSizes::4K         6706     99.19%     99.19% # Table walker page sizes translated
system.cpu59.itb.walker.walkPageSizes::2M           55      0.81%    100.00% # Table walker page sizes translated
system.cpu59.itb.walker.walkPageSizes::total         6761                       # Table walker page sizes translated
system.cpu59.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::Inst         6798                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::total         6798                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Inst         6761                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::total         6761                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin::total        13559                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkWaitTime::samples         6798                       # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walkWaitTime::0          6798    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walkWaitTime::total         6798                       # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walks                    6798                       # Table walker walks requested
system.cpu59.itb.walker.walksLong                6798                       # Table walker walks initiated with long descriptors
system.cpu59.itb.walker.walksPending::samples  -1095135928                       # Table walker pending requests distribution
system.cpu59.itb.walker.walksPending::0   -1095135928    100.00%    100.00% # Table walker pending requests distribution
system.cpu59.itb.walker.walksPending::total  -1095135928                       # Table walker pending requests distribution
system.cpu59.itb.write_accesses                     0                       # DTB write accesses
system.cpu59.itb.write_hits                         0                       # DTB write hits
system.cpu59.itb.write_misses                       0                       # DTB write misses
system.cpu59.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu59.kern.inst.quiesce                   1585                       # number of quiesce instructions executed
system.cpu59.not_idle_fraction               0.006862                       # Percentage of non-idle cycles
system.cpu59.numCycles                     1214673410                       # number of cpu cycles simulated
system.cpu59.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu59.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu59.num_busy_cycles             8335314.674709                       # Number of busy cycles
system.cpu59.num_cc_register_reads            2499300                       # number of times the CC registers were read
system.cpu59.num_cc_register_writes           1211904                       # number of times the CC registers were written
system.cpu59.num_conditional_control_insts      1177372                       # number of instructions that are conditional controls
system.cpu59.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu59.num_fp_insts                           0                       # number of float instructions
system.cpu59.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu59.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu59.num_func_calls                    478296                       # number of times a function call or return occured
system.cpu59.num_idle_cycles             1206338095.325291                       # Number of idle cycles
system.cpu59.num_int_alu_accesses             7874837                       # Number of integer alu accesses
system.cpu59.num_int_insts                    7874837                       # number of integer instructions
system.cpu59.num_int_register_reads          10096989                       # number of times the integer registers were read
system.cpu59.num_int_register_writes          6100604                       # number of times the integer registers were written
system.cpu59.num_load_insts                   1831281                       # Number of load instructions
system.cpu59.num_mem_refs                     2925386                       # number of memory refs
system.cpu59.num_store_insts                  1094105                       # Number of store instructions
system.cpu59.num_vec_alu_accesses                3338                       # Number of vector alu accesses
system.cpu59.num_vec_insts                       3338                       # number of vector instructions
system.cpu59.num_vec_register_reads              2926                       # number of times the vector registers were read
system.cpu59.num_vec_register_writes              472                       # number of times the vector registers were written
system.cpu59.op_class::No_OpClass                 791      0.01%      0.01% # Class of executed instruction
system.cpu59.op_class::IntAlu                 5803939     66.35%     66.36% # Class of executed instruction
system.cpu59.op_class::IntMult                  13109      0.15%     66.51% # Class of executed instruction
system.cpu59.op_class::IntDiv                    3595      0.04%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatAdd                     0      0.00%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatCmp                     0      0.00%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatCvt                     0      0.00%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatMult                    0      0.00%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatMultAcc                 0      0.00%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatDiv                     0      0.00%     66.55% # Class of executed instruction
system.cpu59.op_class::FloatMisc                  170      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatSqrt                    0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAdd                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAddAcc                   0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAlu                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdCmp                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdCvt                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdMisc                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdMult                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdMultAcc                  0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShift                    0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShiftAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdDiv                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSqrt                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatAdd                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatAlu                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatCmp                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatCvt                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatDiv                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatMisc                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatMult                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatMultAcc             0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatSqrt                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdReduceAdd                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdReduceAlu                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdReduceCmp                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatReduceAdd            0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatReduceCmp            0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAes                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAesMix                   0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha1Hash                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha1Hash2                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha256Hash               0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha256Hash2              0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShaSigma2                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShaSigma3                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdPredAlu                  0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::MemRead                1831281     20.94%     87.49% # Class of executed instruction
system.cpu59.op_class::MemWrite               1094105     12.51%    100.00% # Class of executed instruction
system.cpu59.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::total                  8746990                       # Class of executed instruction
system.cpu60.Branches                         2477699                       # Number of branches fetched
system.cpu60.committedInsts                  10972718                       # Number of instructions committed
system.cpu60.committedOps                    12856841                       # Number of ops (including micro ops) committed
system.cpu60.dtb.accesses                     4298825                       # DTB accesses
system.cpu60.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.flush_entries                    409                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu60.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.hits                         4296010                       # DTB hits
system.cpu60.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu60.dtb.inst_hits                          0                       # ITB inst hits
system.cpu60.dtb.inst_misses                        0                       # ITB inst misses
system.cpu60.dtb.misses                          2815                       # DTB misses
system.cpu60.dtb.perms_faults                      67                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.prefetch_faults                  689                       # Number of TLB faults due to prefetch
system.cpu60.dtb.read_accesses                2670602                       # DTB read accesses
system.cpu60.dtb.read_hits                    2668171                       # DTB read hits
system.cpu60.dtb.read_misses                     2431                       # DTB read misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.dtb.walker.walkPageSizes::4K         2528     97.01%     97.01% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::2M           60      2.30%     99.31% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::1G           18      0.69%    100.00% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::total         2606                       # Table walker page sizes translated
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Data         2815                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::total         2815                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Data         2606                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::total         2606                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin::total         5421                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkWaitTime::samples         2815                       # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walkWaitTime::0          2815    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walkWaitTime::total         2815                       # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walks                    2815                       # Table walker walks requested
system.cpu60.dtb.walker.walksLong                2815                       # Table walker walks initiated with long descriptors
system.cpu60.dtb.walker.walksPending::samples   1091850712                       # Table walker pending requests distribution
system.cpu60.dtb.walker.walksPending::0    1091850712    100.00%    100.00% # Table walker pending requests distribution
system.cpu60.dtb.walker.walksPending::total   1091850712                       # Table walker pending requests distribution
system.cpu60.dtb.write_accesses               1628223                       # DTB write accesses
system.cpu60.dtb.write_hits                   1627839                       # DTB write hits
system.cpu60.dtb.write_misses                     384                       # DTB write misses
system.cpu60.idle_fraction                   0.989913                       # Percentage of idle cycles
system.cpu60.itb.accesses                    10972016                       # DTB accesses
system.cpu60.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu60.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu60.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu60.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu60.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.hits                        10959123                       # DTB hits
system.cpu60.itb.inst_accesses               10972016                       # ITB inst accesses
system.cpu60.itb.inst_hits                   10959123                       # ITB inst hits
system.cpu60.itb.inst_misses                    12893                       # ITB inst misses
system.cpu60.itb.misses                         12893                       # DTB misses
system.cpu60.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu60.itb.read_accesses                      0                       # DTB read accesses
system.cpu60.itb.read_hits                          0                       # DTB read hits
system.cpu60.itb.read_misses                        0                       # DTB read misses
system.cpu60.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.itb.walker.walkPageSizes::4K        12734     99.46%     99.46% # Table walker page sizes translated
system.cpu60.itb.walker.walkPageSizes::2M           69      0.54%    100.00% # Table walker page sizes translated
system.cpu60.itb.walker.walkPageSizes::total        12803                       # Table walker page sizes translated
system.cpu60.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::Inst        12893                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::total        12893                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Inst        12803                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::total        12803                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin::total        25696                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkWaitTime::samples        12893                       # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walkWaitTime::0         12893    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walkWaitTime::total        12893                       # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walks                   12893                       # Table walker walks requested
system.cpu60.itb.walker.walksLong               12893                       # Table walker walks initiated with long descriptors
system.cpu60.itb.walker.walksPending::samples   1091822932                       # Table walker pending requests distribution
system.cpu60.itb.walker.walksPending::0    1091822932    100.00%    100.00% # Table walker pending requests distribution
system.cpu60.itb.walker.walksPending::total   1091822932                       # Table walker pending requests distribution
system.cpu60.itb.write_accesses                     0                       # DTB write accesses
system.cpu60.itb.write_hits                         0                       # DTB write hits
system.cpu60.itb.write_misses                       0                       # DTB write misses
system.cpu60.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu60.kern.inst.quiesce                   1357                       # number of quiesce instructions executed
system.cpu60.not_idle_fraction               0.010087                       # Percentage of non-idle cycles
system.cpu60.numCycles                     1201012321                       # number of cpu cycles simulated
system.cpu60.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu60.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu60.num_busy_cycles             12115009.923707                       # Number of busy cycles
system.cpu60.num_cc_register_reads            3360337                       # number of times the CC registers were read
system.cpu60.num_cc_register_writes           2092428                       # number of times the CC registers were written
system.cpu60.num_conditional_control_insts      1693762                       # number of instructions that are conditional controls
system.cpu60.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu60.num_fp_insts                           0                       # number of float instructions
system.cpu60.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu60.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu60.num_func_calls                    703149                       # number of times a function call or return occured
system.cpu60.num_idle_cycles             1188897311.076293                       # Number of idle cycles
system.cpu60.num_int_alu_accesses            11716038                       # Number of integer alu accesses
system.cpu60.num_int_insts                   11716038                       # number of integer instructions
system.cpu60.num_int_register_reads          15366460                       # number of times the integer registers were read
system.cpu60.num_int_register_writes          9172078                       # number of times the integer registers were written
system.cpu60.num_load_insts                   2665899                       # Number of load instructions
system.cpu60.num_mem_refs                     4293963                       # number of memory refs
system.cpu60.num_store_insts                  1628064                       # Number of store instructions
system.cpu60.num_vec_alu_accesses               10048                       # Number of vector alu accesses
system.cpu60.num_vec_insts                      10048                       # number of vector instructions
system.cpu60.num_vec_register_reads              8201                       # number of times the vector registers were read
system.cpu60.num_vec_register_writes             1892                       # number of times the vector registers were written
system.cpu60.op_class::No_OpClass                1150      0.01%      0.01% # Class of executed instruction
system.cpu60.op_class::IntAlu                 8526510     66.32%     66.33% # Class of executed instruction
system.cpu60.op_class::IntMult                  30436      0.24%     66.56% # Class of executed instruction
system.cpu60.op_class::IntDiv                    5165      0.04%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatAdd                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatCmp                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatCvt                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatMult                    0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatMultAcc                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatDiv                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatMisc                  157      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::FloatSqrt                    0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdAdd                      0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdAddAcc                   0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdAlu                      0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdCmp                      0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdCvt                      0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdMisc                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdMult                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdMultAcc                  0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdShift                    0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdShiftAcc                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdDiv                      0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdSqrt                     0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatAdd                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatAlu                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatCmp                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatCvt                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatDiv                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatMisc                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatMult                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatMultAcc             0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatSqrt                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdReduceAdd                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdReduceAlu                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdReduceCmp                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatReduceAdd            0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdFloatReduceCmp            0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdAes                      0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdAesMix                   0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdSha1Hash                 0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdSha1Hash2                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdSha256Hash               0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdSha256Hash2              0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdShaSigma2                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdShaSigma3                0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::SimdPredAlu                  0      0.00%     66.60% # Class of executed instruction
system.cpu60.op_class::MemRead                2665899     20.73%     87.34% # Class of executed instruction
system.cpu60.op_class::MemWrite               1628064     12.66%    100.00% # Class of executed instruction
system.cpu60.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::total                 12857381                       # Class of executed instruction
system.cpu61.Branches                         4939184                       # Number of branches fetched
system.cpu61.committedInsts                  20969406                       # Number of instructions committed
system.cpu61.committedOps                    24811211                       # Number of ops (including micro ops) committed
system.cpu61.dtb.accesses                     8164793                       # DTB accesses
system.cpu61.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.flush_entries                    392                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu61.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.hits                         8151092                       # DTB hits
system.cpu61.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu61.dtb.inst_hits                          0                       # ITB inst hits
system.cpu61.dtb.inst_misses                        0                       # ITB inst misses
system.cpu61.dtb.misses                         13701                       # DTB misses
system.cpu61.dtb.perms_faults                      25                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.prefetch_faults                 2969                       # Number of TLB faults due to prefetch
system.cpu61.dtb.read_accesses                4646087                       # DTB read accesses
system.cpu61.dtb.read_hits                    4633738                       # DTB read hits
system.cpu61.dtb.read_misses                    12349                       # DTB read misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.dtb.walker.walkPageSizes::4K        13325     98.72%     98.72% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::2M          166      1.23%     99.95% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::1G            7      0.05%    100.00% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::total        13498                       # Table walker page sizes translated
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Data        13701                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::total        13701                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Data        13498                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::total        13498                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin::total        27199                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkWaitTime::samples        13701                       # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walkWaitTime::0         13701    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walkWaitTime::total        13701                       # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walks                   13701                       # Table walker walks requested
system.cpu61.dtb.walker.walksLong               13701                       # Table walker walks initiated with long descriptors
system.cpu61.dtb.walker.walksPending::samples  -1015691020                       # Table walker pending requests distribution
system.cpu61.dtb.walker.walksPending::0   -1015691020    100.00%    100.00% # Table walker pending requests distribution
system.cpu61.dtb.walker.walksPending::total  -1015691020                       # Table walker pending requests distribution
system.cpu61.dtb.write_accesses               3518706                       # DTB write accesses
system.cpu61.dtb.write_hits                   3517354                       # DTB write hits
system.cpu61.dtb.write_misses                    1352                       # DTB write misses
system.cpu61.idle_fraction                   0.980532                       # Percentage of idle cycles
system.cpu61.itb.accesses                    20970414                       # DTB accesses
system.cpu61.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu61.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu61.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu61.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu61.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.hits                        20924466                       # DTB hits
system.cpu61.itb.inst_accesses               20970414                       # ITB inst accesses
system.cpu61.itb.inst_hits                   20924466                       # ITB inst hits
system.cpu61.itb.inst_misses                    45948                       # ITB inst misses
system.cpu61.itb.misses                         45948                       # DTB misses
system.cpu61.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu61.itb.read_accesses                      0                       # DTB read accesses
system.cpu61.itb.read_hits                          0                       # DTB read hits
system.cpu61.itb.read_misses                        0                       # DTB read misses
system.cpu61.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.itb.walker.walkPageSizes::4K        45647     99.38%     99.38% # Table walker page sizes translated
system.cpu61.itb.walker.walkPageSizes::2M          284      0.62%    100.00% # Table walker page sizes translated
system.cpu61.itb.walker.walkPageSizes::total        45931                       # Table walker page sizes translated
system.cpu61.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::Inst        45948                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::total        45948                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Inst        45931                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::total        45931                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin::total        91879                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkWaitTime::samples        45948                       # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walkWaitTime::0         45948    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walkWaitTime::total        45948                       # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walks                   45948                       # Table walker walks requested
system.cpu61.itb.walker.walksLong               45948                       # Table walker walks initiated with long descriptors
system.cpu61.itb.walker.walksPending::samples  -1015718800                       # Table walker pending requests distribution
system.cpu61.itb.walker.walksPending::0   -1015718800    100.00%    100.00% # Table walker pending requests distribution
system.cpu61.itb.walker.walksPending::total  -1015718800                       # Table walker pending requests distribution
system.cpu61.itb.write_accesses                     0                       # DTB write accesses
system.cpu61.itb.write_hits                         0                       # DTB write hits
system.cpu61.itb.write_misses                       0                       # DTB write misses
system.cpu61.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu61.kern.inst.quiesce                   1539                       # number of quiesce instructions executed
system.cpu61.not_idle_fraction               0.019468                       # Percentage of non-idle cycles
system.cpu61.numCycles                     1210385113                       # number of cpu cycles simulated
system.cpu61.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu61.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu61.num_busy_cycles             23563731.969560                       # Number of busy cycles
system.cpu61.num_cc_register_reads            5712124                       # number of times the CC registers were read
system.cpu61.num_cc_register_writes           4277241                       # number of times the CC registers were written
system.cpu61.num_conditional_control_insts      3223141                       # number of instructions that are conditional controls
system.cpu61.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu61.num_fp_insts                           0                       # number of float instructions
system.cpu61.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu61.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu61.num_func_calls                   1418216                       # number of times a function call or return occured
system.cpu61.num_idle_cycles             1186821381.030440                       # Number of idle cycles
system.cpu61.num_int_alu_accesses            22784752                       # Number of integer alu accesses
system.cpu61.num_int_insts                   22784752                       # number of integer instructions
system.cpu61.num_int_register_reads          30055051                       # number of times the integer registers were read
system.cpu61.num_int_register_writes         17753332                       # number of times the integer registers were written
system.cpu61.num_load_insts                   4639482                       # Number of load instructions
system.cpu61.num_mem_refs                     8157445                       # number of memory refs
system.cpu61.num_store_insts                  3517963                       # Number of store instructions
system.cpu61.num_vec_alu_accesses               55670                       # Number of vector alu accesses
system.cpu61.num_vec_insts                      55670                       # number of vector instructions
system.cpu61.num_vec_register_reads             49746                       # number of times the vector registers were read
system.cpu61.num_vec_register_writes             7488                       # number of times the vector registers were written
system.cpu61.op_class::No_OpClass                8403      0.03%      0.03% # Class of executed instruction
system.cpu61.op_class::IntAlu                16596246     66.88%     66.92% # Class of executed instruction
system.cpu61.op_class::IntMult                  37178      0.15%     67.07% # Class of executed instruction
system.cpu61.op_class::IntDiv                    6846      0.03%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu61.op_class::FloatMisc                 7426      0.03%     67.13% # Class of executed instruction
system.cpu61.op_class::FloatSqrt                    0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdAdd                      0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdAddAcc                   0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdAlu                      0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdCmp                      0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdCvt                      0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdMisc                     0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdMult                     0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdMultAcc                  0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdShift                    0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdShiftAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdDiv                      0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdSqrt                     0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatAdd                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatAlu                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatCmp                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatCvt                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatDiv                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatMisc                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatMult                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatMultAcc             0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatSqrt                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdReduceAdd                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdReduceAlu                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdReduceCmp                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatReduceAdd            0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdFloatReduceCmp            0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdAes                      0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdAesMix                   0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdSha1Hash                 0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdSha1Hash2                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdSha256Hash               0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdSha256Hash2              0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdShaSigma2                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdShaSigma3                0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::SimdPredAlu                  0      0.00%     67.13% # Class of executed instruction
system.cpu61.op_class::MemRead                4639482     18.70%     85.82% # Class of executed instruction
system.cpu61.op_class::MemWrite               3517963     14.18%    100.00% # Class of executed instruction
system.cpu61.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::total                 24813544                       # Class of executed instruction
system.cpu62.Branches                         3162696                       # Number of branches fetched
system.cpu62.committedInsts                  13861734                       # Number of instructions committed
system.cpu62.committedOps                    16308017                       # Number of ops (including micro ops) committed
system.cpu62.dtb.accesses                     5499912                       # DTB accesses
system.cpu62.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.flush_entries                    599                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu62.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.hits                         5497146                       # DTB hits
system.cpu62.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu62.dtb.inst_hits                          0                       # ITB inst hits
system.cpu62.dtb.inst_misses                        0                       # ITB inst misses
system.cpu62.dtb.misses                          2766                       # DTB misses
system.cpu62.dtb.perms_faults                      82                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.prefetch_faults                  890                       # Number of TLB faults due to prefetch
system.cpu62.dtb.read_accesses                3329654                       # DTB read accesses
system.cpu62.dtb.read_hits                    3327369                       # DTB read hits
system.cpu62.dtb.read_misses                     2285                       # DTB read misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.dtb.walker.walkPageSizes::4K         2474     96.30%     96.30% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::2M           77      3.00%     99.30% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::1G           18      0.70%    100.00% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::total         2569                       # Table walker page sizes translated
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Data         2766                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::total         2766                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Data         2569                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::total         2569                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin::total         5335                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkWaitTime::samples         2766                       # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walkWaitTime::0          2766    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walkWaitTime::total         2766                       # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walks                    2766                       # Table walker walks requested
system.cpu62.dtb.walker.walksLong                2766                       # Table walker walks initiated with long descriptors
system.cpu62.dtb.walker.walksPending::samples   1171295620                       # Table walker pending requests distribution
system.cpu62.dtb.walker.walksPending::0    1171295620    100.00%    100.00% # Table walker pending requests distribution
system.cpu62.dtb.walker.walksPending::total   1171295620                       # Table walker pending requests distribution
system.cpu62.dtb.write_accesses               2170258                       # DTB write accesses
system.cpu62.dtb.write_hits                   2169777                       # DTB write hits
system.cpu62.dtb.write_misses                     481                       # DTB write misses
system.cpu62.idle_fraction                   0.987205                       # Percentage of idle cycles
system.cpu62.itb.accesses                    13861200                       # DTB accesses
system.cpu62.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu62.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu62.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu62.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu62.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.hits                        13842580                       # DTB hits
system.cpu62.itb.inst_accesses               13861200                       # ITB inst accesses
system.cpu62.itb.inst_hits                   13842580                       # ITB inst hits
system.cpu62.itb.inst_misses                    18620                       # ITB inst misses
system.cpu62.itb.misses                         18620                       # DTB misses
system.cpu62.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu62.itb.read_accesses                      0                       # DTB read accesses
system.cpu62.itb.read_hits                          0                       # DTB read hits
system.cpu62.itb.read_misses                        0                       # DTB read misses
system.cpu62.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.itb.walker.walkPageSizes::4K        18414     99.23%     99.23% # Table walker page sizes translated
system.cpu62.itb.walker.walkPageSizes::2M          143      0.77%    100.00% # Table walker page sizes translated
system.cpu62.itb.walker.walkPageSizes::total        18557                       # Table walker page sizes translated
system.cpu62.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::Inst        18620                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::total        18620                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Inst        18557                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::total        18557                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin::total        37177                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkWaitTime::samples        18620                       # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walkWaitTime::0         18620    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walkWaitTime::total        18620                       # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walks                   18620                       # Table walker walks requested
system.cpu62.itb.walker.walksLong               18620                       # Table walker walks initiated with long descriptors
system.cpu62.itb.walker.walksPending::samples   1171267840                       # Table walker pending requests distribution
system.cpu62.itb.walker.walksPending::0    1171267840    100.00%    100.00% # Table walker pending requests distribution
system.cpu62.itb.walker.walksPending::total   1171267840                       # Table walker pending requests distribution
system.cpu62.itb.write_accesses                     0                       # DTB write accesses
system.cpu62.itb.write_hits                         0                       # DTB write hits
system.cpu62.itb.write_misses                       0                       # DTB write misses
system.cpu62.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu62.kern.inst.quiesce                   1562                       # number of quiesce instructions executed
system.cpu62.not_idle_fraction               0.012795                       # Percentage of non-idle cycles
system.cpu62.numCycles                     1260748759                       # number of cpu cycles simulated
system.cpu62.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu62.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu62.num_busy_cycles             16131496.405490                       # Number of busy cycles
system.cpu62.num_cc_register_reads            4223421                       # number of times the CC registers were read
system.cpu62.num_cc_register_writes           2885385                       # number of times the CC registers were written
system.cpu62.num_conditional_control_insts      2113157                       # number of instructions that are conditional controls
system.cpu62.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu62.num_fp_insts                           0                       # number of float instructions
system.cpu62.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu62.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu62.num_func_calls                    878099                       # number of times a function call or return occured
system.cpu62.num_idle_cycles             1244617262.594510                       # Number of idle cycles
system.cpu62.num_int_alu_accesses            14842891                       # Number of integer alu accesses
system.cpu62.num_int_insts                   14842891                       # number of integer instructions
system.cpu62.num_int_register_reads          19113018                       # number of times the integer registers were read
system.cpu62.num_int_register_writes         11635377                       # number of times the integer registers were written
system.cpu62.num_load_insts                   3326169                       # Number of load instructions
system.cpu62.num_mem_refs                     5496307                       # number of memory refs
system.cpu62.num_store_insts                  2170138                       # Number of store instructions
system.cpu62.num_vec_alu_accesses                9561                       # Number of vector alu accesses
system.cpu62.num_vec_insts                       9561                       # number of vector instructions
system.cpu62.num_vec_register_reads              8575                       # number of times the vector registers were read
system.cpu62.num_vec_register_writes             1038                       # number of times the vector registers were written
system.cpu62.op_class::No_OpClass                2733      0.02%      0.02% # Class of executed instruction
system.cpu62.op_class::IntAlu                10772325     66.05%     66.07% # Class of executed instruction
system.cpu62.op_class::IntMult                  30038      0.18%     66.25% # Class of executed instruction
system.cpu62.op_class::IntDiv                    7245      0.04%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatAdd                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatCmp                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatCvt                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatMult                    0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatMultAcc                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatDiv                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatMisc                  124      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::FloatSqrt                    0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdAdd                      0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdAddAcc                   0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdAlu                      0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdCmp                      0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdCvt                      0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdMisc                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdMult                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdMultAcc                  0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdShift                    0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdShiftAcc                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdDiv                      0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdSqrt                     0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatAdd                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatAlu                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatCmp                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatCvt                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatDiv                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatMisc                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatMult                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatMultAcc             0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatSqrt                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdReduceAdd                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdReduceAlu                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdReduceCmp                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatReduceAdd            0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdFloatReduceCmp            0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdAes                      0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdAesMix                   0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdSha1Hash                 0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdSha1Hash2                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdSha256Hash               0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdSha256Hash2              0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdShaSigma2                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdShaSigma3                0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::SimdPredAlu                  0      0.00%     66.30% # Class of executed instruction
system.cpu62.op_class::MemRead                3326169     20.39%     86.69% # Class of executed instruction
system.cpu62.op_class::MemWrite               2170138     13.31%    100.00% # Class of executed instruction
system.cpu62.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::total                 16308772                       # Class of executed instruction
system.cpu63.Branches                         1975199                       # Number of branches fetched
system.cpu63.committedInsts                   8340104                       # Number of instructions committed
system.cpu63.committedOps                     9844708                       # Number of ops (including micro ops) committed
system.cpu63.dtb.accesses                     3284026                       # DTB accesses
system.cpu63.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.flush_entries                    319                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu63.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.hits                         3280525                       # DTB hits
system.cpu63.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu63.dtb.inst_hits                          0                       # ITB inst hits
system.cpu63.dtb.inst_misses                        0                       # ITB inst misses
system.cpu63.dtb.misses                          3501                       # DTB misses
system.cpu63.dtb.perms_faults                      43                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.prefetch_faults                  778                       # Number of TLB faults due to prefetch
system.cpu63.dtb.read_accesses                1980220                       # DTB read accesses
system.cpu63.dtb.read_hits                    1977174                       # DTB read hits
system.cpu63.dtb.read_misses                     3046                       # DTB read misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.dtb.walker.walkPageSizes::4K         3350     98.36%     98.36% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::2M           48      1.41%     99.77% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::1G            8      0.23%    100.00% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::total         3406                       # Table walker page sizes translated
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Data         3501                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::total         3501                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Data         3406                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::total         3406                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin::total         6907                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkWaitTime::samples         3501                       # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walkWaitTime::0          3501    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walkWaitTime::total         3501                       # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walks                    3501                       # Table walker walks requested
system.cpu63.dtb.walker.walksLong                3501                       # Table walker walks initiated with long descriptors
system.cpu63.dtb.walker.walksPending::samples   -936729484                       # Table walker pending requests distribution
system.cpu63.dtb.walker.walksPending::0    -936729484    100.00%    100.00% # Table walker pending requests distribution
system.cpu63.dtb.walker.walksPending::total   -936729484                       # Table walker pending requests distribution
system.cpu63.dtb.write_accesses               1303806                       # DTB write accesses
system.cpu63.dtb.write_hits                   1303351                       # DTB write hits
system.cpu63.dtb.write_misses                     455                       # DTB write misses
system.cpu63.idle_fraction                   0.992276                       # Percentage of idle cycles
system.cpu63.itb.accesses                     8339365                       # DTB accesses
system.cpu63.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu63.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu63.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu63.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu63.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.hits                         8327356                       # DTB hits
system.cpu63.itb.inst_accesses                8339365                       # ITB inst accesses
system.cpu63.itb.inst_hits                    8327356                       # ITB inst hits
system.cpu63.itb.inst_misses                    12009                       # ITB inst misses
system.cpu63.itb.misses                         12009                       # DTB misses
system.cpu63.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu63.itb.read_accesses                      0                       # DTB read accesses
system.cpu63.itb.read_hits                          0                       # DTB read hits
system.cpu63.itb.read_misses                        0                       # DTB read misses
system.cpu63.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.itb.walker.walkPageSizes::4K        11919     99.37%     99.37% # Table walker page sizes translated
system.cpu63.itb.walker.walkPageSizes::2M           76      0.63%    100.00% # Table walker page sizes translated
system.cpu63.itb.walker.walkPageSizes::total        11995                       # Table walker page sizes translated
system.cpu63.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::Inst        12009                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::total        12009                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Inst        11995                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::total        11995                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin::total        24004                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkWaitTime::samples        12009                       # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walkWaitTime::0         12009    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walkWaitTime::total        12009                       # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walks                   12009                       # Table walker walks requested
system.cpu63.itb.walker.walksLong               12009                       # Table walker walks initiated with long descriptors
system.cpu63.itb.walker.walksPending::samples   -936757264                       # Table walker pending requests distribution
system.cpu63.itb.walker.walksPending::0    -936757264    100.00%    100.00% # Table walker pending requests distribution
system.cpu63.itb.walker.walksPending::total   -936757264                       # Table walker pending requests distribution
system.cpu63.itb.write_accesses                     0                       # DTB write accesses
system.cpu63.itb.write_hits                         0                       # DTB write hits
system.cpu63.itb.write_misses                       0                       # DTB write misses
system.cpu63.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu63.kern.inst.quiesce                   1240                       # number of quiesce instructions executed
system.cpu63.not_idle_fraction               0.007724                       # Percentage of non-idle cycles
system.cpu63.numCycles                     1228351143                       # number of cpu cycles simulated
system.cpu63.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu63.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu63.num_busy_cycles             9487856.568973                       # Number of busy cycles
system.cpu63.num_cc_register_reads            2635479                       # number of times the CC registers were read
system.cpu63.num_cc_register_writes           1355964                       # number of times the CC registers were written
system.cpu63.num_conditional_control_insts      1318147                       # number of instructions that are conditional controls
system.cpu63.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu63.num_fp_insts                           0                       # number of float instructions
system.cpu63.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu63.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu63.num_func_calls                    570018                       # number of times a function call or return occured
system.cpu63.num_idle_cycles             1218863286.431027                       # Number of idle cycles
system.cpu63.num_int_alu_accesses             8915969                       # Number of integer alu accesses
system.cpu63.num_int_insts                    8915969                       # number of integer instructions
system.cpu63.num_int_register_reads          11570515                       # number of times the integer registers were read
system.cpu63.num_int_register_writes          6867971                       # number of times the integer registers were written
system.cpu63.num_load_insts                   1978343                       # Number of load instructions
system.cpu63.num_mem_refs                     3281999                       # number of memory refs
system.cpu63.num_store_insts                  1303656                       # Number of store instructions
system.cpu63.num_vec_alu_accesses               12124                       # Number of vector alu accesses
system.cpu63.num_vec_insts                      12124                       # number of vector instructions
system.cpu63.num_vec_register_reads             10739                       # number of times the vector registers were read
system.cpu63.num_vec_register_writes             1733                       # number of times the vector registers were written
system.cpu63.op_class::No_OpClass                1896      0.02%      0.02% # Class of executed instruction
system.cpu63.op_class::IntAlu                 6543641     66.46%     66.48% # Class of executed instruction
system.cpu63.op_class::IntMult                  12961      0.13%     66.62% # Class of executed instruction
system.cpu63.op_class::IntDiv                    3000      0.03%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatAdd                     0      0.00%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatCmp                     0      0.00%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatCvt                     0      0.00%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatMult                    0      0.00%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatMultAcc                 0      0.00%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatDiv                     0      0.00%     66.65% # Class of executed instruction
system.cpu63.op_class::FloatMisc                 1820      0.02%     66.66% # Class of executed instruction
system.cpu63.op_class::FloatSqrt                    0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdAdd                      0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdAddAcc                   0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdAlu                      0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdCmp                      0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdCvt                      0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdMisc                     0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdMult                     0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdMultAcc                  0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdShift                    0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdShiftAcc                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdDiv                      0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdSqrt                     0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatAdd                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatAlu                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatCmp                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatCvt                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatDiv                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatMisc                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatMult                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatMultAcc             0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatSqrt                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdReduceAdd                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdReduceAlu                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdReduceCmp                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatReduceAdd            0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdFloatReduceCmp            0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdAes                      0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdAesMix                   0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdSha1Hash                 0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdSha1Hash2                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdSha256Hash               0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdSha256Hash2              0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdShaSigma2                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdShaSigma3                0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::SimdPredAlu                  0      0.00%     66.66% # Class of executed instruction
system.cpu63.op_class::MemRead                1978343     20.09%     86.76% # Class of executed instruction
system.cpu63.op_class::MemWrite               1303656     13.24%    100.00% # Class of executed instruction
system.cpu63.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::total                  9845317                       # Class of executed instruction
system.cpu64.Branches                         1522144                       # Number of branches fetched
system.cpu64.committedInsts                   6441474                       # Number of instructions committed
system.cpu64.committedOps                     7535251                       # Number of ops (including micro ops) committed
system.cpu64.dtb.accesses                     2501643                       # DTB accesses
system.cpu64.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu64.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu64.dtb.flush_entries                    391                       # Number of entries that have been flushed from TLB
system.cpu64.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu64.dtb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu64.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu64.dtb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.dtb.hits                         2499661                       # DTB hits
system.cpu64.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu64.dtb.inst_hits                          0                       # ITB inst hits
system.cpu64.dtb.inst_misses                        0                       # ITB inst misses
system.cpu64.dtb.misses                          1982                       # DTB misses
system.cpu64.dtb.perms_faults                      66                       # Number of TLB faults due to permissions restrictions
system.cpu64.dtb.prefetch_faults                  541                       # Number of TLB faults due to prefetch
system.cpu64.dtb.read_accesses                1582967                       # DTB read accesses
system.cpu64.dtb.read_hits                    1581291                       # DTB read hits
system.cpu64.dtb.read_misses                     1676                       # DTB read misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu64.dtb.walker.walkPageSizes::4K         1738     96.45%     96.45% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::2M           51      2.83%     99.28% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::1G           13      0.72%    100.00% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::total         1802                       # Table walker page sizes translated
system.cpu64.dtb.walker.walkRequestOrigin_Requested::Data         1982                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Requested::total         1982                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::Data         1802                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::total         1802                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin::total         3784                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkWaitTime::samples         1982                       # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walkWaitTime::0          1982    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walkWaitTime::total         1982                       # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walks                    1982                       # Table walker walks requested
system.cpu64.dtb.walker.walksLong                1982                       # Table walker walks initiated with long descriptors
system.cpu64.dtb.walker.walksPending::samples   1250251600                       # Table walker pending requests distribution
system.cpu64.dtb.walker.walksPending::0    1250251600    100.00%    100.00% # Table walker pending requests distribution
system.cpu64.dtb.walker.walksPending::total   1250251600                       # Table walker pending requests distribution
system.cpu64.dtb.write_accesses                918676                       # DTB write accesses
system.cpu64.dtb.write_hits                    918370                       # DTB write hits
system.cpu64.dtb.write_misses                     306                       # DTB write misses
system.cpu64.idle_fraction                   0.994088                       # Percentage of idle cycles
system.cpu64.itb.accesses                     6440577                       # DTB accesses
system.cpu64.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu64.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu64.itb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu64.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu64.itb.flush_tlb_asid                   490                       # Number of times TLB was flushed by ASID
system.cpu64.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu64.itb.flush_tlb_mva_asid             58070                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.itb.hits                         6434711                       # DTB hits
system.cpu64.itb.inst_accesses                6440577                       # ITB inst accesses
system.cpu64.itb.inst_hits                    6434711                       # ITB inst hits
system.cpu64.itb.inst_misses                     5866                       # ITB inst misses
system.cpu64.itb.misses                          5866                       # DTB misses
system.cpu64.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu64.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu64.itb.read_accesses                      0                       # DTB read accesses
system.cpu64.itb.read_hits                          0                       # DTB read hits
system.cpu64.itb.read_misses                        0                       # DTB read misses
system.cpu64.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu64.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu64.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu64.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu64.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu64.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu64.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu64.itb.walker.walkPageSizes::4K         5769     99.24%     99.24% # Table walker page sizes translated
system.cpu64.itb.walker.walkPageSizes::2M           44      0.76%    100.00% # Table walker page sizes translated
system.cpu64.itb.walker.walkPageSizes::total         5813                       # Table walker page sizes translated
system.cpu64.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Requested::Inst         5866                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Requested::total         5866                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::Inst         5813                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::total         5813                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin::total        11679                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkWaitTime::samples         5866                       # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walkWaitTime::0          5866    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walkWaitTime::total         5866                       # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walks                    5866                       # Table walker walks requested
system.cpu64.itb.walker.walksLong                5866                       # Table walker walks initiated with long descriptors
system.cpu64.itb.walker.walksPending::samples   1250223820                       # Table walker pending requests distribution
system.cpu64.itb.walker.walksPending::0    1250223820    100.00%    100.00% # Table walker pending requests distribution
system.cpu64.itb.walker.walksPending::total   1250223820                       # Table walker pending requests distribution
system.cpu64.itb.write_accesses                     0                       # DTB write accesses
system.cpu64.itb.write_hits                         0                       # DTB write hits
system.cpu64.itb.write_misses                       0                       # DTB write misses
system.cpu64.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu64.kern.inst.quiesce                   1390                       # number of quiesce instructions executed
system.cpu64.not_idle_fraction               0.005912                       # Percentage of non-idle cycles
system.cpu64.numCycles                     1257868556                       # number of cpu cycles simulated
system.cpu64.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu64.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu64.num_busy_cycles             7436373.103878                       # Number of busy cycles
system.cpu64.num_cc_register_reads            2288839                       # number of times the CC registers were read
system.cpu64.num_cc_register_writes           1043184                       # number of times the CC registers were written
system.cpu64.num_conditional_control_insts      1070224                       # number of instructions that are conditional controls
system.cpu64.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu64.num_fp_insts                           0                       # number of float instructions
system.cpu64.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu64.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu64.num_func_calls                    403023                       # number of times a function call or return occured
system.cpu64.num_idle_cycles             1250432182.896122                       # Number of idle cycles
system.cpu64.num_int_alu_accesses             6743278                       # Number of integer alu accesses
system.cpu64.num_int_insts                    6743278                       # number of integer instructions
system.cpu64.num_int_register_reads           8699301                       # number of times the integer registers were read
system.cpu64.num_int_register_writes          5189865                       # number of times the integer registers were written
system.cpu64.num_load_insts                   1581694                       # Number of load instructions
system.cpu64.num_mem_refs                     2500300                       # number of memory refs
system.cpu64.num_store_insts                   918606                       # Number of store instructions
system.cpu64.num_vec_alu_accesses                3616                       # Number of vector alu accesses
system.cpu64.num_vec_insts                       3616                       # number of vector instructions
system.cpu64.num_vec_register_reads              2847                       # number of times the vector registers were read
system.cpu64.num_vec_register_writes              797                       # number of times the vector registers were written
system.cpu64.op_class::No_OpClass                 826      0.01%      0.01% # Class of executed instruction
system.cpu64.op_class::IntAlu                 5019783     66.61%     66.62% # Class of executed instruction
system.cpu64.op_class::IntMult                  12801      0.17%     66.79% # Class of executed instruction
system.cpu64.op_class::IntDiv                    1859      0.02%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatAdd                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatCmp                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatCvt                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatMult                    0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatMultAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatDiv                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatMisc                  104      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::FloatSqrt                    0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdAdd                      0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdAddAcc                   0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdAlu                      0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdCmp                      0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdCvt                      0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdMisc                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdMult                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdMultAcc                  0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdShift                    0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdShiftAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdDiv                      0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdSqrt                     0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatAdd                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatAlu                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatCmp                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatCvt                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatDiv                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatMisc                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatMult                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatMultAcc             0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatSqrt                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdReduceAdd                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdReduceAlu                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdReduceCmp                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatReduceAdd            0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdFloatReduceCmp            0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdAes                      0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdAesMix                   0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdSha1Hash                 0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdSha1Hash2                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdSha256Hash               0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdSha256Hash2              0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdShaSigma2                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdShaSigma3                0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::SimdPredAlu                  0      0.00%     66.82% # Class of executed instruction
system.cpu64.op_class::MemRead                1581694     20.99%     87.81% # Class of executed instruction
system.cpu64.op_class::MemWrite                918606     12.19%    100.00% # Class of executed instruction
system.cpu64.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::total                  7535673                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests        26281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16394448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31689695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes        15657472                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages         3822                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs              3825                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          709120                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          173                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               174                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests     33610575                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       224364                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36816730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       872500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    100261077                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1096864                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5556                       # Clock period in ticks
system.membus.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              377553                       # Transaction distribution
system.membus.trans_dist::ReadResp            2956149                       # Transaction distribution
system.membus.trans_dist::WriteReq             158954                       # Transaction distribution
system.membus.trans_dist::WriteResp            158954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13368289                       # Transaction distribution
system.membus.trans_dist::WriteClean             8573                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1921133                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           664967                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11424                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          191424                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9870069                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9851664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2578596                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq         9728                       # Transaction distribution
system.membus.trans_dist::CleanSharedResp         9728                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11776                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        11776                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       3188620                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      3186201                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       774243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       774243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       173286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio       520766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47064149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     47761335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48535578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16516544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16516544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       140289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port         7056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio      1041532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1636006000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1637194877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1653711421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16871687                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001559                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039449                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16845390     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                   26297      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16871687                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.numPwrStateTransitions              2625                       # Number of power state transitions
system.cpu55.pwrStateClkGateDist::samples         1301                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::mean   5398878084.651037                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::stdev  69700875123.264557                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::1000-5e+10         1294     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.54% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.62% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.77% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::4.5e+11-5e+11            1      0.08%     99.85% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::total          1301                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateResidencyTicks::ON   57389461829                       # Cumulative time (in ticks) in various power states
system.cpu55.pwrStateResidencyTicks::CLK_GATED 7023940388131                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.demand_hits::.cpu55.inst      8684352                       # number of demand (read+write) hits
system.cpu55.icache.demand_hits::total        8684352                       # number of demand (read+write) hits
system.cpu55.icache.overall_hits::.cpu55.inst      8684352                       # number of overall hits
system.cpu55.icache.overall_hits::total       8684352                       # number of overall hits
system.cpu55.icache.demand_misses::.cpu55.inst        96869                       # number of demand (read+write) misses
system.cpu55.icache.demand_misses::total        96869                       # number of demand (read+write) misses
system.cpu55.icache.overall_misses::.cpu55.inst        96869                       # number of overall misses
system.cpu55.icache.overall_misses::total        96869                       # number of overall misses
system.cpu55.icache.demand_accesses::.cpu55.inst      8781221                       # number of demand (read+write) accesses
system.cpu55.icache.demand_accesses::total      8781221                       # number of demand (read+write) accesses
system.cpu55.icache.overall_accesses::.cpu55.inst      8781221                       # number of overall (read+write) accesses
system.cpu55.icache.overall_accesses::total      8781221                       # number of overall (read+write) accesses
system.cpu55.icache.demand_miss_rate::.cpu55.inst     0.011031                       # miss rate for demand accesses
system.cpu55.icache.demand_miss_rate::total     0.011031                       # miss rate for demand accesses
system.cpu55.icache.overall_miss_rate::.cpu55.inst     0.011031                       # miss rate for overall accesses
system.cpu55.icache.overall_miss_rate::total     0.011031                       # miss rate for overall accesses
system.cpu55.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu55.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu55.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu55.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu55.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu55.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu55.icache.writebacks::.writebacks        96345                       # number of writebacks
system.cpu55.icache.writebacks::total           96345                       # number of writebacks
system.cpu55.icache.replacements                96345                       # number of replacements
system.cpu55.icache.ReadReq_hits::.cpu55.inst      8684352                       # number of ReadReq hits
system.cpu55.icache.ReadReq_hits::total       8684352                       # number of ReadReq hits
system.cpu55.icache.ReadReq_misses::.cpu55.inst        96869                       # number of ReadReq misses
system.cpu55.icache.ReadReq_misses::total        96869                       # number of ReadReq misses
system.cpu55.icache.ReadReq_accesses::.cpu55.inst      8781221                       # number of ReadReq accesses(hits+misses)
system.cpu55.icache.ReadReq_accesses::total      8781221                       # number of ReadReq accesses(hits+misses)
system.cpu55.icache.ReadReq_miss_rate::.cpu55.inst     0.011031                       # miss rate for ReadReq accesses
system.cpu55.icache.ReadReq_miss_rate::total     0.011031                       # miss rate for ReadReq accesses
system.cpu55.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.tags.tagsinuse         209.291197                       # Cycle average of tags in use
system.cpu55.icache.tags.total_refs           8781221                       # Total number of references to valid blocks.
system.cpu55.icache.tags.sampled_refs           96869                       # Sample count of references to valid blocks.
system.cpu55.icache.tags.avg_refs           90.650476                       # Average number of references to valid blocks.
system.cpu55.icache.tags.warmup_cycle    4164863679108                       # Cycle when the warmup percentage was hit.
system.cpu55.icache.tags.occ_blocks::.cpu55.inst   209.291197                       # Average occupied blocks per requestor
system.cpu55.icache.tags.occ_percent::.cpu55.inst     0.408772                       # Average percentage of cache occupancy
system.cpu55.icache.tags.occ_percent::total     0.408772                       # Average percentage of cache occupancy
system.cpu55.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu55.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu55.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu55.icache.tags.tag_accesses        17659311                       # Number of tag accesses
system.cpu55.icache.tags.data_accesses       17659311                       # Number of data accesses
system.cpu55.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.demand_hits::.cpu55.data      3358635                       # number of demand (read+write) hits
system.cpu55.dcache.demand_hits::total        3358635                       # number of demand (read+write) hits
system.cpu55.dcache.overall_hits::.cpu55.data      3376202                       # number of overall hits
system.cpu55.dcache.overall_hits::total       3376202                       # number of overall hits
system.cpu55.dcache.demand_misses::.cpu55.data        70451                       # number of demand (read+write) misses
system.cpu55.dcache.demand_misses::total        70451                       # number of demand (read+write) misses
system.cpu55.dcache.overall_misses::.cpu55.data        74015                       # number of overall misses
system.cpu55.dcache.overall_misses::total        74015                       # number of overall misses
system.cpu55.dcache.demand_accesses::.cpu55.data      3429086                       # number of demand (read+write) accesses
system.cpu55.dcache.demand_accesses::total      3429086                       # number of demand (read+write) accesses
system.cpu55.dcache.overall_accesses::.cpu55.data      3450217                       # number of overall (read+write) accesses
system.cpu55.dcache.overall_accesses::total      3450217                       # number of overall (read+write) accesses
system.cpu55.dcache.demand_miss_rate::.cpu55.data     0.020545                       # miss rate for demand accesses
system.cpu55.dcache.demand_miss_rate::total     0.020545                       # miss rate for demand accesses
system.cpu55.dcache.overall_miss_rate::.cpu55.data     0.021452                       # miss rate for overall accesses
system.cpu55.dcache.overall_miss_rate::total     0.021452                       # miss rate for overall accesses
system.cpu55.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu55.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu55.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu55.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu55.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu55.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu55.dcache.writebacks::.writebacks        30170                       # number of writebacks
system.cpu55.dcache.writebacks::total           30170                       # number of writebacks
system.cpu55.dcache.replacements                58196                       # number of replacements
system.cpu55.dcache.ReadReq_hits::.cpu55.data      2078119                       # number of ReadReq hits
system.cpu55.dcache.ReadReq_hits::total       2078119                       # number of ReadReq hits
system.cpu55.dcache.ReadReq_misses::.cpu55.data        44185                       # number of ReadReq misses
system.cpu55.dcache.ReadReq_misses::total        44185                       # number of ReadReq misses
system.cpu55.dcache.ReadReq_accesses::.cpu55.data      2122304                       # number of ReadReq accesses(hits+misses)
system.cpu55.dcache.ReadReq_accesses::total      2122304                       # number of ReadReq accesses(hits+misses)
system.cpu55.dcache.ReadReq_miss_rate::.cpu55.data     0.020819                       # miss rate for ReadReq accesses
system.cpu55.dcache.ReadReq_miss_rate::total     0.020819                       # miss rate for ReadReq accesses
system.cpu55.dcache.WriteReq_hits::.cpu55.data      1280211                       # number of WriteReq hits
system.cpu55.dcache.WriteReq_hits::total      1280211                       # number of WriteReq hits
system.cpu55.dcache.WriteReq_misses::.cpu55.data        16048                       # number of WriteReq misses
system.cpu55.dcache.WriteReq_misses::total        16048                       # number of WriteReq misses
system.cpu55.dcache.WriteReq_accesses::.cpu55.data      1296259                       # number of WriteReq accesses(hits+misses)
system.cpu55.dcache.WriteReq_accesses::total      1296259                       # number of WriteReq accesses(hits+misses)
system.cpu55.dcache.WriteReq_miss_rate::.cpu55.data     0.012380                       # miss rate for WriteReq accesses
system.cpu55.dcache.WriteReq_miss_rate::total     0.012380                       # miss rate for WriteReq accesses
system.cpu55.dcache.SoftPFReq_hits::.cpu55.data          191                       # number of SoftPFReq hits
system.cpu55.dcache.SoftPFReq_hits::total          191                       # number of SoftPFReq hits
system.cpu55.dcache.SoftPFReq_misses::.cpu55.data          569                       # number of SoftPFReq misses
system.cpu55.dcache.SoftPFReq_misses::total          569                       # number of SoftPFReq misses
system.cpu55.dcache.SoftPFReq_accesses::.cpu55.data          760                       # number of SoftPFReq accesses(hits+misses)
system.cpu55.dcache.SoftPFReq_accesses::total          760                       # number of SoftPFReq accesses(hits+misses)
system.cpu55.dcache.SoftPFReq_miss_rate::.cpu55.data     0.748684                       # miss rate for SoftPFReq accesses
system.cpu55.dcache.SoftPFReq_miss_rate::total     0.748684                       # miss rate for SoftPFReq accesses
system.cpu55.dcache.SoftPFExReq_hits::.cpu55.data        17376                       # number of SoftPFExReq hits
system.cpu55.dcache.SoftPFExReq_hits::total        17376                       # number of SoftPFExReq hits
system.cpu55.dcache.SoftPFExReq_misses::.cpu55.data         2995                       # number of SoftPFExReq misses
system.cpu55.dcache.SoftPFExReq_misses::total         2995                       # number of SoftPFExReq misses
system.cpu55.dcache.SoftPFExReq_accesses::.cpu55.data        20371                       # number of SoftPFExReq accesses(hits+misses)
system.cpu55.dcache.SoftPFExReq_accesses::total        20371                       # number of SoftPFExReq accesses(hits+misses)
system.cpu55.dcache.SoftPFExReq_miss_rate::.cpu55.data     0.147023                       # miss rate for SoftPFExReq accesses
system.cpu55.dcache.SoftPFExReq_miss_rate::total     0.147023                       # miss rate for SoftPFExReq accesses
system.cpu55.dcache.WriteLineReq_hits::.cpu55.data          305                       # number of WriteLineReq hits
system.cpu55.dcache.WriteLineReq_hits::total          305                       # number of WriteLineReq hits
system.cpu55.dcache.WriteLineReq_misses::.cpu55.data        10218                       # number of WriteLineReq misses
system.cpu55.dcache.WriteLineReq_misses::total        10218                       # number of WriteLineReq misses
system.cpu55.dcache.WriteLineReq_accesses::.cpu55.data        10523                       # number of WriteLineReq accesses(hits+misses)
system.cpu55.dcache.WriteLineReq_accesses::total        10523                       # number of WriteLineReq accesses(hits+misses)
system.cpu55.dcache.WriteLineReq_miss_rate::.cpu55.data     0.971016                       # miss rate for WriteLineReq accesses
system.cpu55.dcache.WriteLineReq_miss_rate::total     0.971016                       # miss rate for WriteLineReq accesses
system.cpu55.dcache.LoadLockedReq_hits::.cpu55.data        22622                       # number of LoadLockedReq hits
system.cpu55.dcache.LoadLockedReq_hits::total        22622                       # number of LoadLockedReq hits
system.cpu55.dcache.LoadLockedReq_misses::.cpu55.data         1158                       # number of LoadLockedReq misses
system.cpu55.dcache.LoadLockedReq_misses::total         1158                       # number of LoadLockedReq misses
system.cpu55.dcache.LoadLockedReq_accesses::.cpu55.data        23780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu55.dcache.LoadLockedReq_accesses::total        23780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu55.dcache.LoadLockedReq_miss_rate::.cpu55.data     0.048696                       # miss rate for LoadLockedReq accesses
system.cpu55.dcache.LoadLockedReq_miss_rate::total     0.048696                       # miss rate for LoadLockedReq accesses
system.cpu55.dcache.StoreCondReq_hits::.cpu55.data        22500                       # number of StoreCondReq hits
system.cpu55.dcache.StoreCondReq_hits::total        22500                       # number of StoreCondReq hits
system.cpu55.dcache.StoreCondReq_misses::.cpu55.data          135                       # number of StoreCondReq misses
system.cpu55.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu55.dcache.StoreCondReq_accesses::.cpu55.data        22635                       # number of StoreCondReq accesses(hits+misses)
system.cpu55.dcache.StoreCondReq_accesses::total        22635                       # number of StoreCondReq accesses(hits+misses)
system.cpu55.dcache.StoreCondReq_miss_rate::.cpu55.data     0.005964                       # miss rate for StoreCondReq accesses
system.cpu55.dcache.StoreCondReq_miss_rate::total     0.005964                       # miss rate for StoreCondReq accesses
system.cpu55.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.tags.tagsinuse         290.363068                       # Cycle average of tags in use
system.cpu55.dcache.tags.total_refs           3503459                       # Total number of references to valid blocks.
system.cpu55.dcache.tags.sampled_refs           70111                       # Sample count of references to valid blocks.
system.cpu55.dcache.tags.avg_refs           49.970176                       # Average number of references to valid blocks.
system.cpu55.dcache.tags.warmup_cycle    4164863706888                       # Cycle when the warmup percentage was hit.
system.cpu55.dcache.tags.occ_blocks::.cpu55.data   290.363068                       # Average occupied blocks per requestor
system.cpu55.dcache.tags.occ_percent::.cpu55.data     0.283558                       # Average percentage of cache occupancy
system.cpu55.dcache.tags.occ_percent::total     0.283558                       # Average percentage of cache occupancy
system.cpu55.dcache.tags.occ_task_id_blocks::1024          618                       # Occupied blocks per task id
system.cpu55.dcache.tags.age_task_id_blocks_1024::4          618                       # Occupied blocks per task id
system.cpu55.dcache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu55.dcache.tags.tag_accesses         7077203                       # Number of tag accesses
system.cpu55.dcache.tags.data_accesses        7077203                       # Number of data accesses
system.cpu33.numPwrStateTransitions              3366                       # Number of power state transitions
system.cpu33.pwrStateClkGateDist::samples         1664                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::mean   4217144907.878005                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::stdev  60175479704.259583                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::1000-5e+10         1656     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.64% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::2.5e+11-3e+11            4      0.24%     99.88% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::4.5e+11-5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::total          1664                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateResidencyTicks::ON   64000723251                       # Cumulative time (in ticks) in various power states
system.cpu33.pwrStateResidencyTicks::CLK_GATED 7017329126709                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.demand_hits::.cpu33.inst      9691518                       # number of demand (read+write) hits
system.cpu33.icache.demand_hits::total        9691518                       # number of demand (read+write) hits
system.cpu33.icache.overall_hits::.cpu33.inst      9691518                       # number of overall hits
system.cpu33.icache.overall_hits::total       9691518                       # number of overall hits
system.cpu33.icache.demand_misses::.cpu33.inst       117992                       # number of demand (read+write) misses
system.cpu33.icache.demand_misses::total       117992                       # number of demand (read+write) misses
system.cpu33.icache.overall_misses::.cpu33.inst       117992                       # number of overall misses
system.cpu33.icache.overall_misses::total       117992                       # number of overall misses
system.cpu33.icache.demand_accesses::.cpu33.inst      9809510                       # number of demand (read+write) accesses
system.cpu33.icache.demand_accesses::total      9809510                       # number of demand (read+write) accesses
system.cpu33.icache.overall_accesses::.cpu33.inst      9809510                       # number of overall (read+write) accesses
system.cpu33.icache.overall_accesses::total      9809510                       # number of overall (read+write) accesses
system.cpu33.icache.demand_miss_rate::.cpu33.inst     0.012028                       # miss rate for demand accesses
system.cpu33.icache.demand_miss_rate::total     0.012028                       # miss rate for demand accesses
system.cpu33.icache.overall_miss_rate::.cpu33.inst     0.012028                       # miss rate for overall accesses
system.cpu33.icache.overall_miss_rate::total     0.012028                       # miss rate for overall accesses
system.cpu33.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu33.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu33.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu33.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu33.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu33.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu33.icache.writebacks::.writebacks       117469                       # number of writebacks
system.cpu33.icache.writebacks::total          117469                       # number of writebacks
system.cpu33.icache.replacements               117469                       # number of replacements
system.cpu33.icache.ReadReq_hits::.cpu33.inst      9691518                       # number of ReadReq hits
system.cpu33.icache.ReadReq_hits::total       9691518                       # number of ReadReq hits
system.cpu33.icache.ReadReq_misses::.cpu33.inst       117992                       # number of ReadReq misses
system.cpu33.icache.ReadReq_misses::total       117992                       # number of ReadReq misses
system.cpu33.icache.ReadReq_accesses::.cpu33.inst      9809510                       # number of ReadReq accesses(hits+misses)
system.cpu33.icache.ReadReq_accesses::total      9809510                       # number of ReadReq accesses(hits+misses)
system.cpu33.icache.ReadReq_miss_rate::.cpu33.inst     0.012028                       # miss rate for ReadReq accesses
system.cpu33.icache.ReadReq_miss_rate::total     0.012028                       # miss rate for ReadReq accesses
system.cpu33.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.tags.tagsinuse         259.065954                       # Cycle average of tags in use
system.cpu33.icache.tags.total_refs           9809510                       # Total number of references to valid blocks.
system.cpu33.icache.tags.sampled_refs          117992                       # Sample count of references to valid blocks.
system.cpu33.icache.tags.avg_refs           83.137077                       # Average number of references to valid blocks.
system.cpu33.icache.tags.warmup_cycle    3455303829972                       # Cycle when the warmup percentage was hit.
system.cpu33.icache.tags.occ_blocks::.cpu33.inst   259.065954                       # Average occupied blocks per requestor
system.cpu33.icache.tags.occ_percent::.cpu33.inst     0.505988                       # Average percentage of cache occupancy
system.cpu33.icache.tags.occ_percent::total     0.505988                       # Average percentage of cache occupancy
system.cpu33.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu33.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu33.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu33.icache.tags.tag_accesses        19737012                       # Number of tag accesses
system.cpu33.icache.tags.data_accesses       19737012                       # Number of data accesses
system.cpu33.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.demand_hits::.cpu33.data      3575751                       # number of demand (read+write) hits
system.cpu33.dcache.demand_hits::total        3575751                       # number of demand (read+write) hits
system.cpu33.dcache.overall_hits::.cpu33.data      3602724                       # number of overall hits
system.cpu33.dcache.overall_hits::total       3602724                       # number of overall hits
system.cpu33.dcache.demand_misses::.cpu33.data        90205                       # number of demand (read+write) misses
system.cpu33.dcache.demand_misses::total        90205                       # number of demand (read+write) misses
system.cpu33.dcache.overall_misses::.cpu33.data        95217                       # number of overall misses
system.cpu33.dcache.overall_misses::total        95217                       # number of overall misses
system.cpu33.dcache.demand_accesses::.cpu33.data      3665956                       # number of demand (read+write) accesses
system.cpu33.dcache.demand_accesses::total      3665956                       # number of demand (read+write) accesses
system.cpu33.dcache.overall_accesses::.cpu33.data      3697941                       # number of overall (read+write) accesses
system.cpu33.dcache.overall_accesses::total      3697941                       # number of overall (read+write) accesses
system.cpu33.dcache.demand_miss_rate::.cpu33.data     0.024606                       # miss rate for demand accesses
system.cpu33.dcache.demand_miss_rate::total     0.024606                       # miss rate for demand accesses
system.cpu33.dcache.overall_miss_rate::.cpu33.data     0.025749                       # miss rate for overall accesses
system.cpu33.dcache.overall_miss_rate::total     0.025749                       # miss rate for overall accesses
system.cpu33.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu33.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu33.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu33.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu33.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu33.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu33.dcache.writebacks::.writebacks        32235                       # number of writebacks
system.cpu33.dcache.writebacks::total           32235                       # number of writebacks
system.cpu33.dcache.replacements                71509                       # number of replacements
system.cpu33.dcache.ReadReq_hits::.cpu33.data      2215875                       # number of ReadReq hits
system.cpu33.dcache.ReadReq_hits::total       2215875                       # number of ReadReq hits
system.cpu33.dcache.ReadReq_misses::.cpu33.data        62676                       # number of ReadReq misses
system.cpu33.dcache.ReadReq_misses::total        62676                       # number of ReadReq misses
system.cpu33.dcache.ReadReq_accesses::.cpu33.data      2278551                       # number of ReadReq accesses(hits+misses)
system.cpu33.dcache.ReadReq_accesses::total      2278551                       # number of ReadReq accesses(hits+misses)
system.cpu33.dcache.ReadReq_miss_rate::.cpu33.data     0.027507                       # miss rate for ReadReq accesses
system.cpu33.dcache.ReadReq_miss_rate::total     0.027507                       # miss rate for ReadReq accesses
system.cpu33.dcache.WriteReq_hits::.cpu33.data      1359541                       # number of WriteReq hits
system.cpu33.dcache.WriteReq_hits::total      1359541                       # number of WriteReq hits
system.cpu33.dcache.WriteReq_misses::.cpu33.data        17497                       # number of WriteReq misses
system.cpu33.dcache.WriteReq_misses::total        17497                       # number of WriteReq misses
system.cpu33.dcache.WriteReq_accesses::.cpu33.data      1377038                       # number of WriteReq accesses(hits+misses)
system.cpu33.dcache.WriteReq_accesses::total      1377038                       # number of WriteReq accesses(hits+misses)
system.cpu33.dcache.WriteReq_miss_rate::.cpu33.data     0.012706                       # miss rate for WriteReq accesses
system.cpu33.dcache.WriteReq_miss_rate::total     0.012706                       # miss rate for WriteReq accesses
system.cpu33.dcache.SoftPFReq_hits::.cpu33.data          148                       # number of SoftPFReq hits
system.cpu33.dcache.SoftPFReq_hits::total          148                       # number of SoftPFReq hits
system.cpu33.dcache.SoftPFReq_misses::.cpu33.data          448                       # number of SoftPFReq misses
system.cpu33.dcache.SoftPFReq_misses::total          448                       # number of SoftPFReq misses
system.cpu33.dcache.SoftPFReq_accesses::.cpu33.data          596                       # number of SoftPFReq accesses(hits+misses)
system.cpu33.dcache.SoftPFReq_accesses::total          596                       # number of SoftPFReq accesses(hits+misses)
system.cpu33.dcache.SoftPFReq_miss_rate::.cpu33.data     0.751678                       # miss rate for SoftPFReq accesses
system.cpu33.dcache.SoftPFReq_miss_rate::total     0.751678                       # miss rate for SoftPFReq accesses
system.cpu33.dcache.SoftPFExReq_hits::.cpu33.data        26825                       # number of SoftPFExReq hits
system.cpu33.dcache.SoftPFExReq_hits::total        26825                       # number of SoftPFExReq hits
system.cpu33.dcache.SoftPFExReq_misses::.cpu33.data         4564                       # number of SoftPFExReq misses
system.cpu33.dcache.SoftPFExReq_misses::total         4564                       # number of SoftPFExReq misses
system.cpu33.dcache.SoftPFExReq_accesses::.cpu33.data        31389                       # number of SoftPFExReq accesses(hits+misses)
system.cpu33.dcache.SoftPFExReq_accesses::total        31389                       # number of SoftPFExReq accesses(hits+misses)
system.cpu33.dcache.SoftPFExReq_miss_rate::.cpu33.data     0.145401                       # miss rate for SoftPFExReq accesses
system.cpu33.dcache.SoftPFExReq_miss_rate::total     0.145401                       # miss rate for SoftPFExReq accesses
system.cpu33.dcache.WriteLineReq_hits::.cpu33.data          335                       # number of WriteLineReq hits
system.cpu33.dcache.WriteLineReq_hits::total          335                       # number of WriteLineReq hits
system.cpu33.dcache.WriteLineReq_misses::.cpu33.data        10032                       # number of WriteLineReq misses
system.cpu33.dcache.WriteLineReq_misses::total        10032                       # number of WriteLineReq misses
system.cpu33.dcache.WriteLineReq_accesses::.cpu33.data        10367                       # number of WriteLineReq accesses(hits+misses)
system.cpu33.dcache.WriteLineReq_accesses::total        10367                       # number of WriteLineReq accesses(hits+misses)
system.cpu33.dcache.WriteLineReq_miss_rate::.cpu33.data     0.967686                       # miss rate for WriteLineReq accesses
system.cpu33.dcache.WriteLineReq_miss_rate::total     0.967686                       # miss rate for WriteLineReq accesses
system.cpu33.dcache.LoadLockedReq_hits::.cpu33.data        36011                       # number of LoadLockedReq hits
system.cpu33.dcache.LoadLockedReq_hits::total        36011                       # number of LoadLockedReq hits
system.cpu33.dcache.LoadLockedReq_misses::.cpu33.data         1292                       # number of LoadLockedReq misses
system.cpu33.dcache.LoadLockedReq_misses::total         1292                       # number of LoadLockedReq misses
system.cpu33.dcache.LoadLockedReq_accesses::.cpu33.data        37303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu33.dcache.LoadLockedReq_accesses::total        37303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu33.dcache.LoadLockedReq_miss_rate::.cpu33.data     0.034635                       # miss rate for LoadLockedReq accesses
system.cpu33.dcache.LoadLockedReq_miss_rate::total     0.034635                       # miss rate for LoadLockedReq accesses
system.cpu33.dcache.StoreCondReq_hits::.cpu33.data        35689                       # number of StoreCondReq hits
system.cpu33.dcache.StoreCondReq_hits::total        35689                       # number of StoreCondReq hits
system.cpu33.dcache.StoreCondReq_misses::.cpu33.data          151                       # number of StoreCondReq misses
system.cpu33.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu33.dcache.StoreCondReq_accesses::.cpu33.data        35840                       # number of StoreCondReq accesses(hits+misses)
system.cpu33.dcache.StoreCondReq_accesses::total        35840                       # number of StoreCondReq accesses(hits+misses)
system.cpu33.dcache.StoreCondReq_miss_rate::.cpu33.data     0.004213                       # miss rate for StoreCondReq accesses
system.cpu33.dcache.StoreCondReq_miss_rate::total     0.004213                       # miss rate for StoreCondReq accesses
system.cpu33.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.tags.tagsinuse         368.181171                       # Cycle average of tags in use
system.cpu33.dcache.tags.total_refs           3779783                       # Total number of references to valid blocks.
system.cpu33.dcache.tags.sampled_refs           87995                       # Sample count of references to valid blocks.
system.cpu33.dcache.tags.avg_refs           42.954520                       # Average number of references to valid blocks.
system.cpu33.dcache.tags.warmup_cycle    3455303857752                       # Cycle when the warmup percentage was hit.
system.cpu33.dcache.tags.occ_blocks::.cpu33.data   368.181171                       # Average occupied blocks per requestor
system.cpu33.dcache.tags.occ_percent::.cpu33.data     0.359552                       # Average percentage of cache occupancy
system.cpu33.dcache.tags.occ_percent::total     0.359552                       # Average percentage of cache occupancy
system.cpu33.dcache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu33.dcache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu33.dcache.tags.occ_task_id_percent::1024     0.659180                       # Percentage of cache occupancy per task id
system.cpu33.dcache.tags.tag_accesses         7650391                       # Number of tag accesses
system.cpu33.dcache.tags.data_accesses        7650391                       # Number of data accesses
system.cpu14.numPwrStateTransitions              4400                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples         2185                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   3169992054.013272                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  52322245287.319595                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10         2178     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.73% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.77% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.82% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::2.5e+11-3e+11            2      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total          2185                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  154897211941                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 6926432638019                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst     23405802                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       23405802                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst     23405802                       # number of overall hits
system.cpu14.icache.overall_hits::total      23405802                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst       359637                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       359637                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst       359637                       # number of overall misses
system.cpu14.icache.overall_misses::total       359637                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst     23765439                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     23765439                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst     23765439                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     23765439                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.015133                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.015133                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.015133                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.015133                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.writebacks::.writebacks       359113                       # number of writebacks
system.cpu14.icache.writebacks::total          359113                       # number of writebacks
system.cpu14.icache.replacements               359113                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst     23405802                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      23405802                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst       359637                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       359637                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst     23765439                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     23765439                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.015133                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.015133                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         301.237183                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          23765439                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          359637                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           66.081741                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2842521394632                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   301.237183                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.588354                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.588354                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        47890515                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       47890515                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data      8549695                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        8549695                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data      8638133                       # number of overall hits
system.cpu14.dcache.overall_hits::total       8638133                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data       265944                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       265944                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data       277288                       # number of overall misses
system.cpu14.dcache.overall_misses::total       277288                       # number of overall misses
system.cpu14.dcache.demand_accesses::.cpu14.data      8815639                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      8815639                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data      8915421                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      8915421                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.030167                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030167                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.031102                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.031102                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks       104589                       # number of writebacks
system.cpu14.dcache.writebacks::total          104589                       # number of writebacks
system.cpu14.dcache.replacements               235952                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data      5104776                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       5104776                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data       180572                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       180572                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_accesses::.cpu14.data      5285348                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      5285348                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.034165                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.034165                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_hits::.cpu14.data      3442571                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      3442571                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data        55085                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        55085                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_accesses::.cpu14.data      3497656                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      3497656                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.015749                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.015749                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_hits::.cpu14.data          780                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total          780                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_misses::.cpu14.data         1867                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total         1867                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_accesses::.cpu14.data         2647                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total         2647                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_miss_rate::.cpu14.data     0.705327                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.705327                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFExReq_hits::.cpu14.data        87658                       # number of SoftPFExReq hits
system.cpu14.dcache.SoftPFExReq_hits::total        87658                       # number of SoftPFExReq hits
system.cpu14.dcache.SoftPFExReq_misses::.cpu14.data         9477                       # number of SoftPFExReq misses
system.cpu14.dcache.SoftPFExReq_misses::total         9477                       # number of SoftPFExReq misses
system.cpu14.dcache.SoftPFExReq_accesses::.cpu14.data        97135                       # number of SoftPFExReq accesses(hits+misses)
system.cpu14.dcache.SoftPFExReq_accesses::total        97135                       # number of SoftPFExReq accesses(hits+misses)
system.cpu14.dcache.SoftPFExReq_miss_rate::.cpu14.data     0.097565                       # miss rate for SoftPFExReq accesses
system.cpu14.dcache.SoftPFExReq_miss_rate::total     0.097565                       # miss rate for SoftPFExReq accesses
system.cpu14.dcache.WriteLineReq_hits::.cpu14.data         2348                       # number of WriteLineReq hits
system.cpu14.dcache.WriteLineReq_hits::total         2348                       # number of WriteLineReq hits
system.cpu14.dcache.WriteLineReq_misses::.cpu14.data        30287                       # number of WriteLineReq misses
system.cpu14.dcache.WriteLineReq_misses::total        30287                       # number of WriteLineReq misses
system.cpu14.dcache.WriteLineReq_accesses::.cpu14.data        32635                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_accesses::total        32635                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_miss_rate::.cpu14.data     0.928053                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.WriteLineReq_miss_rate::total     0.928053                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       107603                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       107603                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         2066                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         2066                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       109669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       109669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.018839                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.018839                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       107363                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       107363                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data          236                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       107599                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       107599                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.002193                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.002193                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse         408.506991                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           9166235                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          261022                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           35.116714                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2842521422412                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data   408.506991                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.398933                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.398933                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        18595652                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       18595652                       # Number of data accesses
system.cpu15.numPwrStateTransitions              4454                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples         2212                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   3110924917.136076                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  51383534282.976524                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10         2206     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.82% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.86% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.91% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::4.5e+11-5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total          2212                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  199963933255                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 6881365916705                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst     30167771                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       30167771                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst     30167771                       # number of overall hits
system.cpu15.icache.overall_hits::total      30167771                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst       417400                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       417400                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst       417400                       # number of overall misses
system.cpu15.icache.overall_misses::total       417400                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst     30585171                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     30585171                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst     30585171                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     30585171                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.013647                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.013647                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.013647                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.013647                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.writebacks::.writebacks       416876                       # number of writebacks
system.cpu15.icache.writebacks::total          416876                       # number of writebacks
system.cpu15.icache.replacements               416876                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst     30167771                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      30167771                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst       417400                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       417400                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst     30585171                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     30585171                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.013647                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.013647                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         298.999793                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          30585171                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          417400                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           73.275446                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2874772318944                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   298.999793                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.583984                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.583984                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        61587742                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       61587742                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data     11143725                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       11143725                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data     11256124                       # number of overall hits
system.cpu15.dcache.overall_hits::total      11256124                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data       352245                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       352245                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data       365931                       # number of overall misses
system.cpu15.dcache.overall_misses::total       365931                       # number of overall misses
system.cpu15.dcache.demand_accesses::.cpu15.data     11495970                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     11495970                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data     11622055                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     11622055                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.030641                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.030641                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.031486                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.031486                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks       144900                       # number of writebacks
system.cpu15.dcache.writebacks::total          144900                       # number of writebacks
system.cpu15.dcache.replacements               316557                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data      6617680                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       6617680                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data       234974                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       234974                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_accesses::.cpu15.data      6852654                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      6852654                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.034289                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.034289                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_hits::.cpu15.data      4523544                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      4523544                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data        76363                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        76363                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_accesses::.cpu15.data      4599907                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      4599907                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.016601                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.016601                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_hits::.cpu15.data          861                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total          861                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_misses::.cpu15.data         2333                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total         2333                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_accesses::.cpu15.data         3194                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total         3194                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_miss_rate::.cpu15.data     0.730432                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.730432                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFExReq_hits::.cpu15.data       111538                       # number of SoftPFExReq hits
system.cpu15.dcache.SoftPFExReq_hits::total       111538                       # number of SoftPFExReq hits
system.cpu15.dcache.SoftPFExReq_misses::.cpu15.data        11353                       # number of SoftPFExReq misses
system.cpu15.dcache.SoftPFExReq_misses::total        11353                       # number of SoftPFExReq misses
system.cpu15.dcache.SoftPFExReq_accesses::.cpu15.data       122891                       # number of SoftPFExReq accesses(hits+misses)
system.cpu15.dcache.SoftPFExReq_accesses::total       122891                       # number of SoftPFExReq accesses(hits+misses)
system.cpu15.dcache.SoftPFExReq_miss_rate::.cpu15.data     0.092383                       # miss rate for SoftPFExReq accesses
system.cpu15.dcache.SoftPFExReq_miss_rate::total     0.092383                       # miss rate for SoftPFExReq accesses
system.cpu15.dcache.WriteLineReq_hits::.cpu15.data         2501                       # number of WriteLineReq hits
system.cpu15.dcache.WriteLineReq_hits::total         2501                       # number of WriteLineReq hits
system.cpu15.dcache.WriteLineReq_misses::.cpu15.data        40908                       # number of WriteLineReq misses
system.cpu15.dcache.WriteLineReq_misses::total        40908                       # number of WriteLineReq misses
system.cpu15.dcache.WriteLineReq_accesses::.cpu15.data        43409                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_accesses::total        43409                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_miss_rate::.cpu15.data     0.942385                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.WriteLineReq_miss_rate::total     0.942385                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       134242                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       134242                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         2376                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         2376                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       136618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       136618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.017392                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.017392                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       134229                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       134229                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data          265                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          265                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       134494                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       134494                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.001970                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.001970                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse         426.050577                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          11939828                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          343453                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           34.764081                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2874772346724                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data   426.050577                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.416065                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.416065                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          827                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          819                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.807617                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        24223743                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       24223743                       # Number of data accesses
system.cpu16.numPwrStateTransitions              4601                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples         2286                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   3037545692.854768                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  50373782270.790337                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10         2279     99.69%     99.69% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::5e+10-1e+11            1      0.04%     99.74% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.78% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::2.5e+11-3e+11            3      0.13%     99.91% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::3e+11-3.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total          2286                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  137500396094                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED 6943829453866                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst     20699450                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total       20699450                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst     20699450                       # number of overall hits
system.cpu16.icache.overall_hits::total      20699450                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst       303932                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total       303932                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst       303932                       # number of overall misses
system.cpu16.icache.overall_misses::total       303932                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst     21003382                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total     21003382                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst     21003382                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total     21003382                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.014471                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.014471                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.014471                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.014471                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.writebacks::.writebacks       303408                       # number of writebacks
system.cpu16.icache.writebacks::total          303408                       # number of writebacks
system.cpu16.icache.replacements               303408                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst     20699450                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total      20699450                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst       303932                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total       303932                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst     21003382                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total     21003382                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.014471                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.014471                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         296.957280                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs          21003382                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs          303932                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs           69.105530                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    2907023226588                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   296.957280                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.579995                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.579995                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        42310696                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       42310696                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data      7642485                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        7642485                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data      7722751                       # number of overall hits
system.cpu16.dcache.overall_hits::total       7722751                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data       230074                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       230074                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data       240596                       # number of overall misses
system.cpu16.dcache.overall_misses::total       240596                       # number of overall misses
system.cpu16.dcache.demand_accesses::.cpu16.data      7872559                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      7872559                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data      7963347                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      7963347                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.029225                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.029225                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.030213                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.030213                       # miss rate for overall accesses
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks        89625                       # number of writebacks
system.cpu16.dcache.writebacks::total           89625                       # number of writebacks
system.cpu16.dcache.replacements               202131                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data      4548485                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       4548485                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data       156283                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       156283                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_accesses::.cpu16.data      4704768                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      4704768                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.033218                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.033218                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_hits::.cpu16.data      3092067                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      3092067                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data        49460                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        49460                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_accesses::.cpu16.data      3141527                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      3141527                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.015744                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.015744                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_hits::.cpu16.data          954                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total          954                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_misses::.cpu16.data         1480                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total         1480                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_accesses::.cpu16.data         2434                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total         2434                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_miss_rate::.cpu16.data     0.608053                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.608053                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFExReq_hits::.cpu16.data        79312                       # number of SoftPFExReq hits
system.cpu16.dcache.SoftPFExReq_hits::total        79312                       # number of SoftPFExReq hits
system.cpu16.dcache.SoftPFExReq_misses::.cpu16.data         9042                       # number of SoftPFExReq misses
system.cpu16.dcache.SoftPFExReq_misses::total         9042                       # number of SoftPFExReq misses
system.cpu16.dcache.SoftPFExReq_accesses::.cpu16.data        88354                       # number of SoftPFExReq accesses(hits+misses)
system.cpu16.dcache.SoftPFExReq_accesses::total        88354                       # number of SoftPFExReq accesses(hits+misses)
system.cpu16.dcache.SoftPFExReq_miss_rate::.cpu16.data     0.102338                       # miss rate for SoftPFExReq accesses
system.cpu16.dcache.SoftPFExReq_miss_rate::total     0.102338                       # miss rate for SoftPFExReq accesses
system.cpu16.dcache.WriteLineReq_hits::.cpu16.data         1933                       # number of WriteLineReq hits
system.cpu16.dcache.WriteLineReq_hits::total         1933                       # number of WriteLineReq hits
system.cpu16.dcache.WriteLineReq_misses::.cpu16.data        24331                       # number of WriteLineReq misses
system.cpu16.dcache.WriteLineReq_misses::total        24331                       # number of WriteLineReq misses
system.cpu16.dcache.WriteLineReq_accesses::.cpu16.data        26264                       # number of WriteLineReq accesses(hits+misses)
system.cpu16.dcache.WriteLineReq_accesses::total        26264                       # number of WriteLineReq accesses(hits+misses)
system.cpu16.dcache.WriteLineReq_miss_rate::.cpu16.data     0.926401                       # miss rate for WriteLineReq accesses
system.cpu16.dcache.WriteLineReq_miss_rate::total     0.926401                       # miss rate for WriteLineReq accesses
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data        93121                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        93121                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         2032                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total         2032                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data        95153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total        95153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.021355                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.021355                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data        92750                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total        92750                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data          204                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data        92954                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        92954                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.002195                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.002195                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse         417.835318                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           8179085                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs          225244                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           36.312110                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    2907023254368                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data   417.835318                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.408042                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.408042                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3          437                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        16587292                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       16587292                       # Number of data accesses
system.cpu17.numPwrStateTransitions              4149                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples         2067                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   3256145184.382680                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  53762078297.451271                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10         2059     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::5e+10-1e+11            3      0.15%     99.76% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::2.5e+11-3e+11            3      0.15%     99.90% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total          2067                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  350877753841                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED 6730452096119                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst     52892238                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total       52892238                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst     52892238                       # number of overall hits
system.cpu17.icache.overall_hits::total      52892238                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst       979700                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total       979700                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst       979700                       # number of overall misses
system.cpu17.icache.overall_misses::total       979700                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst     53871938                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total     53871938                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst     53871938                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total     53871938                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.018186                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.018186                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.018186                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.018186                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks       979177                       # number of writebacks
system.cpu17.icache.writebacks::total          979177                       # number of writebacks
system.cpu17.icache.replacements               979177                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst     52892238                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total      52892238                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst       979700                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total       979700                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst     53871938                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total     53871938                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.018186                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.018186                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         294.475151                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs          53871938                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs          979700                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs           54.988198                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    2939274134232                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   294.475151                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.575147                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.575147                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses       108723576                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses      108723576                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data     19180799                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total       19180799                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data     19374742                       # number of overall hits
system.cpu17.dcache.overall_hits::total      19374742                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data       516477                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total       516477                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data       544385                       # number of overall misses
system.cpu17.dcache.overall_misses::total       544385                       # number of overall misses
system.cpu17.dcache.demand_accesses::.cpu17.data     19697276                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total     19697276                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data     19919127                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total     19919127                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.026221                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.026221                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.027330                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.027330                       # miss rate for overall accesses
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks       245081                       # number of writebacks
system.cpu17.dcache.writebacks::total          245081                       # number of writebacks
system.cpu17.dcache.replacements               472344                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     10951457                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total      10951457                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data       334937                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total       334937                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     11286394                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total     11286394                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.029676                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.029676                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_hits::.cpu17.data      8182247                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total      8182247                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data        96902                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total        96902                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_accesses::.cpu17.data      8279149                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total      8279149                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.011704                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.011704                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_hits::.cpu17.data         4345                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total         4345                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_misses::.cpu17.data         6296                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total         6296                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_accesses::.cpu17.data        10641                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total        10641                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_miss_rate::.cpu17.data     0.591674                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.591674                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFExReq_hits::.cpu17.data       189598                       # number of SoftPFExReq hits
system.cpu17.dcache.SoftPFExReq_hits::total       189598                       # number of SoftPFExReq hits
system.cpu17.dcache.SoftPFExReq_misses::.cpu17.data        21612                       # number of SoftPFExReq misses
system.cpu17.dcache.SoftPFExReq_misses::total        21612                       # number of SoftPFExReq misses
system.cpu17.dcache.SoftPFExReq_accesses::.cpu17.data       211210                       # number of SoftPFExReq accesses(hits+misses)
system.cpu17.dcache.SoftPFExReq_accesses::total       211210                       # number of SoftPFExReq accesses(hits+misses)
system.cpu17.dcache.SoftPFExReq_miss_rate::.cpu17.data     0.102325                       # miss rate for SoftPFExReq accesses
system.cpu17.dcache.SoftPFExReq_miss_rate::total     0.102325                       # miss rate for SoftPFExReq accesses
system.cpu17.dcache.WriteLineReq_hits::.cpu17.data        47095                       # number of WriteLineReq hits
system.cpu17.dcache.WriteLineReq_hits::total        47095                       # number of WriteLineReq hits
system.cpu17.dcache.WriteLineReq_misses::.cpu17.data        84638                       # number of WriteLineReq misses
system.cpu17.dcache.WriteLineReq_misses::total        84638                       # number of WriteLineReq misses
system.cpu17.dcache.WriteLineReq_accesses::.cpu17.data       131733                       # number of WriteLineReq accesses(hits+misses)
system.cpu17.dcache.WriteLineReq_accesses::total       131733                       # number of WriteLineReq accesses(hits+misses)
system.cpu17.dcache.WriteLineReq_miss_rate::.cpu17.data     0.642497                       # miss rate for WriteLineReq accesses
system.cpu17.dcache.WriteLineReq_miss_rate::total     0.642497                       # miss rate for WriteLineReq accesses
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data       243299                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total       243299                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         2215                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         2215                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data       245514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total       245514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.009022                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.009022                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data       243203                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total       243203                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data          322                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total          322                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data       243525                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total       243525                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.001322                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.001322                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         413.355050                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs          20443986                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs          518398                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           39.436854                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    2939274162012                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   413.355050                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.403667                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.403667                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4          812                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses        41433166                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses       41433166                       # Number of data accesses
system.cpu10.numPwrStateTransitions              4508                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples         2233                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   3086661844.189431                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  51298226001.707886                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10         2225     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::5e+10-1e+11            4      0.18%     99.82% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::5e+11-5.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total          2233                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  188813951885                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 6892515898075                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst     28159527                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       28159527                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst     28159527                       # number of overall hits
system.cpu10.icache.overall_hits::total      28159527                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst       552829                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       552829                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst       552829                       # number of overall misses
system.cpu10.icache.overall_misses::total       552829                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst     28712356                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     28712356                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst     28712356                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     28712356                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.019254                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.019254                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.019254                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.019254                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.writebacks::.writebacks       552305                       # number of writebacks
system.cpu10.icache.writebacks::total          552305                       # number of writebacks
system.cpu10.icache.replacements               552305                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst     28159527                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      28159527                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst       552829                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       552829                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst     28712356                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     28712356                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.019254                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.019254                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         310.216145                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          28712356                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          552829                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           51.937138                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2713516869540                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   310.216145                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.605891                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.605891                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        57977541                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       57977541                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data     10520447                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       10520447                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data     10627522                       # number of overall hits
system.cpu10.dcache.overall_hits::total      10627522                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data       320221                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       320221                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data       333877                       # number of overall misses
system.cpu10.dcache.overall_misses::total       333877                       # number of overall misses
system.cpu10.dcache.demand_accesses::.cpu10.data     10840668                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     10840668                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data     10961399                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     10961399                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.029539                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029539                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.030459                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.030459                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks       139577                       # number of writebacks
system.cpu10.dcache.writebacks::total          139577                       # number of writebacks
system.cpu10.dcache.replacements               287575                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data      6137680                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       6137680                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data       217719                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       217719                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_accesses::.cpu10.data      6355399                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      6355399                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.034257                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.034257                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_hits::.cpu10.data      4378035                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      4378035                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data        72707                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        72707                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_accesses::.cpu10.data      4450742                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      4450742                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.016336                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.016336                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_hits::.cpu10.data         1718                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total         1718                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_misses::.cpu10.data         2157                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total         2157                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_accesses::.cpu10.data         3875                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total         3875                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_miss_rate::.cpu10.data     0.556645                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.556645                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFExReq_hits::.cpu10.data       105357                       # number of SoftPFExReq hits
system.cpu10.dcache.SoftPFExReq_hits::total       105357                       # number of SoftPFExReq hits
system.cpu10.dcache.SoftPFExReq_misses::.cpu10.data        11499                       # number of SoftPFExReq misses
system.cpu10.dcache.SoftPFExReq_misses::total        11499                       # number of SoftPFExReq misses
system.cpu10.dcache.SoftPFExReq_accesses::.cpu10.data       116856                       # number of SoftPFExReq accesses(hits+misses)
system.cpu10.dcache.SoftPFExReq_accesses::total       116856                       # number of SoftPFExReq accesses(hits+misses)
system.cpu10.dcache.SoftPFExReq_miss_rate::.cpu10.data     0.098403                       # miss rate for SoftPFExReq accesses
system.cpu10.dcache.SoftPFExReq_miss_rate::total     0.098403                       # miss rate for SoftPFExReq accesses
system.cpu10.dcache.WriteLineReq_hits::.cpu10.data         4732                       # number of WriteLineReq hits
system.cpu10.dcache.WriteLineReq_hits::total         4732                       # number of WriteLineReq hits
system.cpu10.dcache.WriteLineReq_misses::.cpu10.data        29795                       # number of WriteLineReq misses
system.cpu10.dcache.WriteLineReq_misses::total        29795                       # number of WriteLineReq misses
system.cpu10.dcache.WriteLineReq_accesses::.cpu10.data        34527                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_accesses::total        34527                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_miss_rate::.cpu10.data     0.862948                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.WriteLineReq_miss_rate::total     0.862948                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       130533                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       130533                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         2503                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         2503                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       133036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       133036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.018814                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.018814                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       130558                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       130558                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data          279                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       130837                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       130837                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.002132                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.002132                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse         433.695973                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          11265221                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          315001                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           35.762493                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2713516897320                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data   433.695973                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.423531                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.423531                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          785                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        22854253                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       22854253                       # Number of data accesses
system.cpu11.numPwrStateTransitions              4561                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples         2265                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   3070997334.253863                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  51018701567.300606                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10         2255     99.56%     99.56% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::5e+10-1e+11            5      0.22%     99.78% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.82% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::5e+11-5.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total          2265                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  125520887875                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 6955808962085                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst     18981140                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       18981140                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst     18981140                       # number of overall hits
system.cpu11.icache.overall_hits::total      18981140                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst       252299                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       252299                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst       252299                       # number of overall misses
system.cpu11.icache.overall_misses::total       252299                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst     19233439                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     19233439                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst     19233439                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     19233439                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.013118                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.013118                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.013118                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.013118                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.writebacks::.writebacks       251775                       # number of writebacks
system.cpu11.icache.writebacks::total          251775                       # number of writebacks
system.cpu11.icache.replacements               251775                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst     18981140                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      18981140                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst       252299                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       252299                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst     19233439                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     19233439                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.013118                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.013118                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         307.978653                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          19233439                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          252299                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           76.232720                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2745768599472                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   307.978653                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.601521                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.601521                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        38719177                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       38719177                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data      7027251                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        7027251                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data      7089785                       # number of overall hits
system.cpu11.dcache.overall_hits::total       7089785                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data       200324                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       200324                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data       208094                       # number of overall misses
system.cpu11.dcache.overall_misses::total       208094                       # number of overall misses
system.cpu11.dcache.demand_accesses::.cpu11.data      7227575                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      7227575                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data      7297879                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      7297879                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.027717                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027717                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.028514                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028514                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks        74621                       # number of writebacks
system.cpu11.dcache.writebacks::total           74621                       # number of writebacks
system.cpu11.dcache.replacements               177493                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data      4260737                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       4260737                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data       141923                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       141923                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_accesses::.cpu11.data      4402660                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      4402660                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.032236                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.032236                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_hits::.cpu11.data      2765231                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2765231                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data        39679                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        39679                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_accesses::.cpu11.data      2804910                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2804910                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.014146                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.014146                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_hits::.cpu11.data          390                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total          390                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_misses::.cpu11.data         1275                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total         1275                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_accesses::.cpu11.data         1665                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total         1665                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_miss_rate::.cpu11.data     0.765766                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.765766                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFExReq_hits::.cpu11.data        62144                       # number of SoftPFExReq hits
system.cpu11.dcache.SoftPFExReq_hits::total        62144                       # number of SoftPFExReq hits
system.cpu11.dcache.SoftPFExReq_misses::.cpu11.data         6495                       # number of SoftPFExReq misses
system.cpu11.dcache.SoftPFExReq_misses::total         6495                       # number of SoftPFExReq misses
system.cpu11.dcache.SoftPFExReq_accesses::.cpu11.data        68639                       # number of SoftPFExReq accesses(hits+misses)
system.cpu11.dcache.SoftPFExReq_accesses::total        68639                       # number of SoftPFExReq accesses(hits+misses)
system.cpu11.dcache.SoftPFExReq_miss_rate::.cpu11.data     0.094626                       # miss rate for SoftPFExReq accesses
system.cpu11.dcache.SoftPFExReq_miss_rate::total     0.094626                       # miss rate for SoftPFExReq accesses
system.cpu11.dcache.WriteLineReq_hits::.cpu11.data         1283                       # number of WriteLineReq hits
system.cpu11.dcache.WriteLineReq_hits::total         1283                       # number of WriteLineReq hits
system.cpu11.dcache.WriteLineReq_misses::.cpu11.data        18722                       # number of WriteLineReq misses
system.cpu11.dcache.WriteLineReq_misses::total        18722                       # number of WriteLineReq misses
system.cpu11.dcache.WriteLineReq_accesses::.cpu11.data        20005                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_accesses::total        20005                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_miss_rate::.cpu11.data     0.935866                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.WriteLineReq_miss_rate::total     0.935866                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data        74913                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        74913                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         2049                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         2049                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data        76962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        76962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.026624                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.026624                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data        74661                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        74661                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data          213                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          213                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data        74874                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        74874                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.002845                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.002845                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse         428.525203                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           7473182                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          198567                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           37.635569                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2745768627252                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data   428.525203                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.418482                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.418482                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          760                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        15155729                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       15155729                       # Number of data accesses
system.cpu12.numPwrStateTransitions              4268                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples         2123                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   3251326138.319830                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  52524866587.431282                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10         2115     99.62%     99.62% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.72% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.76% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::2.5e+11-3e+11            2      0.09%     99.86% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::3e+11-3.5e+11            2      0.09%     99.95% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total          2123                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  178764458307                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 6902565391653                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst     26760477                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       26760477                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst     26760477                       # number of overall hits
system.cpu12.icache.overall_hits::total      26760477                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst       514017                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       514017                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst       514017                       # number of overall misses
system.cpu12.icache.overall_misses::total       514017                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst     27274494                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     27274494                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst     27274494                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     27274494                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.018846                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.018846                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.018846                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.018846                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.writebacks::.writebacks       513493                       # number of writebacks
system.cpu12.icache.writebacks::total          513493                       # number of writebacks
system.cpu12.icache.replacements               513493                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst     26760477                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      26760477                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst       514017                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       514017                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst     27274494                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     27274494                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.018846                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.018846                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         305.987135                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          27274494                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          514017                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           53.061463                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2778019507116                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   305.987135                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.597631                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.597631                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        55063005                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       55063005                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data     10035755                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       10035755                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data     10125314                       # number of overall hits
system.cpu12.dcache.overall_hits::total      10125314                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data       290700                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       290700                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data       303193                       # number of overall misses
system.cpu12.dcache.overall_misses::total       303193                       # number of overall misses
system.cpu12.dcache.demand_accesses::.cpu12.data     10326455                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     10326455                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data     10428507                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     10428507                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.028151                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.028151                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.029073                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.029073                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks       120791                       # number of writebacks
system.cpu12.dcache.writebacks::total          120791                       # number of writebacks
system.cpu12.dcache.replacements               263898                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data      5947220                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5947220                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data       205251                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       205251                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_accesses::.cpu12.data      6152471                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      6152471                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.033361                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.033361                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_hits::.cpu12.data      4085483                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      4085483                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data        62025                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        62025                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_accesses::.cpu12.data      4147508                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      4147508                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.014955                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.014955                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_hits::.cpu12.data         1097                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total         1097                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_misses::.cpu12.data         2286                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total         2286                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_accesses::.cpu12.data         3383                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total         3383                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_miss_rate::.cpu12.data     0.675732                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.675732                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFExReq_hits::.cpu12.data        88462                       # number of SoftPFExReq hits
system.cpu12.dcache.SoftPFExReq_hits::total        88462                       # number of SoftPFExReq hits
system.cpu12.dcache.SoftPFExReq_misses::.cpu12.data        10207                       # number of SoftPFExReq misses
system.cpu12.dcache.SoftPFExReq_misses::total        10207                       # number of SoftPFExReq misses
system.cpu12.dcache.SoftPFExReq_accesses::.cpu12.data        98669                       # number of SoftPFExReq accesses(hits+misses)
system.cpu12.dcache.SoftPFExReq_accesses::total        98669                       # number of SoftPFExReq accesses(hits+misses)
system.cpu12.dcache.SoftPFExReq_miss_rate::.cpu12.data     0.103447                       # miss rate for SoftPFExReq accesses
system.cpu12.dcache.SoftPFExReq_miss_rate::total     0.103447                       # miss rate for SoftPFExReq accesses
system.cpu12.dcache.WriteLineReq_hits::.cpu12.data         3052                       # number of WriteLineReq hits
system.cpu12.dcache.WriteLineReq_hits::total         3052                       # number of WriteLineReq hits
system.cpu12.dcache.WriteLineReq_misses::.cpu12.data        23424                       # number of WriteLineReq misses
system.cpu12.dcache.WriteLineReq_misses::total        23424                       # number of WriteLineReq misses
system.cpu12.dcache.WriteLineReq_accesses::.cpu12.data        26476                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_accesses::total        26476                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_miss_rate::.cpu12.data     0.884726                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.WriteLineReq_miss_rate::total     0.884726                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       114350                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       114350                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         2238                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         2238                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       116588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       116588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.019196                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.019196                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       114424                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       114424                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data          204                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       114628                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       114628                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.001780                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.001780                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse         435.410666                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          10691102                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          287292                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           37.213365                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2778019534896                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data   435.410666                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.425206                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.425206                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          757                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        21680854                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       21680854                       # Number of data accesses
system.cpu13.numPwrStateTransitions              4051                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples         2015                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   3459043698.623821                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  54248200024.719818                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10         2007     99.60%     99.60% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.70% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::2e+11-2.5e+11            2      0.10%     99.80% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::2.5e+11-3e+11            2      0.10%     99.90% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::4e+11-4.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total          2015                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  111356797233                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 6969973052727                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst     16773106                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       16773106                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst     16773106                       # number of overall hits
system.cpu13.icache.overall_hits::total      16773106                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst       249420                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       249420                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst       249420                       # number of overall misses
system.cpu13.icache.overall_misses::total       249420                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst     17022526                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     17022526                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst     17022526                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     17022526                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.014652                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.014652                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.014652                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.014652                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.writebacks::.writebacks       248897                       # number of writebacks
system.cpu13.icache.writebacks::total          248897                       # number of writebacks
system.cpu13.icache.replacements               248897                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst     16773106                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      16773106                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst       249420                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       249420                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst     17022526                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     17022526                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.014652                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.014652                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         303.489215                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          17022526                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          249420                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           68.248440                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2810270414760                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   303.489215                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.592752                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.592752                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        34294472                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       34294472                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data      6201947                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        6201947                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data      6255437                       # number of overall hits
system.cpu13.dcache.overall_hits::total       6255437                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data       173312                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       173312                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data       181742                       # number of overall misses
system.cpu13.dcache.overall_misses::total       181742                       # number of overall misses
system.cpu13.dcache.demand_accesses::.cpu13.data      6375259                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      6375259                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data      6437179                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      6437179                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.027185                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027185                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.028233                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028233                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks        65834                       # number of writebacks
system.cpu13.dcache.writebacks::total           65834                       # number of writebacks
system.cpu13.dcache.replacements               146300                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data      3732760                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       3732760                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data       124033                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       124033                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_accesses::.cpu13.data      3856793                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      3856793                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.032160                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.032160                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_hits::.cpu13.data      2467797                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2467797                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data        35656                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        35656                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_accesses::.cpu13.data      2503453                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2503453                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.014243                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.014243                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_hits::.cpu13.data          473                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total          473                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_misses::.cpu13.data          893                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total          893                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_accesses::.cpu13.data         1366                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total         1366                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_miss_rate::.cpu13.data     0.653734                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.653734                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFExReq_hits::.cpu13.data        53017                       # number of SoftPFExReq hits
system.cpu13.dcache.SoftPFExReq_hits::total        53017                       # number of SoftPFExReq hits
system.cpu13.dcache.SoftPFExReq_misses::.cpu13.data         7537                       # number of SoftPFExReq misses
system.cpu13.dcache.SoftPFExReq_misses::total         7537                       # number of SoftPFExReq misses
system.cpu13.dcache.SoftPFExReq_accesses::.cpu13.data        60554                       # number of SoftPFExReq accesses(hits+misses)
system.cpu13.dcache.SoftPFExReq_accesses::total        60554                       # number of SoftPFExReq accesses(hits+misses)
system.cpu13.dcache.SoftPFExReq_miss_rate::.cpu13.data     0.124467                       # miss rate for SoftPFExReq accesses
system.cpu13.dcache.SoftPFExReq_miss_rate::total     0.124467                       # miss rate for SoftPFExReq accesses
system.cpu13.dcache.WriteLineReq_hits::.cpu13.data         1390                       # number of WriteLineReq hits
system.cpu13.dcache.WriteLineReq_hits::total         1390                       # number of WriteLineReq hits
system.cpu13.dcache.WriteLineReq_misses::.cpu13.data        13623                       # number of WriteLineReq misses
system.cpu13.dcache.WriteLineReq_misses::total        13623                       # number of WriteLineReq misses
system.cpu13.dcache.WriteLineReq_accesses::.cpu13.data        15013                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_accesses::total        15013                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_miss_rate::.cpu13.data     0.907414                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.WriteLineReq_miss_rate::total     0.907414                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data        65571                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        65571                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         1752                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         1752                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data        67323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        67323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.026024                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.026024                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data        65362                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        65362                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data          169                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data        65531                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        65531                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.002579                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.002579                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse         417.789032                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           6586856                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          169581                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           38.841946                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2810270442540                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data   417.789032                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.407997                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.407997                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          783                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        13366739                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       13366739                       # Number of data accesses
system.cpu50.numPwrStateTransitions              2692                       # Number of power state transitions
system.cpu50.pwrStateClkGateDist::samples         1327                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::mean   5301074182.461190                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::stdev  68431166774.495827                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::1000-5e+10         1319     99.40%     99.40% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::5e+10-1e+11            2      0.15%     99.55% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.70% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.77% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::4.5e+11-5e+11            2      0.15%     99.92% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::total          1327                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateResidencyTicks::ON   46804409834                       # Cumulative time (in ticks) in various power states
system.cpu50.pwrStateResidencyTicks::CLK_GATED 7034525440126                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.demand_hits::.cpu50.inst      7105396                       # number of demand (read+write) hits
system.cpu50.icache.demand_hits::total        7105396                       # number of demand (read+write) hits
system.cpu50.icache.overall_hits::.cpu50.inst      7105396                       # number of overall hits
system.cpu50.icache.overall_hits::total       7105396                       # number of overall hits
system.cpu50.icache.demand_misses::.cpu50.inst        80843                       # number of demand (read+write) misses
system.cpu50.icache.demand_misses::total        80843                       # number of demand (read+write) misses
system.cpu50.icache.overall_misses::.cpu50.inst        80843                       # number of overall misses
system.cpu50.icache.overall_misses::total        80843                       # number of overall misses
system.cpu50.icache.demand_accesses::.cpu50.inst      7186239                       # number of demand (read+write) accesses
system.cpu50.icache.demand_accesses::total      7186239                       # number of demand (read+write) accesses
system.cpu50.icache.overall_accesses::.cpu50.inst      7186239                       # number of overall (read+write) accesses
system.cpu50.icache.overall_accesses::total      7186239                       # number of overall (read+write) accesses
system.cpu50.icache.demand_miss_rate::.cpu50.inst     0.011250                       # miss rate for demand accesses
system.cpu50.icache.demand_miss_rate::total     0.011250                       # miss rate for demand accesses
system.cpu50.icache.overall_miss_rate::.cpu50.inst     0.011250                       # miss rate for overall accesses
system.cpu50.icache.overall_miss_rate::total     0.011250                       # miss rate for overall accesses
system.cpu50.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu50.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu50.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu50.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu50.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu50.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu50.icache.writebacks::.writebacks        80319                       # number of writebacks
system.cpu50.icache.writebacks::total           80319                       # number of writebacks
system.cpu50.icache.replacements                80319                       # number of replacements
system.cpu50.icache.ReadReq_hits::.cpu50.inst      7105396                       # number of ReadReq hits
system.cpu50.icache.ReadReq_hits::total       7105396                       # number of ReadReq hits
system.cpu50.icache.ReadReq_misses::.cpu50.inst        80843                       # number of ReadReq misses
system.cpu50.icache.ReadReq_misses::total        80843                       # number of ReadReq misses
system.cpu50.icache.ReadReq_accesses::.cpu50.inst      7186239                       # number of ReadReq accesses(hits+misses)
system.cpu50.icache.ReadReq_accesses::total      7186239                       # number of ReadReq accesses(hits+misses)
system.cpu50.icache.ReadReq_miss_rate::.cpu50.inst     0.011250                       # miss rate for ReadReq accesses
system.cpu50.icache.ReadReq_miss_rate::total     0.011250                       # miss rate for ReadReq accesses
system.cpu50.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.tags.tagsinuse         220.457537                       # Cycle average of tags in use
system.cpu50.icache.tags.total_refs           7186239                       # Total number of references to valid blocks.
system.cpu50.icache.tags.sampled_refs           80843                       # Sample count of references to valid blocks.
system.cpu50.icache.tags.avg_refs           88.891295                       # Average number of references to valid blocks.
system.cpu50.icache.tags.warmup_cycle    4003598778948                       # Cycle when the warmup percentage was hit.
system.cpu50.icache.tags.occ_blocks::.cpu50.inst   220.457537                       # Average occupied blocks per requestor
system.cpu50.icache.tags.occ_percent::.cpu50.inst     0.430581                       # Average percentage of cache occupancy
system.cpu50.icache.tags.occ_percent::total     0.430581                       # Average percentage of cache occupancy
system.cpu50.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu50.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu50.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu50.icache.tags.tag_accesses        14453321                       # Number of tag accesses
system.cpu50.icache.tags.data_accesses       14453321                       # Number of data accesses
system.cpu50.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.demand_hits::.cpu50.data      2642922                       # number of demand (read+write) hits
system.cpu50.dcache.demand_hits::total        2642922                       # number of demand (read+write) hits
system.cpu50.dcache.overall_hits::.cpu50.data      2662865                       # number of overall hits
system.cpu50.dcache.overall_hits::total       2662865                       # number of overall hits
system.cpu50.dcache.demand_misses::.cpu50.data        66869                       # number of demand (read+write) misses
system.cpu50.dcache.demand_misses::total        66869                       # number of demand (read+write) misses
system.cpu50.dcache.overall_misses::.cpu50.data        70466                       # number of overall misses
system.cpu50.dcache.overall_misses::total        70466                       # number of overall misses
system.cpu50.dcache.demand_accesses::.cpu50.data      2709791                       # number of demand (read+write) accesses
system.cpu50.dcache.demand_accesses::total      2709791                       # number of demand (read+write) accesses
system.cpu50.dcache.overall_accesses::.cpu50.data      2733331                       # number of overall (read+write) accesses
system.cpu50.dcache.overall_accesses::total      2733331                       # number of overall (read+write) accesses
system.cpu50.dcache.demand_miss_rate::.cpu50.data     0.024677                       # miss rate for demand accesses
system.cpu50.dcache.demand_miss_rate::total     0.024677                       # miss rate for demand accesses
system.cpu50.dcache.overall_miss_rate::.cpu50.data     0.025780                       # miss rate for overall accesses
system.cpu50.dcache.overall_miss_rate::total     0.025780                       # miss rate for overall accesses
system.cpu50.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu50.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu50.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu50.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu50.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu50.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu50.dcache.writebacks::.writebacks        22976                       # number of writebacks
system.cpu50.dcache.writebacks::total           22976                       # number of writebacks
system.cpu50.dcache.replacements                55714                       # number of replacements
system.cpu50.dcache.ReadReq_hits::.cpu50.data      1669300                       # number of ReadReq hits
system.cpu50.dcache.ReadReq_hits::total       1669300                       # number of ReadReq hits
system.cpu50.dcache.ReadReq_misses::.cpu50.data        46908                       # number of ReadReq misses
system.cpu50.dcache.ReadReq_misses::total        46908                       # number of ReadReq misses
system.cpu50.dcache.ReadReq_accesses::.cpu50.data      1716208                       # number of ReadReq accesses(hits+misses)
system.cpu50.dcache.ReadReq_accesses::total      1716208                       # number of ReadReq accesses(hits+misses)
system.cpu50.dcache.ReadReq_miss_rate::.cpu50.data     0.027332                       # miss rate for ReadReq accesses
system.cpu50.dcache.ReadReq_miss_rate::total     0.027332                       # miss rate for ReadReq accesses
system.cpu50.dcache.WriteReq_hits::.cpu50.data       973269                       # number of WriteReq hits
system.cpu50.dcache.WriteReq_hits::total       973269                       # number of WriteReq hits
system.cpu50.dcache.WriteReq_misses::.cpu50.data        13657                       # number of WriteReq misses
system.cpu50.dcache.WriteReq_misses::total        13657                       # number of WriteReq misses
system.cpu50.dcache.WriteReq_accesses::.cpu50.data       986926                       # number of WriteReq accesses(hits+misses)
system.cpu50.dcache.WriteReq_accesses::total       986926                       # number of WriteReq accesses(hits+misses)
system.cpu50.dcache.WriteReq_miss_rate::.cpu50.data     0.013838                       # miss rate for WriteReq accesses
system.cpu50.dcache.WriteReq_miss_rate::total     0.013838                       # miss rate for WriteReq accesses
system.cpu50.dcache.SoftPFReq_hits::.cpu50.data          136                       # number of SoftPFReq hits
system.cpu50.dcache.SoftPFReq_hits::total          136                       # number of SoftPFReq hits
system.cpu50.dcache.SoftPFReq_misses::.cpu50.data          352                       # number of SoftPFReq misses
system.cpu50.dcache.SoftPFReq_misses::total          352                       # number of SoftPFReq misses
system.cpu50.dcache.SoftPFReq_accesses::.cpu50.data          488                       # number of SoftPFReq accesses(hits+misses)
system.cpu50.dcache.SoftPFReq_accesses::total          488                       # number of SoftPFReq accesses(hits+misses)
system.cpu50.dcache.SoftPFReq_miss_rate::.cpu50.data     0.721311                       # miss rate for SoftPFReq accesses
system.cpu50.dcache.SoftPFReq_miss_rate::total     0.721311                       # miss rate for SoftPFReq accesses
system.cpu50.dcache.SoftPFExReq_hits::.cpu50.data        19807                       # number of SoftPFExReq hits
system.cpu50.dcache.SoftPFExReq_hits::total        19807                       # number of SoftPFExReq hits
system.cpu50.dcache.SoftPFExReq_misses::.cpu50.data         3245                       # number of SoftPFExReq misses
system.cpu50.dcache.SoftPFExReq_misses::total         3245                       # number of SoftPFExReq misses
system.cpu50.dcache.SoftPFExReq_accesses::.cpu50.data        23052                       # number of SoftPFExReq accesses(hits+misses)
system.cpu50.dcache.SoftPFExReq_accesses::total        23052                       # number of SoftPFExReq accesses(hits+misses)
system.cpu50.dcache.SoftPFExReq_miss_rate::.cpu50.data     0.140769                       # miss rate for SoftPFExReq accesses
system.cpu50.dcache.SoftPFExReq_miss_rate::total     0.140769                       # miss rate for SoftPFExReq accesses
system.cpu50.dcache.WriteLineReq_hits::.cpu50.data          353                       # number of WriteLineReq hits
system.cpu50.dcache.WriteLineReq_hits::total          353                       # number of WriteLineReq hits
system.cpu50.dcache.WriteLineReq_misses::.cpu50.data         6304                       # number of WriteLineReq misses
system.cpu50.dcache.WriteLineReq_misses::total         6304                       # number of WriteLineReq misses
system.cpu50.dcache.WriteLineReq_accesses::.cpu50.data         6657                       # number of WriteLineReq accesses(hits+misses)
system.cpu50.dcache.WriteLineReq_accesses::total         6657                       # number of WriteLineReq accesses(hits+misses)
system.cpu50.dcache.WriteLineReq_miss_rate::.cpu50.data     0.946973                       # miss rate for WriteLineReq accesses
system.cpu50.dcache.WriteLineReq_miss_rate::total     0.946973                       # miss rate for WriteLineReq accesses
system.cpu50.dcache.LoadLockedReq_hits::.cpu50.data        24154                       # number of LoadLockedReq hits
system.cpu50.dcache.LoadLockedReq_hits::total        24154                       # number of LoadLockedReq hits
system.cpu50.dcache.LoadLockedReq_misses::.cpu50.data         1130                       # number of LoadLockedReq misses
system.cpu50.dcache.LoadLockedReq_misses::total         1130                       # number of LoadLockedReq misses
system.cpu50.dcache.LoadLockedReq_accesses::.cpu50.data        25284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu50.dcache.LoadLockedReq_accesses::total        25284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu50.dcache.LoadLockedReq_miss_rate::.cpu50.data     0.044692                       # miss rate for LoadLockedReq accesses
system.cpu50.dcache.LoadLockedReq_miss_rate::total     0.044692                       # miss rate for LoadLockedReq accesses
system.cpu50.dcache.StoreCondReq_hits::.cpu50.data        23980                       # number of StoreCondReq hits
system.cpu50.dcache.StoreCondReq_hits::total        23980                       # number of StoreCondReq hits
system.cpu50.dcache.StoreCondReq_misses::.cpu50.data          115                       # number of StoreCondReq misses
system.cpu50.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu50.dcache.StoreCondReq_accesses::.cpu50.data        24095                       # number of StoreCondReq accesses(hits+misses)
system.cpu50.dcache.StoreCondReq_accesses::total        24095                       # number of StoreCondReq accesses(hits+misses)
system.cpu50.dcache.StoreCondReq_miss_rate::.cpu50.data     0.004773                       # miss rate for StoreCondReq accesses
system.cpu50.dcache.StoreCondReq_miss_rate::total     0.004773                       # miss rate for StoreCondReq accesses
system.cpu50.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.tags.tagsinuse         318.796729                       # Cycle average of tags in use
system.cpu50.dcache.tags.total_refs           2789549                       # Total number of references to valid blocks.
system.cpu50.dcache.tags.sampled_refs           67032                       # Sample count of references to valid blocks.
system.cpu50.dcache.tags.avg_refs           41.615184                       # Average number of references to valid blocks.
system.cpu50.dcache.tags.warmup_cycle    4003598806728                       # Cycle when the warmup percentage was hit.
system.cpu50.dcache.tags.occ_blocks::.cpu50.data   318.796729                       # Average occupied blocks per requestor
system.cpu50.dcache.tags.occ_percent::.cpu50.data     0.311325                       # Average percentage of cache occupancy
system.cpu50.dcache.tags.occ_percent::total     0.311325                       # Average percentage of cache occupancy
system.cpu50.dcache.tags.occ_task_id_blocks::1024          739                       # Occupied blocks per task id
system.cpu50.dcache.tags.age_task_id_blocks_1024::4          739                       # Occupied blocks per task id
system.cpu50.dcache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.cpu50.dcache.tags.tag_accesses         5646664                       # Number of tag accesses
system.cpu50.dcache.tags.data_accesses        5646664                       # Number of data accesses
system.cpu51.numPwrStateTransitions              2744                       # Number of power state transitions
system.cpu51.pwrStateClkGateDist::samples         1357                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::mean   5180415142.660280                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::stdev  66795203612.519745                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::1000-5e+10         1348     99.34%     99.34% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::5e+10-1e+11            3      0.22%     99.56% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::2e+11-2.5e+11            2      0.15%     99.71% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::4.5e+11-5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::total          1357                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateResidencyTicks::ON   51506501370                       # Cumulative time (in ticks) in various power states
system.cpu51.pwrStateResidencyTicks::CLK_GATED 7029823348590                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.demand_hits::.cpu51.inst      7825443                       # number of demand (read+write) hits
system.cpu51.icache.demand_hits::total        7825443                       # number of demand (read+write) hits
system.cpu51.icache.overall_hits::.cpu51.inst      7825443                       # number of overall hits
system.cpu51.icache.overall_hits::total       7825443                       # number of overall hits
system.cpu51.icache.demand_misses::.cpu51.inst        95311                       # number of demand (read+write) misses
system.cpu51.icache.demand_misses::total        95311                       # number of demand (read+write) misses
system.cpu51.icache.overall_misses::.cpu51.inst        95311                       # number of overall misses
system.cpu51.icache.overall_misses::total        95311                       # number of overall misses
system.cpu51.icache.demand_accesses::.cpu51.inst      7920754                       # number of demand (read+write) accesses
system.cpu51.icache.demand_accesses::total      7920754                       # number of demand (read+write) accesses
system.cpu51.icache.overall_accesses::.cpu51.inst      7920754                       # number of overall (read+write) accesses
system.cpu51.icache.overall_accesses::total      7920754                       # number of overall (read+write) accesses
system.cpu51.icache.demand_miss_rate::.cpu51.inst     0.012033                       # miss rate for demand accesses
system.cpu51.icache.demand_miss_rate::total     0.012033                       # miss rate for demand accesses
system.cpu51.icache.overall_miss_rate::.cpu51.inst     0.012033                       # miss rate for overall accesses
system.cpu51.icache.overall_miss_rate::total     0.012033                       # miss rate for overall accesses
system.cpu51.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu51.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu51.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu51.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu51.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu51.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu51.icache.writebacks::.writebacks        94787                       # number of writebacks
system.cpu51.icache.writebacks::total           94787                       # number of writebacks
system.cpu51.icache.replacements                94787                       # number of replacements
system.cpu51.icache.ReadReq_hits::.cpu51.inst      7825443                       # number of ReadReq hits
system.cpu51.icache.ReadReq_hits::total       7825443                       # number of ReadReq hits
system.cpu51.icache.ReadReq_misses::.cpu51.inst        95311                       # number of ReadReq misses
system.cpu51.icache.ReadReq_misses::total        95311                       # number of ReadReq misses
system.cpu51.icache.ReadReq_accesses::.cpu51.inst      7920754                       # number of ReadReq accesses(hits+misses)
system.cpu51.icache.ReadReq_accesses::total      7920754                       # number of ReadReq accesses(hits+misses)
system.cpu51.icache.ReadReq_miss_rate::.cpu51.inst     0.012033                       # miss rate for ReadReq accesses
system.cpu51.icache.ReadReq_miss_rate::total     0.012033                       # miss rate for ReadReq accesses
system.cpu51.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.tags.tagsinuse         218.217027                       # Cycle average of tags in use
system.cpu51.icache.tags.total_refs           7920754                       # Total number of references to valid blocks.
system.cpu51.icache.tags.sampled_refs           95311                       # Sample count of references to valid blocks.
system.cpu51.icache.tags.avg_refs           83.104301                       # Average number of references to valid blocks.
system.cpu51.icache.tags.warmup_cycle    4035851470068                       # Cycle when the warmup percentage was hit.
system.cpu51.icache.tags.occ_blocks::.cpu51.inst   218.217027                       # Average occupied blocks per requestor
system.cpu51.icache.tags.occ_percent::.cpu51.inst     0.426205                       # Average percentage of cache occupancy
system.cpu51.icache.tags.occ_percent::total     0.426205                       # Average percentage of cache occupancy
system.cpu51.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu51.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu51.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu51.icache.tags.tag_accesses        15936819                       # Number of tag accesses
system.cpu51.icache.tags.data_accesses       15936819                       # Number of data accesses
system.cpu51.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.demand_hits::.cpu51.data      2903763                       # number of demand (read+write) hits
system.cpu51.dcache.demand_hits::total        2903763                       # number of demand (read+write) hits
system.cpu51.dcache.overall_hits::.cpu51.data      2926492                       # number of overall hits
system.cpu51.dcache.overall_hits::total       2926492                       # number of overall hits
system.cpu51.dcache.demand_misses::.cpu51.data        74004                       # number of demand (read+write) misses
system.cpu51.dcache.demand_misses::total        74004                       # number of demand (read+write) misses
system.cpu51.dcache.overall_misses::.cpu51.data        77385                       # number of overall misses
system.cpu51.dcache.overall_misses::total        77385                       # number of overall misses
system.cpu51.dcache.demand_accesses::.cpu51.data      2977767                       # number of demand (read+write) accesses
system.cpu51.dcache.demand_accesses::total      2977767                       # number of demand (read+write) accesses
system.cpu51.dcache.overall_accesses::.cpu51.data      3003877                       # number of overall (read+write) accesses
system.cpu51.dcache.overall_accesses::total      3003877                       # number of overall (read+write) accesses
system.cpu51.dcache.demand_miss_rate::.cpu51.data     0.024852                       # miss rate for demand accesses
system.cpu51.dcache.demand_miss_rate::total     0.024852                       # miss rate for demand accesses
system.cpu51.dcache.overall_miss_rate::.cpu51.data     0.025762                       # miss rate for overall accesses
system.cpu51.dcache.overall_miss_rate::total     0.025762                       # miss rate for overall accesses
system.cpu51.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu51.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu51.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu51.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu51.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu51.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu51.dcache.writebacks::.writebacks        25955                       # number of writebacks
system.cpu51.dcache.writebacks::total           25955                       # number of writebacks
system.cpu51.dcache.replacements                61263                       # number of replacements
system.cpu51.dcache.ReadReq_hits::.cpu51.data      1836829                       # number of ReadReq hits
system.cpu51.dcache.ReadReq_hits::total       1836829                       # number of ReadReq hits
system.cpu51.dcache.ReadReq_misses::.cpu51.data        51727                       # number of ReadReq misses
system.cpu51.dcache.ReadReq_misses::total        51727                       # number of ReadReq misses
system.cpu51.dcache.ReadReq_accesses::.cpu51.data      1888556                       # number of ReadReq accesses(hits+misses)
system.cpu51.dcache.ReadReq_accesses::total      1888556                       # number of ReadReq accesses(hits+misses)
system.cpu51.dcache.ReadReq_miss_rate::.cpu51.data     0.027390                       # miss rate for ReadReq accesses
system.cpu51.dcache.ReadReq_miss_rate::total     0.027390                       # miss rate for ReadReq accesses
system.cpu51.dcache.WriteReq_hits::.cpu51.data      1066557                       # number of WriteReq hits
system.cpu51.dcache.WriteReq_hits::total      1066557                       # number of WriteReq hits
system.cpu51.dcache.WriteReq_misses::.cpu51.data        13956                       # number of WriteReq misses
system.cpu51.dcache.WriteReq_misses::total        13956                       # number of WriteReq misses
system.cpu51.dcache.WriteReq_accesses::.cpu51.data      1080513                       # number of WriteReq accesses(hits+misses)
system.cpu51.dcache.WriteReq_accesses::total      1080513                       # number of WriteReq accesses(hits+misses)
system.cpu51.dcache.WriteReq_miss_rate::.cpu51.data     0.012916                       # miss rate for WriteReq accesses
system.cpu51.dcache.WriteReq_miss_rate::total     0.012916                       # miss rate for WriteReq accesses
system.cpu51.dcache.SoftPFReq_hits::.cpu51.data          130                       # number of SoftPFReq hits
system.cpu51.dcache.SoftPFReq_hits::total          130                       # number of SoftPFReq hits
system.cpu51.dcache.SoftPFReq_misses::.cpu51.data          371                       # number of SoftPFReq misses
system.cpu51.dcache.SoftPFReq_misses::total          371                       # number of SoftPFReq misses
system.cpu51.dcache.SoftPFReq_accesses::.cpu51.data          501                       # number of SoftPFReq accesses(hits+misses)
system.cpu51.dcache.SoftPFReq_accesses::total          501                       # number of SoftPFReq accesses(hits+misses)
system.cpu51.dcache.SoftPFReq_miss_rate::.cpu51.data     0.740519                       # miss rate for SoftPFReq accesses
system.cpu51.dcache.SoftPFReq_miss_rate::total     0.740519                       # miss rate for SoftPFReq accesses
system.cpu51.dcache.SoftPFExReq_hits::.cpu51.data        22599                       # number of SoftPFExReq hits
system.cpu51.dcache.SoftPFExReq_hits::total        22599                       # number of SoftPFExReq hits
system.cpu51.dcache.SoftPFExReq_misses::.cpu51.data         3010                       # number of SoftPFExReq misses
system.cpu51.dcache.SoftPFExReq_misses::total         3010                       # number of SoftPFExReq misses
system.cpu51.dcache.SoftPFExReq_accesses::.cpu51.data        25609                       # number of SoftPFExReq accesses(hits+misses)
system.cpu51.dcache.SoftPFExReq_accesses::total        25609                       # number of SoftPFExReq accesses(hits+misses)
system.cpu51.dcache.SoftPFExReq_miss_rate::.cpu51.data     0.117537                       # miss rate for SoftPFExReq accesses
system.cpu51.dcache.SoftPFExReq_miss_rate::total     0.117537                       # miss rate for SoftPFExReq accesses
system.cpu51.dcache.WriteLineReq_hits::.cpu51.data          377                       # number of WriteLineReq hits
system.cpu51.dcache.WriteLineReq_hits::total          377                       # number of WriteLineReq hits
system.cpu51.dcache.WriteLineReq_misses::.cpu51.data         8321                       # number of WriteLineReq misses
system.cpu51.dcache.WriteLineReq_misses::total         8321                       # number of WriteLineReq misses
system.cpu51.dcache.WriteLineReq_accesses::.cpu51.data         8698                       # number of WriteLineReq accesses(hits+misses)
system.cpu51.dcache.WriteLineReq_accesses::total         8698                       # number of WriteLineReq accesses(hits+misses)
system.cpu51.dcache.WriteLineReq_miss_rate::.cpu51.data     0.956657                       # miss rate for WriteLineReq accesses
system.cpu51.dcache.WriteLineReq_miss_rate::total     0.956657                       # miss rate for WriteLineReq accesses
system.cpu51.dcache.LoadLockedReq_hits::.cpu51.data        27124                       # number of LoadLockedReq hits
system.cpu51.dcache.LoadLockedReq_hits::total        27124                       # number of LoadLockedReq hits
system.cpu51.dcache.LoadLockedReq_misses::.cpu51.data         1203                       # number of LoadLockedReq misses
system.cpu51.dcache.LoadLockedReq_misses::total         1203                       # number of LoadLockedReq misses
system.cpu51.dcache.LoadLockedReq_accesses::.cpu51.data        28327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu51.dcache.LoadLockedReq_accesses::total        28327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu51.dcache.LoadLockedReq_miss_rate::.cpu51.data     0.042468                       # miss rate for LoadLockedReq accesses
system.cpu51.dcache.LoadLockedReq_miss_rate::total     0.042468                       # miss rate for LoadLockedReq accesses
system.cpu51.dcache.StoreCondReq_hits::.cpu51.data        26952                       # number of StoreCondReq hits
system.cpu51.dcache.StoreCondReq_hits::total        26952                       # number of StoreCondReq hits
system.cpu51.dcache.StoreCondReq_misses::.cpu51.data          122                       # number of StoreCondReq misses
system.cpu51.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu51.dcache.StoreCondReq_accesses::.cpu51.data        27074                       # number of StoreCondReq accesses(hits+misses)
system.cpu51.dcache.StoreCondReq_accesses::total        27074                       # number of StoreCondReq accesses(hits+misses)
system.cpu51.dcache.StoreCondReq_miss_rate::.cpu51.data     0.004506                       # miss rate for StoreCondReq accesses
system.cpu51.dcache.StoreCondReq_miss_rate::total     0.004506                       # miss rate for StoreCondReq accesses
system.cpu51.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.tags.tagsinuse         322.197673                       # Cycle average of tags in use
system.cpu51.dcache.tags.total_refs           3066235                       # Total number of references to valid blocks.
system.cpu51.dcache.tags.sampled_refs           73388                       # Sample count of references to valid blocks.
system.cpu51.dcache.tags.avg_refs           41.781150                       # Average number of references to valid blocks.
system.cpu51.dcache.tags.warmup_cycle    4035851497848                       # Cycle when the warmup percentage was hit.
system.cpu51.dcache.tags.occ_blocks::.cpu51.data   322.197673                       # Average occupied blocks per requestor
system.cpu51.dcache.tags.occ_percent::.cpu51.data     0.314646                       # Average percentage of cache occupancy
system.cpu51.dcache.tags.occ_percent::total     0.314646                       # Average percentage of cache occupancy
system.cpu51.dcache.tags.occ_task_id_blocks::1024          763                       # Occupied blocks per task id
system.cpu51.dcache.tags.age_task_id_blocks_1024::4          763                       # Occupied blocks per task id
system.cpu51.dcache.tags.occ_task_id_percent::1024     0.745117                       # Percentage of cache occupancy per task id
system.cpu51.dcache.tags.tag_accesses         6206412                       # Number of tag accesses
system.cpu51.dcache.tags.data_accesses        6206412                       # Number of data accesses
system.cpu52.numPwrStateTransitions              2578                       # Number of power state transitions
system.cpu52.pwrStateClkGateDist::samples         1276                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::mean   5499537805.945141                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::stdev  69793583214.208954                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::1000-5e+10         1268     99.37%     99.37% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::5e+10-1e+11            2      0.16%     99.53% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::2.5e+11-3e+11            4      0.31%     99.84% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::6e+11-6.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::total          1276                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateResidencyTicks::ON   63919609574                       # Cumulative time (in ticks) in various power states
system.cpu52.pwrStateResidencyTicks::CLK_GATED 7017410240386                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.demand_hits::.cpu52.inst      9708009                       # number of demand (read+write) hits
system.cpu52.icache.demand_hits::total        9708009                       # number of demand (read+write) hits
system.cpu52.icache.overall_hits::.cpu52.inst      9708009                       # number of overall hits
system.cpu52.icache.overall_hits::total       9708009                       # number of overall hits
system.cpu52.icache.demand_misses::.cpu52.inst       104776                       # number of demand (read+write) misses
system.cpu52.icache.demand_misses::total       104776                       # number of demand (read+write) misses
system.cpu52.icache.overall_misses::.cpu52.inst       104776                       # number of overall misses
system.cpu52.icache.overall_misses::total       104776                       # number of overall misses
system.cpu52.icache.demand_accesses::.cpu52.inst      9812785                       # number of demand (read+write) accesses
system.cpu52.icache.demand_accesses::total      9812785                       # number of demand (read+write) accesses
system.cpu52.icache.overall_accesses::.cpu52.inst      9812785                       # number of overall (read+write) accesses
system.cpu52.icache.overall_accesses::total      9812785                       # number of overall (read+write) accesses
system.cpu52.icache.demand_miss_rate::.cpu52.inst     0.010677                       # miss rate for demand accesses
system.cpu52.icache.demand_miss_rate::total     0.010677                       # miss rate for demand accesses
system.cpu52.icache.overall_miss_rate::.cpu52.inst     0.010677                       # miss rate for overall accesses
system.cpu52.icache.overall_miss_rate::total     0.010677                       # miss rate for overall accesses
system.cpu52.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu52.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu52.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu52.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu52.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu52.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu52.icache.writebacks::.writebacks       104252                       # number of writebacks
system.cpu52.icache.writebacks::total          104252                       # number of writebacks
system.cpu52.icache.replacements               104252                       # number of replacements
system.cpu52.icache.ReadReq_hits::.cpu52.inst      9708009                       # number of ReadReq hits
system.cpu52.icache.ReadReq_hits::total       9708009                       # number of ReadReq hits
system.cpu52.icache.ReadReq_misses::.cpu52.inst       104776                       # number of ReadReq misses
system.cpu52.icache.ReadReq_misses::total       104776                       # number of ReadReq misses
system.cpu52.icache.ReadReq_accesses::.cpu52.inst      9812785                       # number of ReadReq accesses(hits+misses)
system.cpu52.icache.ReadReq_accesses::total      9812785                       # number of ReadReq accesses(hits+misses)
system.cpu52.icache.ReadReq_miss_rate::.cpu52.inst     0.010677                       # miss rate for ReadReq accesses
system.cpu52.icache.ReadReq_miss_rate::total     0.010677                       # miss rate for ReadReq accesses
system.cpu52.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.tags.tagsinuse         215.957413                       # Cycle average of tags in use
system.cpu52.icache.tags.total_refs           9812785                       # Total number of references to valid blocks.
system.cpu52.icache.tags.sampled_refs          104776                       # Sample count of references to valid blocks.
system.cpu52.icache.tags.avg_refs           93.654892                       # Average number of references to valid blocks.
system.cpu52.icache.tags.warmup_cycle    4068103044432                       # Cycle when the warmup percentage was hit.
system.cpu52.icache.tags.occ_blocks::.cpu52.inst   215.957413                       # Average occupied blocks per requestor
system.cpu52.icache.tags.occ_percent::.cpu52.inst     0.421792                       # Average percentage of cache occupancy
system.cpu52.icache.tags.occ_percent::total     0.421792                       # Average percentage of cache occupancy
system.cpu52.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu52.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu52.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu52.icache.tags.tag_accesses        19730346                       # Number of tag accesses
system.cpu52.icache.tags.data_accesses       19730346                       # Number of data accesses
system.cpu52.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.demand_hits::.cpu52.data      3736902                       # number of demand (read+write) hits
system.cpu52.dcache.demand_hits::total        3736902                       # number of demand (read+write) hits
system.cpu52.dcache.overall_hits::.cpu52.data      3755018                       # number of overall hits
system.cpu52.dcache.overall_hits::total       3755018                       # number of overall hits
system.cpu52.dcache.demand_misses::.cpu52.data        71535                       # number of demand (read+write) misses
system.cpu52.dcache.demand_misses::total        71535                       # number of demand (read+write) misses
system.cpu52.dcache.overall_misses::.cpu52.data        75056                       # number of overall misses
system.cpu52.dcache.overall_misses::total        75056                       # number of overall misses
system.cpu52.dcache.demand_accesses::.cpu52.data      3808437                       # number of demand (read+write) accesses
system.cpu52.dcache.demand_accesses::total      3808437                       # number of demand (read+write) accesses
system.cpu52.dcache.overall_accesses::.cpu52.data      3830074                       # number of overall (read+write) accesses
system.cpu52.dcache.overall_accesses::total      3830074                       # number of overall (read+write) accesses
system.cpu52.dcache.demand_miss_rate::.cpu52.data     0.018783                       # miss rate for demand accesses
system.cpu52.dcache.demand_miss_rate::total     0.018783                       # miss rate for demand accesses
system.cpu52.dcache.overall_miss_rate::.cpu52.data     0.019596                       # miss rate for overall accesses
system.cpu52.dcache.overall_miss_rate::total     0.019596                       # miss rate for overall accesses
system.cpu52.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu52.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu52.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu52.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu52.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu52.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu52.dcache.writebacks::.writebacks        28795                       # number of writebacks
system.cpu52.dcache.writebacks::total           28795                       # number of writebacks
system.cpu52.dcache.replacements                59440                       # number of replacements
system.cpu52.dcache.ReadReq_hits::.cpu52.data      2323044                       # number of ReadReq hits
system.cpu52.dcache.ReadReq_hits::total       2323044                       # number of ReadReq hits
system.cpu52.dcache.ReadReq_misses::.cpu52.data        46297                       # number of ReadReq misses
system.cpu52.dcache.ReadReq_misses::total        46297                       # number of ReadReq misses
system.cpu52.dcache.ReadReq_accesses::.cpu52.data      2369341                       # number of ReadReq accesses(hits+misses)
system.cpu52.dcache.ReadReq_accesses::total      2369341                       # number of ReadReq accesses(hits+misses)
system.cpu52.dcache.ReadReq_miss_rate::.cpu52.data     0.019540                       # miss rate for ReadReq accesses
system.cpu52.dcache.ReadReq_miss_rate::total     0.019540                       # miss rate for ReadReq accesses
system.cpu52.dcache.WriteReq_hits::.cpu52.data      1413514                       # number of WriteReq hits
system.cpu52.dcache.WriteReq_hits::total      1413514                       # number of WriteReq hits
system.cpu52.dcache.WriteReq_misses::.cpu52.data        15357                       # number of WriteReq misses
system.cpu52.dcache.WriteReq_misses::total        15357                       # number of WriteReq misses
system.cpu52.dcache.WriteReq_accesses::.cpu52.data      1428871                       # number of WriteReq accesses(hits+misses)
system.cpu52.dcache.WriteReq_accesses::total      1428871                       # number of WriteReq accesses(hits+misses)
system.cpu52.dcache.WriteReq_miss_rate::.cpu52.data     0.010748                       # miss rate for WriteReq accesses
system.cpu52.dcache.WriteReq_miss_rate::total     0.010748                       # miss rate for WriteReq accesses
system.cpu52.dcache.SoftPFReq_hits::.cpu52.data          132                       # number of SoftPFReq hits
system.cpu52.dcache.SoftPFReq_hits::total          132                       # number of SoftPFReq hits
system.cpu52.dcache.SoftPFReq_misses::.cpu52.data          446                       # number of SoftPFReq misses
system.cpu52.dcache.SoftPFReq_misses::total          446                       # number of SoftPFReq misses
system.cpu52.dcache.SoftPFReq_accesses::.cpu52.data          578                       # number of SoftPFReq accesses(hits+misses)
system.cpu52.dcache.SoftPFReq_accesses::total          578                       # number of SoftPFReq accesses(hits+misses)
system.cpu52.dcache.SoftPFReq_miss_rate::.cpu52.data     0.771626                       # miss rate for SoftPFReq accesses
system.cpu52.dcache.SoftPFReq_miss_rate::total     0.771626                       # miss rate for SoftPFReq accesses
system.cpu52.dcache.SoftPFExReq_hits::.cpu52.data        17984                       # number of SoftPFExReq hits
system.cpu52.dcache.SoftPFExReq_hits::total        17984                       # number of SoftPFExReq hits
system.cpu52.dcache.SoftPFExReq_misses::.cpu52.data         3075                       # number of SoftPFExReq misses
system.cpu52.dcache.SoftPFExReq_misses::total         3075                       # number of SoftPFExReq misses
system.cpu52.dcache.SoftPFExReq_accesses::.cpu52.data        21059                       # number of SoftPFExReq accesses(hits+misses)
system.cpu52.dcache.SoftPFExReq_accesses::total        21059                       # number of SoftPFExReq accesses(hits+misses)
system.cpu52.dcache.SoftPFExReq_miss_rate::.cpu52.data     0.146018                       # miss rate for SoftPFExReq accesses
system.cpu52.dcache.SoftPFExReq_miss_rate::total     0.146018                       # miss rate for SoftPFExReq accesses
system.cpu52.dcache.WriteLineReq_hits::.cpu52.data          344                       # number of WriteLineReq hits
system.cpu52.dcache.WriteLineReq_hits::total          344                       # number of WriteLineReq hits
system.cpu52.dcache.WriteLineReq_misses::.cpu52.data         9881                       # number of WriteLineReq misses
system.cpu52.dcache.WriteLineReq_misses::total         9881                       # number of WriteLineReq misses
system.cpu52.dcache.WriteLineReq_accesses::.cpu52.data        10225                       # number of WriteLineReq accesses(hits+misses)
system.cpu52.dcache.WriteLineReq_accesses::total        10225                       # number of WriteLineReq accesses(hits+misses)
system.cpu52.dcache.WriteLineReq_miss_rate::.cpu52.data     0.966357                       # miss rate for WriteLineReq accesses
system.cpu52.dcache.WriteLineReq_miss_rate::total     0.966357                       # miss rate for WriteLineReq accesses
system.cpu52.dcache.LoadLockedReq_hits::.cpu52.data        24123                       # number of LoadLockedReq hits
system.cpu52.dcache.LoadLockedReq_hits::total        24123                       # number of LoadLockedReq hits
system.cpu52.dcache.LoadLockedReq_misses::.cpu52.data         1108                       # number of LoadLockedReq misses
system.cpu52.dcache.LoadLockedReq_misses::total         1108                       # number of LoadLockedReq misses
system.cpu52.dcache.LoadLockedReq_accesses::.cpu52.data        25231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu52.dcache.LoadLockedReq_accesses::total        25231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu52.dcache.LoadLockedReq_miss_rate::.cpu52.data     0.043914                       # miss rate for LoadLockedReq accesses
system.cpu52.dcache.LoadLockedReq_miss_rate::total     0.043914                       # miss rate for LoadLockedReq accesses
system.cpu52.dcache.StoreCondReq_hits::.cpu52.data        23975                       # number of StoreCondReq hits
system.cpu52.dcache.StoreCondReq_hits::total        23975                       # number of StoreCondReq hits
system.cpu52.dcache.StoreCondReq_misses::.cpu52.data          110                       # number of StoreCondReq misses
system.cpu52.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu52.dcache.StoreCondReq_accesses::.cpu52.data        24085                       # number of StoreCondReq accesses(hits+misses)
system.cpu52.dcache.StoreCondReq_accesses::total        24085                       # number of StoreCondReq accesses(hits+misses)
system.cpu52.dcache.StoreCondReq_miss_rate::.cpu52.data     0.004567                       # miss rate for StoreCondReq accesses
system.cpu52.dcache.StoreCondReq_miss_rate::total     0.004567                       # miss rate for StoreCondReq accesses
system.cpu52.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.tags.tagsinuse         310.687847                       # Cycle average of tags in use
system.cpu52.dcache.tags.total_refs           3886167                       # Total number of references to valid blocks.
system.cpu52.dcache.tags.sampled_refs           70752                       # Sample count of references to valid blocks.
system.cpu52.dcache.tags.avg_refs           54.926603                       # Average number of references to valid blocks.
system.cpu52.dcache.tags.warmup_cycle    4068103072212                       # Cycle when the warmup percentage was hit.
system.cpu52.dcache.tags.occ_blocks::.cpu52.data   310.687847                       # Average occupied blocks per requestor
system.cpu52.dcache.tags.occ_percent::.cpu52.data     0.303406                       # Average percentage of cache occupancy
system.cpu52.dcache.tags.occ_percent::total     0.303406                       # Average percentage of cache occupancy
system.cpu52.dcache.tags.occ_task_id_blocks::1024          663                       # Occupied blocks per task id
system.cpu52.dcache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu52.dcache.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.cpu52.dcache.tags.tag_accesses         7843360                       # Number of tag accesses
system.cpu52.dcache.tags.data_accesses        7843360                       # Number of data accesses
system.cpu53.numPwrStateTransitions              2445                       # Number of power state transitions
system.cpu53.pwrStateClkGateDist::samples         1210                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::mean   5825488700.303306                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::stdev  72782692633.007874                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::1000-5e+10         1203     99.42%     99.42% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.50% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::2e+11-2.5e+11            1      0.08%     99.59% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::2.5e+11-3e+11            2      0.17%     99.75% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::5e+11-5.5e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::6e+11-6.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::total          1210                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateResidencyTicks::ON   32488522593                       # Cumulative time (in ticks) in various power states
system.cpu53.pwrStateResidencyTicks::CLK_GATED 7048841327367                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.demand_hits::.cpu53.inst      4959783                       # number of demand (read+write) hits
system.cpu53.icache.demand_hits::total        4959783                       # number of demand (read+write) hits
system.cpu53.icache.overall_hits::.cpu53.inst      4959783                       # number of overall hits
system.cpu53.icache.overall_hits::total       4959783                       # number of overall hits
system.cpu53.icache.demand_misses::.cpu53.inst        45206                       # number of demand (read+write) misses
system.cpu53.icache.demand_misses::total        45206                       # number of demand (read+write) misses
system.cpu53.icache.overall_misses::.cpu53.inst        45206                       # number of overall misses
system.cpu53.icache.overall_misses::total        45206                       # number of overall misses
system.cpu53.icache.demand_accesses::.cpu53.inst      5004989                       # number of demand (read+write) accesses
system.cpu53.icache.demand_accesses::total      5004989                       # number of demand (read+write) accesses
system.cpu53.icache.overall_accesses::.cpu53.inst      5004989                       # number of overall (read+write) accesses
system.cpu53.icache.overall_accesses::total      5004989                       # number of overall (read+write) accesses
system.cpu53.icache.demand_miss_rate::.cpu53.inst     0.009032                       # miss rate for demand accesses
system.cpu53.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu53.icache.overall_miss_rate::.cpu53.inst     0.009032                       # miss rate for overall accesses
system.cpu53.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu53.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu53.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu53.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu53.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu53.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu53.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu53.icache.writebacks::.writebacks        44682                       # number of writebacks
system.cpu53.icache.writebacks::total           44682                       # number of writebacks
system.cpu53.icache.replacements                44682                       # number of replacements
system.cpu53.icache.ReadReq_hits::.cpu53.inst      4959783                       # number of ReadReq hits
system.cpu53.icache.ReadReq_hits::total       4959783                       # number of ReadReq hits
system.cpu53.icache.ReadReq_misses::.cpu53.inst        45206                       # number of ReadReq misses
system.cpu53.icache.ReadReq_misses::total        45206                       # number of ReadReq misses
system.cpu53.icache.ReadReq_accesses::.cpu53.inst      5004989                       # number of ReadReq accesses(hits+misses)
system.cpu53.icache.ReadReq_accesses::total      5004989                       # number of ReadReq accesses(hits+misses)
system.cpu53.icache.ReadReq_miss_rate::.cpu53.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu53.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu53.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.tags.tagsinuse         213.742402                       # Cycle average of tags in use
system.cpu53.icache.tags.total_refs           5004989                       # Total number of references to valid blocks.
system.cpu53.icache.tags.sampled_refs           45206                       # Sample count of references to valid blocks.
system.cpu53.icache.tags.avg_refs          110.715148                       # Average number of references to valid blocks.
system.cpu53.icache.tags.warmup_cycle    4100355763332                       # Cycle when the warmup percentage was hit.
system.cpu53.icache.tags.occ_blocks::.cpu53.inst   213.742402                       # Average occupied blocks per requestor
system.cpu53.icache.tags.occ_percent::.cpu53.inst     0.417466                       # Average percentage of cache occupancy
system.cpu53.icache.tags.occ_percent::total     0.417466                       # Average percentage of cache occupancy
system.cpu53.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu53.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu53.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu53.icache.tags.tag_accesses        10055184                       # Number of tag accesses
system.cpu53.icache.tags.data_accesses       10055184                       # Number of data accesses
system.cpu53.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.demand_hits::.cpu53.data      1867267                       # number of demand (read+write) hits
system.cpu53.dcache.demand_hits::total        1867267                       # number of demand (read+write) hits
system.cpu53.dcache.overall_hits::.cpu53.data      1878079                       # number of overall hits
system.cpu53.dcache.overall_hits::total       1878079                       # number of overall hits
system.cpu53.dcache.demand_misses::.cpu53.data        28132                       # number of demand (read+write) misses
system.cpu53.dcache.demand_misses::total        28132                       # number of demand (read+write) misses
system.cpu53.dcache.overall_misses::.cpu53.data        30312                       # number of overall misses
system.cpu53.dcache.overall_misses::total        30312                       # number of overall misses
system.cpu53.dcache.demand_accesses::.cpu53.data      1895399                       # number of demand (read+write) accesses
system.cpu53.dcache.demand_accesses::total      1895399                       # number of demand (read+write) accesses
system.cpu53.dcache.overall_accesses::.cpu53.data      1908391                       # number of overall (read+write) accesses
system.cpu53.dcache.overall_accesses::total      1908391                       # number of overall (read+write) accesses
system.cpu53.dcache.demand_miss_rate::.cpu53.data     0.014842                       # miss rate for demand accesses
system.cpu53.dcache.demand_miss_rate::total     0.014842                       # miss rate for demand accesses
system.cpu53.dcache.overall_miss_rate::.cpu53.data     0.015884                       # miss rate for overall accesses
system.cpu53.dcache.overall_miss_rate::total     0.015884                       # miss rate for overall accesses
system.cpu53.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu53.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu53.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu53.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu53.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu53.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu53.dcache.writebacks::.writebacks         8351                       # number of writebacks
system.cpu53.dcache.writebacks::total            8351                       # number of writebacks
system.cpu53.dcache.replacements                19859                       # number of replacements
system.cpu53.dcache.ReadReq_hits::.cpu53.data      1229445                       # number of ReadReq hits
system.cpu53.dcache.ReadReq_hits::total       1229445                       # number of ReadReq hits
system.cpu53.dcache.ReadReq_misses::.cpu53.data        20743                       # number of ReadReq misses
system.cpu53.dcache.ReadReq_misses::total        20743                       # number of ReadReq misses
system.cpu53.dcache.ReadReq_accesses::.cpu53.data      1250188                       # number of ReadReq accesses(hits+misses)
system.cpu53.dcache.ReadReq_accesses::total      1250188                       # number of ReadReq accesses(hits+misses)
system.cpu53.dcache.ReadReq_miss_rate::.cpu53.data     0.016592                       # miss rate for ReadReq accesses
system.cpu53.dcache.ReadReq_miss_rate::total     0.016592                       # miss rate for ReadReq accesses
system.cpu53.dcache.WriteReq_hits::.cpu53.data       637702                       # number of WriteReq hits
system.cpu53.dcache.WriteReq_hits::total       637702                       # number of WriteReq hits
system.cpu53.dcache.WriteReq_misses::.cpu53.data         5444                       # number of WriteReq misses
system.cpu53.dcache.WriteReq_misses::total         5444                       # number of WriteReq misses
system.cpu53.dcache.WriteReq_accesses::.cpu53.data       643146                       # number of WriteReq accesses(hits+misses)
system.cpu53.dcache.WriteReq_accesses::total       643146                       # number of WriteReq accesses(hits+misses)
system.cpu53.dcache.WriteReq_miss_rate::.cpu53.data     0.008465                       # miss rate for WriteReq accesses
system.cpu53.dcache.WriteReq_miss_rate::total     0.008465                       # miss rate for WriteReq accesses
system.cpu53.dcache.SoftPFReq_hits::.cpu53.data           45                       # number of SoftPFReq hits
system.cpu53.dcache.SoftPFReq_hits::total           45                       # number of SoftPFReq hits
system.cpu53.dcache.SoftPFReq_misses::.cpu53.data           57                       # number of SoftPFReq misses
system.cpu53.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu53.dcache.SoftPFReq_accesses::.cpu53.data          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu53.dcache.SoftPFReq_accesses::total          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu53.dcache.SoftPFReq_miss_rate::.cpu53.data     0.558824                       # miss rate for SoftPFReq accesses
system.cpu53.dcache.SoftPFReq_miss_rate::total     0.558824                       # miss rate for SoftPFReq accesses
system.cpu53.dcache.SoftPFExReq_hits::.cpu53.data        10767                       # number of SoftPFExReq hits
system.cpu53.dcache.SoftPFExReq_hits::total        10767                       # number of SoftPFExReq hits
system.cpu53.dcache.SoftPFExReq_misses::.cpu53.data         2123                       # number of SoftPFExReq misses
system.cpu53.dcache.SoftPFExReq_misses::total         2123                       # number of SoftPFExReq misses
system.cpu53.dcache.SoftPFExReq_accesses::.cpu53.data        12890                       # number of SoftPFExReq accesses(hits+misses)
system.cpu53.dcache.SoftPFExReq_accesses::total        12890                       # number of SoftPFExReq accesses(hits+misses)
system.cpu53.dcache.SoftPFExReq_miss_rate::.cpu53.data     0.164701                       # miss rate for SoftPFExReq accesses
system.cpu53.dcache.SoftPFExReq_miss_rate::total     0.164701                       # miss rate for SoftPFExReq accesses
system.cpu53.dcache.WriteLineReq_hits::.cpu53.data          120                       # number of WriteLineReq hits
system.cpu53.dcache.WriteLineReq_hits::total          120                       # number of WriteLineReq hits
system.cpu53.dcache.WriteLineReq_misses::.cpu53.data         1945                       # number of WriteLineReq misses
system.cpu53.dcache.WriteLineReq_misses::total         1945                       # number of WriteLineReq misses
system.cpu53.dcache.WriteLineReq_accesses::.cpu53.data         2065                       # number of WriteLineReq accesses(hits+misses)
system.cpu53.dcache.WriteLineReq_accesses::total         2065                       # number of WriteLineReq accesses(hits+misses)
system.cpu53.dcache.WriteLineReq_miss_rate::.cpu53.data     0.941889                       # miss rate for WriteLineReq accesses
system.cpu53.dcache.WriteLineReq_miss_rate::total     0.941889                       # miss rate for WriteLineReq accesses
system.cpu53.dcache.LoadLockedReq_hits::.cpu53.data        13391                       # number of LoadLockedReq hits
system.cpu53.dcache.LoadLockedReq_hits::total        13391                       # number of LoadLockedReq hits
system.cpu53.dcache.LoadLockedReq_misses::.cpu53.data         1013                       # number of LoadLockedReq misses
system.cpu53.dcache.LoadLockedReq_misses::total         1013                       # number of LoadLockedReq misses
system.cpu53.dcache.LoadLockedReq_accesses::.cpu53.data        14404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu53.dcache.LoadLockedReq_accesses::total        14404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu53.dcache.LoadLockedReq_miss_rate::.cpu53.data     0.070328                       # miss rate for LoadLockedReq accesses
system.cpu53.dcache.LoadLockedReq_miss_rate::total     0.070328                       # miss rate for LoadLockedReq accesses
system.cpu53.dcache.StoreCondReq_hits::.cpu53.data        13187                       # number of StoreCondReq hits
system.cpu53.dcache.StoreCondReq_hits::total        13187                       # number of StoreCondReq hits
system.cpu53.dcache.StoreCondReq_misses::.cpu53.data           89                       # number of StoreCondReq misses
system.cpu53.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu53.dcache.StoreCondReq_accesses::.cpu53.data        13276                       # number of StoreCondReq accesses(hits+misses)
system.cpu53.dcache.StoreCondReq_accesses::total        13276                       # number of StoreCondReq accesses(hits+misses)
system.cpu53.dcache.StoreCondReq_miss_rate::.cpu53.data     0.006704                       # miss rate for StoreCondReq accesses
system.cpu53.dcache.StoreCondReq_miss_rate::total     0.006704                       # miss rate for StoreCondReq accesses
system.cpu53.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.tags.tagsinuse         321.093078                       # Cycle average of tags in use
system.cpu53.dcache.tags.total_refs           1938053                       # Total number of references to valid blocks.
system.cpu53.dcache.tags.sampled_refs           28700                       # Sample count of references to valid blocks.
system.cpu53.dcache.tags.avg_refs           67.527979                       # Average number of references to valid blocks.
system.cpu53.dcache.tags.warmup_cycle    4100355791112                       # Cycle when the warmup percentage was hit.
system.cpu53.dcache.tags.occ_blocks::.cpu53.data   321.093078                       # Average occupied blocks per requestor
system.cpu53.dcache.tags.occ_percent::.cpu53.data     0.313567                       # Average percentage of cache occupancy
system.cpu53.dcache.tags.occ_percent::total     0.313567                       # Average percentage of cache occupancy
system.cpu53.dcache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu53.dcache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu53.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu53.dcache.tags.tag_accesses         3904814                       # Number of tag accesses
system.cpu53.dcache.tags.data_accesses        3904814                       # Number of data accesses
system.cpu18.numPwrStateTransitions              3843                       # Number of power state transitions
system.cpu18.pwrStateClkGateDist::samples         1912                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::mean   3647965381.583159                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::stdev  56182659363.100853                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::1000-5e+10         1905     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.74% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::2e+11-2.5e+11            2      0.10%     99.84% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::4e+11-4.5e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::total          1912                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateResidencyTicks::ON  106420040373                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::CLK_GATED 6974909809587                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst     15995547                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total       15995547                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst     15995547                       # number of overall hits
system.cpu18.icache.overall_hits::total      15995547                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst       221912                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total       221912                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst       221912                       # number of overall misses
system.cpu18.icache.overall_misses::total       221912                       # number of overall misses
system.cpu18.icache.demand_accesses::.cpu18.inst     16217459                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total     16217459                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst     16217459                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total     16217459                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.013684                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.013684                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.013684                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.013684                       # miss rate for overall accesses
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks       221388                       # number of writebacks
system.cpu18.icache.writebacks::total          221388                       # number of writebacks
system.cpu18.icache.replacements               221388                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst     15995547                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total      15995547                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst       221912                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total       221912                       # number of ReadReq misses
system.cpu18.icache.ReadReq_accesses::.cpu18.inst     16217459                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total     16217459                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.013684                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.013684                       # miss rate for ReadReq accesses
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         292.216452                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs          16217459                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs          221912                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs           73.080586                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle    2971525614144                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   292.216452                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.570735                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.570735                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses        32656830                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses       32656830                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data      5946266                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total        5946266                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data      6002243                       # number of overall hits
system.cpu18.dcache.overall_hits::total       6002243                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data       170036                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total       170036                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data       178627                       # number of overall misses
system.cpu18.dcache.overall_misses::total       178627                       # number of overall misses
system.cpu18.dcache.demand_accesses::.cpu18.data      6116302                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total      6116302                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data      6180870                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total      6180870                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.027800                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.027800                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.028900                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.028900                       # miss rate for overall accesses
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks        68432                       # number of writebacks
system.cpu18.dcache.writebacks::total           68432                       # number of writebacks
system.cpu18.dcache.replacements               147356                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data      3555541                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total       3555541                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data       113425                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total       113425                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_accesses::.cpu18.data      3668966                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total      3668966                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.030915                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.030915                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_hits::.cpu18.data      2389421                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total      2389421                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data        38892                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total        38892                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_accesses::.cpu18.data      2428313                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total      2428313                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.016016                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.016016                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_hits::.cpu18.data          553                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total          553                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_misses::.cpu18.data         1257                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total         1257                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_accesses::.cpu18.data         1810                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total         1810                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_miss_rate::.cpu18.data     0.694475                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.694475                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFExReq_hits::.cpu18.data        55424                       # number of SoftPFExReq hits
system.cpu18.dcache.SoftPFExReq_hits::total        55424                       # number of SoftPFExReq hits
system.cpu18.dcache.SoftPFExReq_misses::.cpu18.data         7334                       # number of SoftPFExReq misses
system.cpu18.dcache.SoftPFExReq_misses::total         7334                       # number of SoftPFExReq misses
system.cpu18.dcache.SoftPFExReq_accesses::.cpu18.data        62758                       # number of SoftPFExReq accesses(hits+misses)
system.cpu18.dcache.SoftPFExReq_accesses::total        62758                       # number of SoftPFExReq accesses(hits+misses)
system.cpu18.dcache.SoftPFExReq_miss_rate::.cpu18.data     0.116862                       # miss rate for SoftPFExReq accesses
system.cpu18.dcache.SoftPFExReq_miss_rate::total     0.116862                       # miss rate for SoftPFExReq accesses
system.cpu18.dcache.WriteLineReq_hits::.cpu18.data         1304                       # number of WriteLineReq hits
system.cpu18.dcache.WriteLineReq_hits::total         1304                       # number of WriteLineReq hits
system.cpu18.dcache.WriteLineReq_misses::.cpu18.data        17719                       # number of WriteLineReq misses
system.cpu18.dcache.WriteLineReq_misses::total        17719                       # number of WriteLineReq misses
system.cpu18.dcache.WriteLineReq_accesses::.cpu18.data        19023                       # number of WriteLineReq accesses(hits+misses)
system.cpu18.dcache.WriteLineReq_accesses::total        19023                       # number of WriteLineReq accesses(hits+misses)
system.cpu18.dcache.WriteLineReq_miss_rate::.cpu18.data     0.931451                       # miss rate for WriteLineReq accesses
system.cpu18.dcache.WriteLineReq_miss_rate::total     0.931451                       # miss rate for WriteLineReq accesses
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data        67672                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total        67672                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data         1572                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total         1572                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data        69244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total        69244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.022702                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.022702                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data        67367                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total        67367                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_misses::.cpu18.data          155                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data        67522                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total        67522                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_miss_rate::.cpu18.data     0.002296                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total     0.002296                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         405.589660                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs           6338390                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs          167581                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           37.822844                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle    2971525641924                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   405.589660                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.396084                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.396084                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3          715                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses        12846633                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses       12846633                       # Number of data accesses
system.cpu19.numPwrStateTransitions              4896                       # Number of power state transitions
system.cpu19.pwrStateClkGateDist::samples         2434                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::mean   2736591971.665982                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::stdev  48031340898.666435                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1000-5e+10         2424     99.59%     99.59% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::5e+10-1e+11            6      0.25%     99.84% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.88% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::2e+11-2.5e+11            2      0.08%     99.96% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::total          2434                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateResidencyTicks::ON  420464990925                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::CLK_GATED 6660864859035                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst     62868918                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total       62868918                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst     62868918                       # number of overall hits
system.cpu19.icache.overall_hits::total      62868918                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst      1075648                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total      1075648                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst      1075648                       # number of overall misses
system.cpu19.icache.overall_misses::total      1075648                       # number of overall misses
system.cpu19.icache.demand_accesses::.cpu19.inst     63944566                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total     63944566                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst     63944566                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total     63944566                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.016822                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.016822                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.016822                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.016822                       # miss rate for overall accesses
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks      1075124                       # number of writebacks
system.cpu19.icache.writebacks::total         1075124                       # number of writebacks
system.cpu19.icache.replacements              1075124                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst     62868918                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total      62868918                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst      1075648                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total      1075648                       # number of ReadReq misses
system.cpu19.icache.ReadReq_accesses::.cpu19.inst     63944566                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total     63944566                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.016822                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.016822                       # miss rate for ReadReq accesses
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         289.979306                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs          63944566                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs         1075648                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs           59.447483                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle    3003775949520                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   289.979306                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.566366                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.566366                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses       128964780                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses      128964780                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data     24144077                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total       24144077                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data     24229154                       # number of overall hits
system.cpu19.dcache.overall_hits::total      24229154                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data       345837                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total       345837                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data       361980                       # number of overall misses
system.cpu19.dcache.overall_misses::total       361980                       # number of overall misses
system.cpu19.dcache.demand_accesses::.cpu19.data     24489914                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total     24489914                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data     24591134                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total     24591134                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.014122                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.014122                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.014720                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.014720                       # miss rate for overall accesses
system.cpu19.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks       159308                       # number of writebacks
system.cpu19.dcache.writebacks::total          159308                       # number of writebacks
system.cpu19.dcache.replacements               312539                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data     13343553                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total      13343553                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data       255424                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total       255424                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_accesses::.cpu19.data     13598977                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total     13598977                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.018783                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.018783                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_hits::.cpu19.data     10768174                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total     10768174                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data        66746                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total        66746                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_accesses::.cpu19.data     10834920                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total     10834920                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.006160                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.006160                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_hits::.cpu19.data         1356                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total         1356                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_misses::.cpu19.data         2025                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total         2025                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_accesses::.cpu19.data         3381                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total         3381                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_miss_rate::.cpu19.data     0.598935                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.598935                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFExReq_hits::.cpu19.data        83721                       # number of SoftPFExReq hits
system.cpu19.dcache.SoftPFExReq_hits::total        83721                       # number of SoftPFExReq hits
system.cpu19.dcache.SoftPFExReq_misses::.cpu19.data        14118                       # number of SoftPFExReq misses
system.cpu19.dcache.SoftPFExReq_misses::total        14118                       # number of SoftPFExReq misses
system.cpu19.dcache.SoftPFExReq_accesses::.cpu19.data        97839                       # number of SoftPFExReq accesses(hits+misses)
system.cpu19.dcache.SoftPFExReq_accesses::total        97839                       # number of SoftPFExReq accesses(hits+misses)
system.cpu19.dcache.SoftPFExReq_miss_rate::.cpu19.data     0.144298                       # miss rate for SoftPFExReq accesses
system.cpu19.dcache.SoftPFExReq_miss_rate::total     0.144298                       # miss rate for SoftPFExReq accesses
system.cpu19.dcache.WriteLineReq_hits::.cpu19.data        32350                       # number of WriteLineReq hits
system.cpu19.dcache.WriteLineReq_hits::total        32350                       # number of WriteLineReq hits
system.cpu19.dcache.WriteLineReq_misses::.cpu19.data        23667                       # number of WriteLineReq misses
system.cpu19.dcache.WriteLineReq_misses::total        23667                       # number of WriteLineReq misses
system.cpu19.dcache.WriteLineReq_accesses::.cpu19.data        56017                       # number of WriteLineReq accesses(hits+misses)
system.cpu19.dcache.WriteLineReq_accesses::total        56017                       # number of WriteLineReq accesses(hits+misses)
system.cpu19.dcache.WriteLineReq_miss_rate::.cpu19.data     0.422497                       # miss rate for WriteLineReq accesses
system.cpu19.dcache.WriteLineReq_miss_rate::total     0.422497                       # miss rate for WriteLineReq accesses
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data       261469                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total       261469                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data         2374                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total         2374                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data       263843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total       263843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.008998                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.008998                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data       261714                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total       261714                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_misses::.cpu19.data          241                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total          241                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data       261955                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total       261955                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_miss_rate::.cpu19.data     0.000920                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total     0.000920                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         433.020001                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs          25131045                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs          344066                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           73.041350                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle    3003775977300                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   433.020001                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.422871                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.422871                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          867                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4          859                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.846680                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses        50613774                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses       50613774                       # Number of data accesses
system.cpu56.numPwrStateTransitions              2447                       # Number of power state transitions
system.cpu56.pwrStateClkGateDist::samples         1205                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::mean   5842819659.595851                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::stdev  73094288668.359863                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::1000-5e+10         1198     99.42%     99.42% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.50% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::2e+11-2.5e+11            1      0.08%     99.59% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::2.5e+11-3e+11            2      0.17%     99.75% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::5e+11-5.5e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::total          1205                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateResidencyTicks::ON   40732160147                       # Cumulative time (in ticks) in various power states
system.cpu56.pwrStateResidencyTicks::CLK_GATED 7040597689813                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.demand_hits::.cpu56.inst      6235243                       # number of demand (read+write) hits
system.cpu56.icache.demand_hits::total        6235243                       # number of demand (read+write) hits
system.cpu56.icache.overall_hits::.cpu56.inst      6235243                       # number of overall hits
system.cpu56.icache.overall_hits::total       6235243                       # number of overall hits
system.cpu56.icache.demand_misses::.cpu56.inst        67710                       # number of demand (read+write) misses
system.cpu56.icache.demand_misses::total        67710                       # number of demand (read+write) misses
system.cpu56.icache.overall_misses::.cpu56.inst        67710                       # number of overall misses
system.cpu56.icache.overall_misses::total        67710                       # number of overall misses
system.cpu56.icache.demand_accesses::.cpu56.inst      6302953                       # number of demand (read+write) accesses
system.cpu56.icache.demand_accesses::total      6302953                       # number of demand (read+write) accesses
system.cpu56.icache.overall_accesses::.cpu56.inst      6302953                       # number of overall (read+write) accesses
system.cpu56.icache.overall_accesses::total      6302953                       # number of overall (read+write) accesses
system.cpu56.icache.demand_miss_rate::.cpu56.inst     0.010743                       # miss rate for demand accesses
system.cpu56.icache.demand_miss_rate::total     0.010743                       # miss rate for demand accesses
system.cpu56.icache.overall_miss_rate::.cpu56.inst     0.010743                       # miss rate for overall accesses
system.cpu56.icache.overall_miss_rate::total     0.010743                       # miss rate for overall accesses
system.cpu56.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu56.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu56.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu56.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu56.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu56.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu56.icache.writebacks::.writebacks        67186                       # number of writebacks
system.cpu56.icache.writebacks::total           67186                       # number of writebacks
system.cpu56.icache.replacements                67186                       # number of replacements
system.cpu56.icache.ReadReq_hits::.cpu56.inst      6235243                       # number of ReadReq hits
system.cpu56.icache.ReadReq_hits::total       6235243                       # number of ReadReq hits
system.cpu56.icache.ReadReq_misses::.cpu56.inst        67710                       # number of ReadReq misses
system.cpu56.icache.ReadReq_misses::total        67710                       # number of ReadReq misses
system.cpu56.icache.ReadReq_accesses::.cpu56.inst      6302953                       # number of ReadReq accesses(hits+misses)
system.cpu56.icache.ReadReq_accesses::total      6302953                       # number of ReadReq accesses(hits+misses)
system.cpu56.icache.ReadReq_miss_rate::.cpu56.inst     0.010743                       # miss rate for ReadReq accesses
system.cpu56.icache.ReadReq_miss_rate::total     0.010743                       # miss rate for ReadReq accesses
system.cpu56.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.tags.tagsinuse         207.052907                       # Cycle average of tags in use
system.cpu56.icache.tags.total_refs           6302953                       # Total number of references to valid blocks.
system.cpu56.icache.tags.sampled_refs           67710                       # Sample count of references to valid blocks.
system.cpu56.icache.tags.avg_refs           93.087476                       # Average number of references to valid blocks.
system.cpu56.icache.tags.warmup_cycle    4197115409040                       # Cycle when the warmup percentage was hit.
system.cpu56.icache.tags.occ_blocks::.cpu56.inst   207.052907                       # Average occupied blocks per requestor
system.cpu56.icache.tags.occ_percent::.cpu56.inst     0.404400                       # Average percentage of cache occupancy
system.cpu56.icache.tags.occ_percent::total     0.404400                       # Average percentage of cache occupancy
system.cpu56.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu56.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu56.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu56.icache.tags.tag_accesses        12673616                       # Number of tag accesses
system.cpu56.icache.tags.data_accesses       12673616                       # Number of data accesses
system.cpu56.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.demand_hits::.cpu56.data      2288310                       # number of demand (read+write) hits
system.cpu56.dcache.demand_hits::total        2288310                       # number of demand (read+write) hits
system.cpu56.dcache.overall_hits::.cpu56.data      2303701                       # number of overall hits
system.cpu56.dcache.overall_hits::total       2303701                       # number of overall hits
system.cpu56.dcache.demand_misses::.cpu56.data        48897                       # number of demand (read+write) misses
system.cpu56.dcache.demand_misses::total        48897                       # number of demand (read+write) misses
system.cpu56.dcache.overall_misses::.cpu56.data        51709                       # number of overall misses
system.cpu56.dcache.overall_misses::total        51709                       # number of overall misses
system.cpu56.dcache.demand_accesses::.cpu56.data      2337207                       # number of demand (read+write) accesses
system.cpu56.dcache.demand_accesses::total      2337207                       # number of demand (read+write) accesses
system.cpu56.dcache.overall_accesses::.cpu56.data      2355410                       # number of overall (read+write) accesses
system.cpu56.dcache.overall_accesses::total      2355410                       # number of overall (read+write) accesses
system.cpu56.dcache.demand_miss_rate::.cpu56.data     0.020921                       # miss rate for demand accesses
system.cpu56.dcache.demand_miss_rate::total     0.020921                       # miss rate for demand accesses
system.cpu56.dcache.overall_miss_rate::.cpu56.data     0.021953                       # miss rate for overall accesses
system.cpu56.dcache.overall_miss_rate::total     0.021953                       # miss rate for overall accesses
system.cpu56.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu56.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu56.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu56.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu56.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu56.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu56.dcache.writebacks::.writebacks        18086                       # number of writebacks
system.cpu56.dcache.writebacks::total           18086                       # number of writebacks
system.cpu56.dcache.replacements                38752                       # number of replacements
system.cpu56.dcache.ReadReq_hits::.cpu56.data      1471229                       # number of ReadReq hits
system.cpu56.dcache.ReadReq_hits::total       1471229                       # number of ReadReq hits
system.cpu56.dcache.ReadReq_misses::.cpu56.data        33469                       # number of ReadReq misses
system.cpu56.dcache.ReadReq_misses::total        33469                       # number of ReadReq misses
system.cpu56.dcache.ReadReq_accesses::.cpu56.data      1504698                       # number of ReadReq accesses(hits+misses)
system.cpu56.dcache.ReadReq_accesses::total      1504698                       # number of ReadReq accesses(hits+misses)
system.cpu56.dcache.ReadReq_miss_rate::.cpu56.data     0.022243                       # miss rate for ReadReq accesses
system.cpu56.dcache.ReadReq_miss_rate::total     0.022243                       # miss rate for ReadReq accesses
system.cpu56.dcache.WriteReq_hits::.cpu56.data       816836                       # number of WriteReq hits
system.cpu56.dcache.WriteReq_hits::total       816836                       # number of WriteReq hits
system.cpu56.dcache.WriteReq_misses::.cpu56.data        10172                       # number of WriteReq misses
system.cpu56.dcache.WriteReq_misses::total        10172                       # number of WriteReq misses
system.cpu56.dcache.WriteReq_accesses::.cpu56.data       827008                       # number of WriteReq accesses(hits+misses)
system.cpu56.dcache.WriteReq_accesses::total       827008                       # number of WriteReq accesses(hits+misses)
system.cpu56.dcache.WriteReq_miss_rate::.cpu56.data     0.012300                       # miss rate for WriteReq accesses
system.cpu56.dcache.WriteReq_miss_rate::total     0.012300                       # miss rate for WriteReq accesses
system.cpu56.dcache.SoftPFReq_hits::.cpu56.data           79                       # number of SoftPFReq hits
system.cpu56.dcache.SoftPFReq_hits::total           79                       # number of SoftPFReq hits
system.cpu56.dcache.SoftPFReq_misses::.cpu56.data          175                       # number of SoftPFReq misses
system.cpu56.dcache.SoftPFReq_misses::total          175                       # number of SoftPFReq misses
system.cpu56.dcache.SoftPFReq_accesses::.cpu56.data          254                       # number of SoftPFReq accesses(hits+misses)
system.cpu56.dcache.SoftPFReq_accesses::total          254                       # number of SoftPFReq accesses(hits+misses)
system.cpu56.dcache.SoftPFReq_miss_rate::.cpu56.data     0.688976                       # miss rate for SoftPFReq accesses
system.cpu56.dcache.SoftPFReq_miss_rate::total     0.688976                       # miss rate for SoftPFReq accesses
system.cpu56.dcache.SoftPFExReq_hits::.cpu56.data        15312                       # number of SoftPFExReq hits
system.cpu56.dcache.SoftPFExReq_hits::total        15312                       # number of SoftPFExReq hits
system.cpu56.dcache.SoftPFExReq_misses::.cpu56.data         2637                       # number of SoftPFExReq misses
system.cpu56.dcache.SoftPFExReq_misses::total         2637                       # number of SoftPFExReq misses
system.cpu56.dcache.SoftPFExReq_accesses::.cpu56.data        17949                       # number of SoftPFExReq accesses(hits+misses)
system.cpu56.dcache.SoftPFExReq_accesses::total        17949                       # number of SoftPFExReq accesses(hits+misses)
system.cpu56.dcache.SoftPFExReq_miss_rate::.cpu56.data     0.146916                       # miss rate for SoftPFExReq accesses
system.cpu56.dcache.SoftPFExReq_miss_rate::total     0.146916                       # miss rate for SoftPFExReq accesses
system.cpu56.dcache.WriteLineReq_hits::.cpu56.data          245                       # number of WriteLineReq hits
system.cpu56.dcache.WriteLineReq_hits::total          245                       # number of WriteLineReq hits
system.cpu56.dcache.WriteLineReq_misses::.cpu56.data         5256                       # number of WriteLineReq misses
system.cpu56.dcache.WriteLineReq_misses::total         5256                       # number of WriteLineReq misses
system.cpu56.dcache.WriteLineReq_accesses::.cpu56.data         5501                       # number of WriteLineReq accesses(hits+misses)
system.cpu56.dcache.WriteLineReq_accesses::total         5501                       # number of WriteLineReq accesses(hits+misses)
system.cpu56.dcache.WriteLineReq_miss_rate::.cpu56.data     0.955463                       # miss rate for WriteLineReq accesses
system.cpu56.dcache.WriteLineReq_miss_rate::total     0.955463                       # miss rate for WriteLineReq accesses
system.cpu56.dcache.LoadLockedReq_hits::.cpu56.data        21487                       # number of LoadLockedReq hits
system.cpu56.dcache.LoadLockedReq_hits::total        21487                       # number of LoadLockedReq hits
system.cpu56.dcache.LoadLockedReq_misses::.cpu56.data          994                       # number of LoadLockedReq misses
system.cpu56.dcache.LoadLockedReq_misses::total          994                       # number of LoadLockedReq misses
system.cpu56.dcache.LoadLockedReq_accesses::.cpu56.data        22481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu56.dcache.LoadLockedReq_accesses::total        22481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu56.dcache.LoadLockedReq_miss_rate::.cpu56.data     0.044215                       # miss rate for LoadLockedReq accesses
system.cpu56.dcache.LoadLockedReq_miss_rate::total     0.044215                       # miss rate for LoadLockedReq accesses
system.cpu56.dcache.StoreCondReq_hits::.cpu56.data        21342                       # number of StoreCondReq hits
system.cpu56.dcache.StoreCondReq_hits::total        21342                       # number of StoreCondReq hits
system.cpu56.dcache.StoreCondReq_misses::.cpu56.data           90                       # number of StoreCondReq misses
system.cpu56.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu56.dcache.StoreCondReq_accesses::.cpu56.data        21432                       # number of StoreCondReq accesses(hits+misses)
system.cpu56.dcache.StoreCondReq_accesses::total        21432                       # number of StoreCondReq accesses(hits+misses)
system.cpu56.dcache.StoreCondReq_miss_rate::.cpu56.data     0.004199                       # miss rate for StoreCondReq accesses
system.cpu56.dcache.StoreCondReq_miss_rate::total     0.004199                       # miss rate for StoreCondReq accesses
system.cpu56.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.tags.tagsinuse         293.052080                       # Cycle average of tags in use
system.cpu56.dcache.tags.total_refs           2404878                       # Total number of references to valid blocks.
system.cpu56.dcache.tags.sampled_refs           48190                       # Sample count of references to valid blocks.
system.cpu56.dcache.tags.avg_refs           49.904088                       # Average number of references to valid blocks.
system.cpu56.dcache.tags.warmup_cycle    4197115436820                       # Cycle when the warmup percentage was hit.
system.cpu56.dcache.tags.occ_blocks::.cpu56.data   293.052080                       # Average occupied blocks per requestor
system.cpu56.dcache.tags.occ_percent::.cpu56.data     0.286184                       # Average percentage of cache occupancy
system.cpu56.dcache.tags.occ_percent::total     0.286184                       # Average percentage of cache occupancy
system.cpu56.dcache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu56.dcache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.cpu56.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu56.dcache.tags.tag_accesses         4857976                       # Number of tag accesses
system.cpu56.dcache.tags.data_accesses        4857976                       # Number of data accesses
system.cpu57.numPwrStateTransitions              2751                       # Number of power state transitions
system.cpu57.pwrStateClkGateDist::samples         1363                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::mean   5126947252.701394                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::stdev  67183308651.461777                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::1000-5e+10         1354     99.34%     99.34% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::5e+10-1e+11            3      0.22%     99.56% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::1.5e+11-2e+11            2      0.15%     99.71% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.85% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::total          1363                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateResidencyTicks::ON   93300744528                       # Cumulative time (in ticks) in various power states
system.cpu57.pwrStateResidencyTicks::CLK_GATED 6988029105432                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.demand_hits::.cpu57.inst     14055947                       # number of demand (read+write) hits
system.cpu57.icache.demand_hits::total       14055947                       # number of demand (read+write) hits
system.cpu57.icache.overall_hits::.cpu57.inst     14055947                       # number of overall hits
system.cpu57.icache.overall_hits::total      14055947                       # number of overall hits
system.cpu57.icache.demand_misses::.cpu57.inst       221607                       # number of demand (read+write) misses
system.cpu57.icache.demand_misses::total       221607                       # number of demand (read+write) misses
system.cpu57.icache.overall_misses::.cpu57.inst       221607                       # number of overall misses
system.cpu57.icache.overall_misses::total       221607                       # number of overall misses
system.cpu57.icache.demand_accesses::.cpu57.inst     14277554                       # number of demand (read+write) accesses
system.cpu57.icache.demand_accesses::total     14277554                       # number of demand (read+write) accesses
system.cpu57.icache.overall_accesses::.cpu57.inst     14277554                       # number of overall (read+write) accesses
system.cpu57.icache.overall_accesses::total     14277554                       # number of overall (read+write) accesses
system.cpu57.icache.demand_miss_rate::.cpu57.inst     0.015521                       # miss rate for demand accesses
system.cpu57.icache.demand_miss_rate::total     0.015521                       # miss rate for demand accesses
system.cpu57.icache.overall_miss_rate::.cpu57.inst     0.015521                       # miss rate for overall accesses
system.cpu57.icache.overall_miss_rate::total     0.015521                       # miss rate for overall accesses
system.cpu57.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu57.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu57.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu57.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu57.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu57.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu57.icache.writebacks::.writebacks       221083                       # number of writebacks
system.cpu57.icache.writebacks::total          221083                       # number of writebacks
system.cpu57.icache.replacements               221083                       # number of replacements
system.cpu57.icache.ReadReq_hits::.cpu57.inst     14055947                       # number of ReadReq hits
system.cpu57.icache.ReadReq_hits::total      14055947                       # number of ReadReq hits
system.cpu57.icache.ReadReq_misses::.cpu57.inst       221607                       # number of ReadReq misses
system.cpu57.icache.ReadReq_misses::total       221607                       # number of ReadReq misses
system.cpu57.icache.ReadReq_accesses::.cpu57.inst     14277554                       # number of ReadReq accesses(hits+misses)
system.cpu57.icache.ReadReq_accesses::total     14277554                       # number of ReadReq accesses(hits+misses)
system.cpu57.icache.ReadReq_miss_rate::.cpu57.inst     0.015521                       # miss rate for ReadReq accesses
system.cpu57.icache.ReadReq_miss_rate::total     0.015521                       # miss rate for ReadReq accesses
system.cpu57.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.tags.tagsinuse         204.814485                       # Cycle average of tags in use
system.cpu57.icache.tags.total_refs          14277554                       # Total number of references to valid blocks.
system.cpu57.icache.tags.sampled_refs          221607                       # Sample count of references to valid blocks.
system.cpu57.icache.tags.avg_refs           64.427360                       # Average number of references to valid blocks.
system.cpu57.icache.tags.warmup_cycle    4229368700208                       # Cycle when the warmup percentage was hit.
system.cpu57.icache.tags.occ_blocks::.cpu57.inst   204.814485                       # Average occupied blocks per requestor
system.cpu57.icache.tags.occ_percent::.cpu57.inst     0.400028                       # Average percentage of cache occupancy
system.cpu57.icache.tags.occ_percent::total     0.400028                       # Average percentage of cache occupancy
system.cpu57.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu57.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu57.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu57.icache.tags.tag_accesses        28776715                       # Number of tag accesses
system.cpu57.icache.tags.data_accesses       28776715                       # Number of data accesses
system.cpu57.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.demand_hits::.cpu57.data      5380243                       # number of demand (read+write) hits
system.cpu57.dcache.demand_hits::total        5380243                       # number of demand (read+write) hits
system.cpu57.dcache.overall_hits::.cpu57.data      5414300                       # number of overall hits
system.cpu57.dcache.overall_hits::total       5414300                       # number of overall hits
system.cpu57.dcache.demand_misses::.cpu57.data       117860                       # number of demand (read+write) misses
system.cpu57.dcache.demand_misses::total       117860                       # number of demand (read+write) misses
system.cpu57.dcache.overall_misses::.cpu57.data       124615                       # number of overall misses
system.cpu57.dcache.overall_misses::total       124615                       # number of overall misses
system.cpu57.dcache.demand_accesses::.cpu57.data      5498103                       # number of demand (read+write) accesses
system.cpu57.dcache.demand_accesses::total      5498103                       # number of demand (read+write) accesses
system.cpu57.dcache.overall_accesses::.cpu57.data      5538915                       # number of overall (read+write) accesses
system.cpu57.dcache.overall_accesses::total      5538915                       # number of overall (read+write) accesses
system.cpu57.dcache.demand_miss_rate::.cpu57.data     0.021436                       # miss rate for demand accesses
system.cpu57.dcache.demand_miss_rate::total     0.021436                       # miss rate for demand accesses
system.cpu57.dcache.overall_miss_rate::.cpu57.data     0.022498                       # miss rate for overall accesses
system.cpu57.dcache.overall_miss_rate::total     0.022498                       # miss rate for overall accesses
system.cpu57.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu57.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu57.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu57.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu57.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu57.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu57.dcache.writebacks::.writebacks        45291                       # number of writebacks
system.cpu57.dcache.writebacks::total           45291                       # number of writebacks
system.cpu57.dcache.replacements               100808                       # number of replacements
system.cpu57.dcache.ReadReq_hits::.cpu57.data      3264188                       # number of ReadReq hits
system.cpu57.dcache.ReadReq_hits::total       3264188                       # number of ReadReq hits
system.cpu57.dcache.ReadReq_misses::.cpu57.data        79565                       # number of ReadReq misses
system.cpu57.dcache.ReadReq_misses::total        79565                       # number of ReadReq misses
system.cpu57.dcache.ReadReq_accesses::.cpu57.data      3343753                       # number of ReadReq accesses(hits+misses)
system.cpu57.dcache.ReadReq_accesses::total      3343753                       # number of ReadReq accesses(hits+misses)
system.cpu57.dcache.ReadReq_miss_rate::.cpu57.data     0.023795                       # miss rate for ReadReq accesses
system.cpu57.dcache.ReadReq_miss_rate::total     0.023795                       # miss rate for ReadReq accesses
system.cpu57.dcache.WriteReq_hits::.cpu57.data      2106376                       # number of WriteReq hits
system.cpu57.dcache.WriteReq_hits::total      2106376                       # number of WriteReq hits
system.cpu57.dcache.WriteReq_misses::.cpu57.data        25276                       # number of WriteReq misses
system.cpu57.dcache.WriteReq_misses::total        25276                       # number of WriteReq misses
system.cpu57.dcache.WriteReq_accesses::.cpu57.data      2131652                       # number of WriteReq accesses(hits+misses)
system.cpu57.dcache.WriteReq_accesses::total      2131652                       # number of WriteReq accesses(hits+misses)
system.cpu57.dcache.WriteReq_miss_rate::.cpu57.data     0.011857                       # miss rate for WriteReq accesses
system.cpu57.dcache.WriteReq_miss_rate::total     0.011857                       # miss rate for WriteReq accesses
system.cpu57.dcache.SoftPFReq_hits::.cpu57.data          195                       # number of SoftPFReq hits
system.cpu57.dcache.SoftPFReq_hits::total          195                       # number of SoftPFReq hits
system.cpu57.dcache.SoftPFReq_misses::.cpu57.data          539                       # number of SoftPFReq misses
system.cpu57.dcache.SoftPFReq_misses::total          539                       # number of SoftPFReq misses
system.cpu57.dcache.SoftPFReq_accesses::.cpu57.data          734                       # number of SoftPFReq accesses(hits+misses)
system.cpu57.dcache.SoftPFReq_accesses::total          734                       # number of SoftPFReq accesses(hits+misses)
system.cpu57.dcache.SoftPFReq_miss_rate::.cpu57.data     0.734332                       # miss rate for SoftPFReq accesses
system.cpu57.dcache.SoftPFReq_miss_rate::total     0.734332                       # miss rate for SoftPFReq accesses
system.cpu57.dcache.SoftPFExReq_hits::.cpu57.data        33862                       # number of SoftPFExReq hits
system.cpu57.dcache.SoftPFExReq_hits::total        33862                       # number of SoftPFExReq hits
system.cpu57.dcache.SoftPFExReq_misses::.cpu57.data         6216                       # number of SoftPFExReq misses
system.cpu57.dcache.SoftPFExReq_misses::total         6216                       # number of SoftPFExReq misses
system.cpu57.dcache.SoftPFExReq_accesses::.cpu57.data        40078                       # number of SoftPFExReq accesses(hits+misses)
system.cpu57.dcache.SoftPFExReq_accesses::total        40078                       # number of SoftPFExReq accesses(hits+misses)
system.cpu57.dcache.SoftPFExReq_miss_rate::.cpu57.data     0.155098                       # miss rate for SoftPFExReq accesses
system.cpu57.dcache.SoftPFExReq_miss_rate::total     0.155098                       # miss rate for SoftPFExReq accesses
system.cpu57.dcache.WriteLineReq_hits::.cpu57.data         9679                       # number of WriteLineReq hits
system.cpu57.dcache.WriteLineReq_hits::total         9679                       # number of WriteLineReq hits
system.cpu57.dcache.WriteLineReq_misses::.cpu57.data        13019                       # number of WriteLineReq misses
system.cpu57.dcache.WriteLineReq_misses::total        13019                       # number of WriteLineReq misses
system.cpu57.dcache.WriteLineReq_accesses::.cpu57.data        22698                       # number of WriteLineReq accesses(hits+misses)
system.cpu57.dcache.WriteLineReq_accesses::total        22698                       # number of WriteLineReq accesses(hits+misses)
system.cpu57.dcache.WriteLineReq_miss_rate::.cpu57.data     0.573575                       # miss rate for WriteLineReq accesses
system.cpu57.dcache.WriteLineReq_miss_rate::total     0.573575                       # miss rate for WriteLineReq accesses
system.cpu57.dcache.LoadLockedReq_hits::.cpu57.data        48572                       # number of LoadLockedReq hits
system.cpu57.dcache.LoadLockedReq_hits::total        48572                       # number of LoadLockedReq hits
system.cpu57.dcache.LoadLockedReq_misses::.cpu57.data         1263                       # number of LoadLockedReq misses
system.cpu57.dcache.LoadLockedReq_misses::total         1263                       # number of LoadLockedReq misses
system.cpu57.dcache.LoadLockedReq_accesses::.cpu57.data        49835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu57.dcache.LoadLockedReq_accesses::total        49835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu57.dcache.LoadLockedReq_miss_rate::.cpu57.data     0.025344                       # miss rate for LoadLockedReq accesses
system.cpu57.dcache.LoadLockedReq_miss_rate::total     0.025344                       # miss rate for LoadLockedReq accesses
system.cpu57.dcache.StoreCondReq_hits::.cpu57.data        48506                       # number of StoreCondReq hits
system.cpu57.dcache.StoreCondReq_hits::total        48506                       # number of StoreCondReq hits
system.cpu57.dcache.StoreCondReq_misses::.cpu57.data          149                       # number of StoreCondReq misses
system.cpu57.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu57.dcache.StoreCondReq_accesses::.cpu57.data        48655                       # number of StoreCondReq accesses(hits+misses)
system.cpu57.dcache.StoreCondReq_accesses::total        48655                       # number of StoreCondReq accesses(hits+misses)
system.cpu57.dcache.StoreCondReq_miss_rate::.cpu57.data     0.003062                       # miss rate for StoreCondReq accesses
system.cpu57.dcache.StoreCondReq_miss_rate::total     0.003062                       # miss rate for StoreCondReq accesses
system.cpu57.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.tags.tagsinuse         307.979679                       # Cycle average of tags in use
system.cpu57.dcache.tags.total_refs           5651721                       # Total number of references to valid blocks.
system.cpu57.dcache.tags.sampled_refs          114844                       # Sample count of references to valid blocks.
system.cpu57.dcache.tags.avg_refs           49.212157                       # Average number of references to valid blocks.
system.cpu57.dcache.tags.warmup_cycle    4229368727988                       # Cycle when the warmup percentage was hit.
system.cpu57.dcache.tags.occ_blocks::.cpu57.data   307.979679                       # Average occupied blocks per requestor
system.cpu57.dcache.tags.occ_percent::.cpu57.data     0.300761                       # Average percentage of cache occupancy
system.cpu57.dcache.tags.occ_percent::total     0.300761                       # Average percentage of cache occupancy
system.cpu57.dcache.tags.occ_task_id_blocks::1024          670                       # Occupied blocks per task id
system.cpu57.dcache.tags.age_task_id_blocks_1024::4          670                       # Occupied blocks per task id
system.cpu57.dcache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu57.dcache.tags.tag_accesses        11418458                       # Number of tag accesses
system.cpu57.dcache.tags.data_accesses       11418458                       # Number of data accesses
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            8280253                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          42368336                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            158954                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           158954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16279793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24182117                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          943646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6486946                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          848160                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         14842                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         863002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11212685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11212685                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24216241                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9871842                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq      1065864                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp      1065864                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        11776                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        11776                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      3264810                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      3264810                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side      6070760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     37465885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.itb.walker.dma::system.l2.cpu_side       722268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dtb.walker.dma::system.l2.cpu_side       165882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       419460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       217460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.itb.walker.dma::system.l2.cpu_side        80030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dtb.walker.dma::system.l2.cpu_side         5882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      1362218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1098790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.itb.walker.dma::system.l2.cpu_side       226968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dtb.walker.dma::system.l2.cpu_side        22268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       471463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       332961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.itb.walker.dma::system.l2.cpu_side        66686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dtb.walker.dma::system.l2.cpu_side        15972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       830254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       789164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.itb.walker.dma::system.l2.cpu_side       126254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dtb.walker.dma::system.l2.cpu_side         6216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side       904401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       535383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.itb.walker.dma::system.l2.cpu_side       161280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dtb.walker.dma::system.l2.cpu_side        21532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side       771910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       695613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.itb.walker.dma::system.l2.cpu_side       120592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dtb.walker.dma::system.l2.cpu_side        16460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side       573597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       428783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.itb.walker.dma::system.l2.cpu_side        69558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dtb.walker.dma::system.l2.cpu_side        10606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side      9614468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      4172326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.itb.walker.dma::system.l2.cpu_side      1871534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dtb.walker.dma::system.l2.cpu_side       846806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side      1010353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       925180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.itb.walker.dma::system.l2.cpu_side       156644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dtb.walker.dma::system.l2.cpu_side        48862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side      1659627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      1104532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.itb.walker.dma::system.l2.cpu_side       221616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dtb.walker.dma::system.l2.cpu_side        57296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side       758057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       687834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.itb.walker.dma::system.l2.cpu_side       108402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dtb.walker.dma::system.l2.cpu_side        40552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side      1543231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       991024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.itb.walker.dma::system.l2.cpu_side       252856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dtb.walker.dma::system.l2.cpu_side        83934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side       749461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       596787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.itb.walker.dma::system.l2.cpu_side       108518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dtb.walker.dma::system.l2.cpu_side        30640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side      1080131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       906186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.itb.walker.dma::system.l2.cpu_side       181818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dtb.walker.dma::system.l2.cpu_side        49116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side      1253440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      1202944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.itb.walker.dma::system.l2.cpu_side       192490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dtb.walker.dma::system.l2.cpu_side        66558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side       913056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       783600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.itb.walker.dma::system.l2.cpu_side       146828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dtb.walker.dma::system.l2.cpu_side        40864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side      2940381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side      1712511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.itb.walker.dma::system.l2.cpu_side       509776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dtb.walker.dma::system.l2.cpu_side        82440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side       667036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side       580389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.itb.walker.dma::system.l2.cpu_side       105692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dtb.walker.dma::system.l2.cpu_side        25846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side      3228264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side      1102842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.itb.walker.dma::system.l2.cpu_side       699002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dtb.walker.dma::system.l2.cpu_side       113752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side       538407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side       367926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.itb.walker.dma::system.l2.cpu_side        79960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dtb.walker.dma::system.l2.cpu_side        17606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side       884596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side       805244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.itb.walker.dma::system.l2.cpu_side       128966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dtb.walker.dma::system.l2.cpu_side        41330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side       870147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side       860502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.itb.walker.dma::system.l2.cpu_side       137276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dtb.walker.dma::system.l2.cpu_side        42480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side       547170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side       412701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.itb.walker.dma::system.l2.cpu_side        81672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dtb.walker.dma::system.l2.cpu_side        20888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side       766615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side       550392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.itb.walker.dma::system.l2.cpu_side       126282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dtb.walker.dma::system.l2.cpu_side        31750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side       498837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side       415526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.itb.walker.dma::system.l2.cpu_side        72458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dtb.walker.dma::system.l2.cpu_side        21218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side       463541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side       397485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.itb.walker.dma::system.l2.cpu_side        67534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dtb.walker.dma::system.l2.cpu_side        20016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side       555394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side       472809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.itb.walker.dma::system.l2.cpu_side        83790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dtb.walker.dma::system.l2.cpu_side        23972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side       661047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side       695575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.itb.walker.dma::system.l2.cpu_side       115544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dtb.walker.dma::system.l2.cpu_side         9366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side       375525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side       293885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.itb.walker.dma::system.l2.cpu_side        56838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dtb.walker.dma::system.l2.cpu_side        10980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side       438748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side       297534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.itb.walker.dma::system.l2.cpu_side        65806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dtb.walker.dma::system.l2.cpu_side        12548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side       568722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side       314248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.itb.walker.dma::system.l2.cpu_side        96640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dtb.walker.dma::system.l2.cpu_side        15076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.icache.mem_side::system.l2.cpu_side       299318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.dcache.mem_side::system.l2.cpu_side       173377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.itb.walker.dma::system.l2.cpu_side        42438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.dtb.walker.dma::system.l2.cpu_side         5752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.icache.mem_side::system.l2.cpu_side       355577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.dcache.mem_side::system.l2.cpu_side       300496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.itb.walker.dma::system.l2.cpu_side        50616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.dtb.walker.dma::system.l2.cpu_side        14096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.icache.mem_side::system.l2.cpu_side       563424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.dcache.mem_side::system.l2.cpu_side       484150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.itb.walker.dma::system.l2.cpu_side        84850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.dtb.walker.dma::system.l2.cpu_side        22278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.icache.mem_side::system.l2.cpu_side       786506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.dcache.mem_side::system.l2.cpu_side       712048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.itb.walker.dma::system.l2.cpu_side       129108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.dtb.walker.dma::system.l2.cpu_side        39728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.icache.mem_side::system.l2.cpu_side      4879621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.dcache.mem_side::system.l2.cpu_side       969672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.itb.walker.dma::system.l2.cpu_side       992890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.dtb.walker.dma::system.l2.cpu_side       224980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.icache.mem_side::system.l2.cpu_side       623437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.dcache.mem_side::system.l2.cpu_side       524998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.itb.walker.dma::system.l2.cpu_side        56726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.dtb.walker.dma::system.l2.cpu_side         1148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.icache.mem_side::system.l2.cpu_side       363950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.dcache.mem_side::system.l2.cpu_side       299619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.itb.walker.dma::system.l2.cpu_side        53422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.dtb.walker.dma::system.l2.cpu_side        12172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.icache.mem_side::system.l2.cpu_side       886289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.dcache.mem_side::system.l2.cpu_side       456960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.itb.walker.dma::system.l2.cpu_side       169472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.dtb.walker.dma::system.l2.cpu_side        32394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.icache.mem_side::system.l2.cpu_side       328641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.dcache.mem_side::system.l2.cpu_side       299491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.itb.walker.dma::system.l2.cpu_side        44906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.dtb.walker.dma::system.l2.cpu_side        15114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.icache.mem_side::system.l2.cpu_side      3829745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.dcache.mem_side::system.l2.cpu_side      1841332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.itb.walker.dma::system.l2.cpu_side       854106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.dtb.walker.dma::system.l2.cpu_side       277540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.icache.mem_side::system.l2.cpu_side      1539571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.dcache.mem_side::system.l2.cpu_side       561380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.itb.walker.dma::system.l2.cpu_side       213316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.dtb.walker.dma::system.l2.cpu_side        83406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.icache.mem_side::system.l2.cpu_side      1316784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.dcache.mem_side::system.l2.cpu_side       591837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.itb.walker.dma::system.l2.cpu_side       201972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.dtb.walker.dma::system.l2.cpu_side        75722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.icache.mem_side::system.l2.cpu_side      1377641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.dcache.mem_side::system.l2.cpu_side       623169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.itb.walker.dma::system.l2.cpu_side       249844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.dtb.walker.dma::system.l2.cpu_side        77216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.icache.mem_side::system.l2.cpu_side      1723594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.dcache.mem_side::system.l2.cpu_side       842926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.itb.walker.dma::system.l2.cpu_side       313614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.dtb.walker.dma::system.l2.cpu_side       102912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.icache.mem_side::system.l2.cpu_side       299412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.dcache.mem_side::system.l2.cpu_side       248960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.itb.walker.dma::system.l2.cpu_side        43936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.dtb.walker.dma::system.l2.cpu_side        12966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.icache.mem_side::system.l2.cpu_side      2000672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.dcache.mem_side::system.l2.cpu_side      1000609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.itb.walker.dma::system.l2.cpu_side       373086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.dtb.walker.dma::system.l2.cpu_side        96136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.icache.mem_side::system.l2.cpu_side       599140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.dcache.mem_side::system.l2.cpu_side       435572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.itb.walker.dma::system.l2.cpu_side        93478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.dtb.walker.dma::system.l2.cpu_side        33780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.icache.mem_side::system.l2.cpu_side       330015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.dcache.mem_side::system.l2.cpu_side       235015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.itb.walker.dma::system.l2.cpu_side        45686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.dtb.walker.dma::system.l2.cpu_side        11964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.icache.mem_side::system.l2.cpu_side       244469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.dcache.mem_side::system.l2.cpu_side       225709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.itb.walker.dma::system.l2.cpu_side        34106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.dtb.walker.dma::system.l2.cpu_side        10014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.icache.mem_side::system.l2.cpu_side       287893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.dcache.mem_side::system.l2.cpu_side       245884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.itb.walker.dma::system.l2.cpu_side        38716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.dtb.walker.dma::system.l2.cpu_side        12258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.icache.mem_side::system.l2.cpu_side       316308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.dcache.mem_side::system.l2.cpu_side       238021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.itb.walker.dma::system.l2.cpu_side        38898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.dtb.walker.dma::system.l2.cpu_side        11218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.icache.mem_side::system.l2.cpu_side       137618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.dcache.mem_side::system.l2.cpu_side        93797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.itb.walker.dma::system.l2.cpu_side        16396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.dtb.walker.dma::system.l2.cpu_side         4166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.icache.mem_side::system.l2.cpu_side       319768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.dcache.mem_side::system.l2.cpu_side       248953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.itb.walker.dma::system.l2.cpu_side        47966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.dtb.walker.dma::system.l2.cpu_side        11440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.icache.mem_side::system.l2.cpu_side       292647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.dcache.mem_side::system.l2.cpu_side       234993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.itb.walker.dma::system.l2.cpu_side        40682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.dtb.walker.dma::system.l2.cpu_side        11606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.icache.mem_side::system.l2.cpu_side       205190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.dcache.mem_side::system.l2.cpu_side       165897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.itb.walker.dma::system.l2.cpu_side        26710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.dtb.walker.dma::system.l2.cpu_side         8586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.icache.mem_side::system.l2.cpu_side       666901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.dcache.mem_side::system.l2.cpu_side       401664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.itb.walker.dma::system.l2.cpu_side       116814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.dtb.walker.dma::system.l2.cpu_side        24712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.icache.mem_side::system.l2.cpu_side       740604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.dcache.mem_side::system.l2.cpu_side       431077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.itb.walker.dma::system.l2.cpu_side       127170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.dtb.walker.dma::system.l2.cpu_side        43194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.icache.mem_side::system.l2.cpu_side       267401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.dcache.mem_side::system.l2.cpu_side       206007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.itb.walker.dma::system.l2.cpu_side        40672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.dtb.walker.dma::system.l2.cpu_side         8816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.icache.mem_side::system.l2.cpu_side       615259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.dcache.mem_side::system.l2.cpu_side       371265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.itb.walker.dma::system.l2.cpu_side        77212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.dtb.walker.dma::system.l2.cpu_side        16658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.icache.mem_side::system.l2.cpu_side      1471174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.dcache.mem_side::system.l2.cpu_side       609394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.itb.walker.dma::system.l2.cpu_side       275120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.dtb.walker.dma::system.l2.cpu_side        81842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.icache.mem_side::system.l2.cpu_side       622296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.dcache.mem_side::system.l2.cpu_side       337134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.itb.walker.dma::system.l2.cpu_side       111428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.dtb.walker.dma::system.l2.cpu_side        16340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.icache.mem_side::system.l2.cpu_side       418675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.dcache.mem_side::system.l2.cpu_side       224669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.itb.walker.dma::system.l2.cpu_side        71902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.dtb.walker.dma::system.l2.cpu_side        20876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.icache.mem_side::system.l2.cpu_side       235638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.dcache.mem_side::system.l2.cpu_side       192365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.itb.walker.dma::system.l2.cpu_side        35104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.dtb.walker.dma::system.l2.cpu_side        11716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165783356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side    251458624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1395004041                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.itb.walker.dma::system.l2.cpu_side      2889072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dtb.walker.dma::system.l2.cpu_side       663528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side     17825432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      5505180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.itb.walker.dma::system.l2.cpu_side       320120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dtb.walker.dma::system.l2.cpu_side        23528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     58048960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     27561822                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.itb.walker.dma::system.l2.cpu_side       907872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dtb.walker.dma::system.l2.cpu_side        89072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     20042600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      8489395                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.itb.walker.dma::system.l2.cpu_side       266744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dtb.walker.dma::system.l2.cpu_side        63888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side     35350224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     19808401                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.itb.walker.dma::system.l2.cpu_side       505016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dtb.walker.dma::system.l2.cpu_side        24864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side     38513016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     13984438                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.itb.walker.dma::system.l2.cpu_side       645120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dtb.walker.dma::system.l2.cpu_side        86128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side     32859232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     17982416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.itb.walker.dma::system.l2.cpu_side       482368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dtb.walker.dma::system.l2.cpu_side        65840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side     24397064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     11008602                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.itb.walker.dma::system.l2.cpu_side       278232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dtb.walker.dma::system.l2.cpu_side        42424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side    410140080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side    123369833                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.itb.walker.dma::system.l2.cpu_side      7486136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dtb.walker.dma::system.l2.cpu_side      3387224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side     43030360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     24145222                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.itb.walker.dma::system.l2.cpu_side       626576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dtb.walker.dma::system.l2.cpu_side       195448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side     70731904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     29846775                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.itb.walker.dma::system.l2.cpu_side       886464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dtb.walker.dma::system.l2.cpu_side       229184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side     32264104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     17871728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.itb.walker.dma::system.l2.cpu_side       433608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dtb.walker.dma::system.l2.cpu_side       162208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side     65764048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     26743617                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.itb.walker.dma::system.l2.cpu_side      1011424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dtb.walker.dma::system.l2.cpu_side       335736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side     31895736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     15358081                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.itb.walker.dma::system.l2.cpu_side       434072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dtb.walker.dma::system.l2.cpu_side       122560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side     46003488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     23738155                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.itb.walker.dma::system.l2.cpu_side       727272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dtb.walker.dma::system.l2.cpu_side       196464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side     53397192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     31752487                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.itb.walker.dma::system.l2.cpu_side       769960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dtb.walker.dma::system.l2.cpu_side       266232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side     38873328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side     20440113                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.itb.walker.dma::system.l2.cpu_side       587312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dtb.walker.dma::system.l2.cpu_side       163456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side    125371736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side     45868562                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.itb.walker.dma::system.l2.cpu_side      2039104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dtb.walker.dma::system.l2.cpu_side       329760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side     28374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side     15360439                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.itb.walker.dma::system.l2.cpu_side       422768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dtb.walker.dma::system.l2.cpu_side       103384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side    137653096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side     31670463                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.itb.walker.dma::system.l2.cpu_side      2796008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dtb.walker.dma::system.l2.cpu_side       455008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side     22885072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side      9530099                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.itb.walker.dma::system.l2.cpu_side       319840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dtb.walker.dma::system.l2.cpu_side        70424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side     37654968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side     21406274                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.itb.walker.dma::system.l2.cpu_side       515864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dtb.walker.dma::system.l2.cpu_side       165320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side     37037664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side     22581393                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.itb.walker.dma::system.l2.cpu_side       549104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dtb.walker.dma::system.l2.cpu_side       169920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side     23256520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side     10506762                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.itb.walker.dma::system.l2.cpu_side       326688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dtb.walker.dma::system.l2.cpu_side        83552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side     32618672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side     14478794                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.itb.walker.dma::system.l2.cpu_side       505128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dtb.walker.dma::system.l2.cpu_side       127000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side     21192664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side     10799092                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.itb.walker.dma::system.l2.cpu_side       289832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dtb.walker.dma::system.l2.cpu_side        84872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side     19685888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side     10362502                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.itb.walker.dma::system.l2.cpu_side       270136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dtb.walker.dma::system.l2.cpu_side        80064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side     23604136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side     12090861                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.itb.walker.dma::system.l2.cpu_side       335160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dtb.walker.dma::system.l2.cpu_side        95888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side     28111184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side     17456675                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.itb.walker.dma::system.l2.cpu_side       462176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dtb.walker.dma::system.l2.cpu_side        37464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side     15928120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side      7717900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.itb.walker.dma::system.l2.cpu_side       227352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dtb.walker.dma::system.l2.cpu_side        43920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side     18624800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side      7396839                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.itb.walker.dma::system.l2.cpu_side       263224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dtb.walker.dma::system.l2.cpu_side        50192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side     24169544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side      8176239                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.itb.walker.dma::system.l2.cpu_side       386560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dtb.walker.dma::system.l2.cpu_side        60304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.icache.mem_side::system.l2.cpu_side     12674160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.dcache.mem_side::system.l2.cpu_side      4346857                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.itb.walker.dma::system.l2.cpu_side       169752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.dtb.walker.dma::system.l2.cpu_side        23008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.icache.mem_side::system.l2.cpu_side     15073752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.dcache.mem_side::system.l2.cpu_side      7666999                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.itb.walker.dma::system.l2.cpu_side       202464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.dtb.walker.dma::system.l2.cpu_side        56384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.icache.mem_side::system.l2.cpu_side     23941056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.dcache.mem_side::system.l2.cpu_side     12172254                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.itb.walker.dma::system.l2.cpu_side       339400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.dtb.walker.dma::system.l2.cpu_side        89112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.icache.mem_side::system.l2.cpu_side     33458408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.dcache.mem_side::system.l2.cpu_side     18708829                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.itb.walker.dma::system.l2.cpu_side       516432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.dtb.walker.dma::system.l2.cpu_side       158912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.icache.mem_side::system.l2.cpu_side    208097168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.dcache.mem_side::system.l2.cpu_side     28267233                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.itb.walker.dma::system.l2.cpu_side      3971560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.dtb.walker.dma::system.l2.cpu_side       899920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.icache.mem_side::system.l2.cpu_side     26499128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.dcache.mem_side::system.l2.cpu_side     14307608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.itb.walker.dma::system.l2.cpu_side       226904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.dtb.walker.dma::system.l2.cpu_side         4592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.icache.mem_side::system.l2.cpu_side     15426912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.dcache.mem_side::system.l2.cpu_side      7586625                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.itb.walker.dma::system.l2.cpu_side       213688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.dtb.walker.dma::system.l2.cpu_side        48688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.icache.mem_side::system.l2.cpu_side     37712584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.dcache.mem_side::system.l2.cpu_side     12489174                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.itb.walker.dma::system.l2.cpu_side       677888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.dtb.walker.dma::system.l2.cpu_side       129576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.icache.mem_side::system.l2.cpu_side     13918768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.dcache.mem_side::system.l2.cpu_side      7565470                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.itb.walker.dma::system.l2.cpu_side       179624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.dtb.walker.dma::system.l2.cpu_side        60456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.icache.mem_side::system.l2.cpu_side    163298392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.dcache.mem_side::system.l2.cpu_side     51416820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.itb.walker.dma::system.l2.cpu_side      3416424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.dtb.walker.dma::system.l2.cpu_side      1110160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.icache.mem_side::system.l2.cpu_side     65583488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.dcache.mem_side::system.l2.cpu_side     14734347                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.itb.walker.dma::system.l2.cpu_side       853264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.dtb.walker.dma::system.l2.cpu_side       333624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.icache.mem_side::system.l2.cpu_side     56077096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.dcache.mem_side::system.l2.cpu_side     15951466                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.itb.walker.dma::system.l2.cpu_side       807888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.dtb.walker.dma::system.l2.cpu_side       302888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.icache.mem_side::system.l2.cpu_side     58672848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.dcache.mem_side::system.l2.cpu_side     16912894                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.itb.walker.dma::system.l2.cpu_side       999376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.dtb.walker.dma::system.l2.cpu_side       308864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.icache.mem_side::system.l2.cpu_side     73432696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.dcache.mem_side::system.l2.cpu_side     22276900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.itb.walker.dma::system.l2.cpu_side      1254456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.dtb.walker.dma::system.l2.cpu_side       411648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.icache.mem_side::system.l2.cpu_side     12666784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.dcache.mem_side::system.l2.cpu_side      6407503                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.itb.walker.dma::system.l2.cpu_side       175744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.dtb.walker.dma::system.l2.cpu_side        51864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.icache.mem_side::system.l2.cpu_side     85253064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.dcache.mem_side::system.l2.cpu_side     26679376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.itb.walker.dma::system.l2.cpu_side      1492344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.dtb.walker.dma::system.l2.cpu_side       384544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.icache.mem_side::system.l2.cpu_side     25453552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.dcache.mem_side::system.l2.cpu_side     10757885                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.itb.walker.dma::system.l2.cpu_side       373912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.dtb.walker.dma::system.l2.cpu_side       135120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.icache.mem_side::system.l2.cpu_side     13970072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.dcache.mem_side::system.l2.cpu_side      6229933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.itb.walker.dma::system.l2.cpu_side       182744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.dtb.walker.dma::system.l2.cpu_side        47856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.icache.mem_side::system.l2.cpu_side     10319296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.dcache.mem_side::system.l2.cpu_side      5815295                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.itb.walker.dma::system.l2.cpu_side       136424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.dtb.walker.dma::system.l2.cpu_side        40056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.icache.mem_side::system.l2.cpu_side     12171240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.dcache.mem_side::system.l2.cpu_side      6304050                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.itb.walker.dma::system.l2.cpu_side       154864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.dtb.walker.dma::system.l2.cpu_side        49032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.icache.mem_side::system.l2.cpu_side     13382800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.dcache.mem_side::system.l2.cpu_side      6193871                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.itb.walker.dma::system.l2.cpu_side       155592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.dtb.walker.dma::system.l2.cpu_side        44872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.icache.mem_side::system.l2.cpu_side      5757880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.dcache.mem_side::system.l2.cpu_side      2389661                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.itb.walker.dma::system.l2.cpu_side        65584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.dtb.walker.dma::system.l2.cpu_side        16664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.icache.mem_side::system.l2.cpu_side     13528800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.dcache.mem_side::system.l2.cpu_side      6472540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.itb.walker.dma::system.l2.cpu_side       191864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.dtb.walker.dma::system.l2.cpu_side        45760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.icache.mem_side::system.l2.cpu_side     12370824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.dcache.mem_side::system.l2.cpu_side      6217285                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.itb.walker.dma::system.l2.cpu_side       162728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.dtb.walker.dma::system.l2.cpu_side        46424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.icache.mem_side::system.l2.cpu_side      8638512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.dcache.mem_side::system.l2.cpu_side      4303098                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.itb.walker.dma::system.l2.cpu_side       106840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.dtb.walker.dma::system.l2.cpu_side        34344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.icache.mem_side::system.l2.cpu_side     28337368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.dcache.mem_side::system.l2.cpu_side     10390796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.itb.walker.dma::system.l2.cpu_side       467256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.dtb.walker.dma::system.l2.cpu_side        98848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.icache.mem_side::system.l2.cpu_side     31481216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.dcache.mem_side::system.l2.cpu_side     11339028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.itb.walker.dma::system.l2.cpu_side       508680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.dtb.walker.dma::system.l2.cpu_side       172776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.icache.mem_side::system.l2.cpu_side     11290408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.dcache.mem_side::system.l2.cpu_side      5356337                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.itb.walker.dma::system.l2.cpu_side       162688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.dtb.walker.dma::system.l2.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.icache.mem_side::system.l2.cpu_side     26131536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.dcache.mem_side::system.l2.cpu_side      9971895                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.itb.walker.dma::system.l2.cpu_side       308848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.dtb.walker.dma::system.l2.cpu_side        66632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.icache.mem_side::system.l2.cpu_side     62649784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.dcache.mem_side::system.l2.cpu_side     16461404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.itb.walker.dma::system.l2.cpu_side      1100480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.dtb.walker.dma::system.l2.cpu_side       327368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.icache.mem_side::system.l2.cpu_side     26430176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.dcache.mem_side::system.l2.cpu_side      8608732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.itb.walker.dma::system.l2.cpu_side       445712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.dtb.walker.dma::system.l2.cpu_side        65360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.icache.mem_side::system.l2.cpu_side     17741512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.dcache.mem_side::system.l2.cpu_side      6000632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.itb.walker.dma::system.l2.cpu_side       287608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.dtb.walker.dma::system.l2.cpu_side        83504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.icache.mem_side::system.l2.cpu_side      9931120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.dcache.mem_side::system.l2.cpu_side      4807648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.itb.walker.dma::system.l2.cpu_side       140416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.dtb.walker.dma::system.l2.cpu_side        46864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5614481949                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15748986                       # Total snoops (count)
system.tol2bus.snoopTraffic                 839408768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74692789                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            4.895509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev          13.242815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51279565     68.65%     68.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7480186     10.01%     78.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2071731      2.77%     81.44% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1219334      1.63%     83.07% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 847528      1.13%     84.21% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 637515      0.85%     85.06% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 494665      0.66%     85.73% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 402421      0.54%     86.26% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 334991      0.45%     86.71% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 317783      0.43%     87.14% # Request fanout histogram
system.tol2bus.snoop_fanout::10                303199      0.41%     87.54% # Request fanout histogram
system.tol2bus.snoop_fanout::11                278496      0.37%     87.92% # Request fanout histogram
system.tol2bus.snoop_fanout::12                285040      0.38%     88.30% # Request fanout histogram
system.tol2bus.snoop_fanout::13                273879      0.37%     88.66% # Request fanout histogram
system.tol2bus.snoop_fanout::14                270348      0.36%     89.03% # Request fanout histogram
system.tol2bus.snoop_fanout::15                358668      0.48%     89.51% # Request fanout histogram
system.tol2bus.snoop_fanout::16                371047      0.50%     90.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                326092      0.44%     90.44% # Request fanout histogram
system.tol2bus.snoop_fanout::18                255999      0.34%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::19                287909      0.39%     91.17% # Request fanout histogram
system.tol2bus.snoop_fanout::20                246703      0.33%     91.50% # Request fanout histogram
system.tol2bus.snoop_fanout::21                235450      0.32%     91.81% # Request fanout histogram
system.tol2bus.snoop_fanout::22                218223      0.29%     92.11% # Request fanout histogram
system.tol2bus.snoop_fanout::23                159202      0.21%     92.32% # Request fanout histogram
system.tol2bus.snoop_fanout::24                165335      0.22%     92.54% # Request fanout histogram
system.tol2bus.snoop_fanout::25                144601      0.19%     92.73% # Request fanout histogram
system.tol2bus.snoop_fanout::26                136466      0.18%     92.92% # Request fanout histogram
system.tol2bus.snoop_fanout::27                114429      0.15%     93.07% # Request fanout histogram
system.tol2bus.snoop_fanout::28                121669      0.16%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::29                112909      0.15%     93.38% # Request fanout histogram
system.tol2bus.snoop_fanout::30                117019      0.16%     93.54% # Request fanout histogram
system.tol2bus.snoop_fanout::31                110913      0.15%     93.69% # Request fanout histogram
system.tol2bus.snoop_fanout::32                110675      0.15%     93.84% # Request fanout histogram
system.tol2bus.snoop_fanout::33                 95754      0.13%     93.97% # Request fanout histogram
system.tol2bus.snoop_fanout::34                 92328      0.12%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::35                 93988      0.13%     94.22% # Request fanout histogram
system.tol2bus.snoop_fanout::36                 94365      0.13%     94.34% # Request fanout histogram
system.tol2bus.snoop_fanout::37                 94427      0.13%     94.47% # Request fanout histogram
system.tol2bus.snoop_fanout::38                 97315      0.13%     94.60% # Request fanout histogram
system.tol2bus.snoop_fanout::39                 98559      0.13%     94.73% # Request fanout histogram
system.tol2bus.snoop_fanout::40                 99879      0.13%     94.86% # Request fanout histogram
system.tol2bus.snoop_fanout::41                101083      0.14%     95.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                108358      0.15%     95.14% # Request fanout histogram
system.tol2bus.snoop_fanout::43                105585      0.14%     95.29% # Request fanout histogram
system.tol2bus.snoop_fanout::44                104967      0.14%     95.43% # Request fanout histogram
system.tol2bus.snoop_fanout::45                104944      0.14%     95.57% # Request fanout histogram
system.tol2bus.snoop_fanout::46                108180      0.14%     95.71% # Request fanout histogram
system.tol2bus.snoop_fanout::47                116718      0.16%     95.87% # Request fanout histogram
system.tol2bus.snoop_fanout::48                117023      0.16%     96.02% # Request fanout histogram
system.tol2bus.snoop_fanout::49                124778      0.17%     96.19% # Request fanout histogram
system.tol2bus.snoop_fanout::50                124354      0.17%     96.36% # Request fanout histogram
system.tol2bus.snoop_fanout::51                129578      0.17%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::52                146514      0.20%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::53                146094      0.20%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::54                146003      0.20%     97.12% # Request fanout histogram
system.tol2bus.snoop_fanout::55                153867      0.21%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::56                150214      0.20%     97.53% # Request fanout histogram
system.tol2bus.snoop_fanout::57                150603      0.20%     97.73% # Request fanout histogram
system.tol2bus.snoop_fanout::58                153097      0.20%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::59                162630      0.22%     98.15% # Request fanout histogram
system.tol2bus.snoop_fanout::60                202539      0.27%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::61                213417      0.29%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::62                254987      0.34%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::63                314940      0.42%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::64                395151      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::65                   493      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::66                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::67                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::68                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::69                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::70                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::71                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::72                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::73                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::74                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::75                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::76                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::77                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::78                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::79                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::80                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::81                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::82                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::83                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::84                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::85                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::86                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::87                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::88                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::89                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::90                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::91                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::92                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::93                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::94                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::95                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::96                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::97                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::98                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::99                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::100                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::101                    2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::102                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::103                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::104                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::105                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::106                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::107                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::108                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::109                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::110                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::111                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::112                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::113                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::114                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::115                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::116                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::117                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::118                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::119                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::120                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::121                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::122                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::123                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::124                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::125                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::126                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::127                    2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::128                    3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::129                    0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::130                    0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value            128                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74692789                       # Request fanout histogram
system.iocache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         258087                       # number of demand (read+write) misses
system.iocache.demand_misses::total            258087                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        258087                       # number of overall misses
system.iocache.overall_misses::total           258087                       # number of overall misses
system.iocache.demand_accesses::.pci_ide       258087                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          258087                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       258087                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         258087                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         255712                       # number of writebacks
system.iocache.writebacks::total               255712                       # number of writebacks
system.iocache.replacements                    258069                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide          2359                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             2359                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pci_ide         2359                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           2359                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pci_ide       255728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       255728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pci_ide       255728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       255728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                4.151226                       # Cycle average of tags in use
system.iocache.tags.total_refs                 258087                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               258087                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         5244065658361                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide     4.151226                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.259452                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.259452                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2322783                       # Number of tag accesses
system.iocache.tags.data_accesses             2322783                       # Number of data accesses
system.cpu38.numPwrStateTransitions              3271                       # Number of power state transitions
system.cpu38.pwrStateClkGateDist::samples         1617                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::mean   4340470015.486085                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::stdev  60988961315.172638                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::1000-5e+10         1607     99.38%     99.38% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::5e+10-1e+11            5      0.31%     99.69% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.75% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.81% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::total          1617                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateResidencyTicks::ON   62789834919                       # Cumulative time (in ticks) in various power states
system.cpu38.pwrStateResidencyTicks::CLK_GATED 7018540015041                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.demand_hits::.cpu38.inst      9516806                       # number of demand (read+write) hits
system.cpu38.icache.demand_hits::total        9516806                       # number of demand (read+write) hits
system.cpu38.icache.overall_hits::.cpu38.inst      9516806                       # number of overall hits
system.cpu38.icache.overall_hits::total       9516806                       # number of overall hits
system.cpu38.icache.demand_misses::.cpu38.inst       120750                       # number of demand (read+write) misses
system.cpu38.icache.demand_misses::total       120750                       # number of demand (read+write) misses
system.cpu38.icache.overall_misses::.cpu38.inst       120750                       # number of overall misses
system.cpu38.icache.overall_misses::total       120750                       # number of overall misses
system.cpu38.icache.demand_accesses::.cpu38.inst      9637556                       # number of demand (read+write) accesses
system.cpu38.icache.demand_accesses::total      9637556                       # number of demand (read+write) accesses
system.cpu38.icache.overall_accesses::.cpu38.inst      9637556                       # number of overall (read+write) accesses
system.cpu38.icache.overall_accesses::total      9637556                       # number of overall (read+write) accesses
system.cpu38.icache.demand_miss_rate::.cpu38.inst     0.012529                       # miss rate for demand accesses
system.cpu38.icache.demand_miss_rate::total     0.012529                       # miss rate for demand accesses
system.cpu38.icache.overall_miss_rate::.cpu38.inst     0.012529                       # miss rate for overall accesses
system.cpu38.icache.overall_miss_rate::total     0.012529                       # miss rate for overall accesses
system.cpu38.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu38.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu38.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu38.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu38.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu38.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu38.icache.writebacks::.writebacks       120226                       # number of writebacks
system.cpu38.icache.writebacks::total          120226                       # number of writebacks
system.cpu38.icache.replacements               120226                       # number of replacements
system.cpu38.icache.ReadReq_hits::.cpu38.inst      9516806                       # number of ReadReq hits
system.cpu38.icache.ReadReq_hits::total       9516806                       # number of ReadReq hits
system.cpu38.icache.ReadReq_misses::.cpu38.inst       120750                       # number of ReadReq misses
system.cpu38.icache.ReadReq_misses::total       120750                       # number of ReadReq misses
system.cpu38.icache.ReadReq_accesses::.cpu38.inst      9637556                       # number of ReadReq accesses(hits+misses)
system.cpu38.icache.ReadReq_accesses::total      9637556                       # number of ReadReq accesses(hits+misses)
system.cpu38.icache.ReadReq_miss_rate::.cpu38.inst     0.012529                       # miss rate for ReadReq accesses
system.cpu38.icache.ReadReq_miss_rate::total     0.012529                       # miss rate for ReadReq accesses
system.cpu38.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.tags.tagsinuse         247.722669                       # Cycle average of tags in use
system.cpu38.icache.tags.total_refs           9637556                       # Total number of references to valid blocks.
system.cpu38.icache.tags.sampled_refs          120750                       # Sample count of references to valid blocks.
system.cpu38.icache.tags.avg_refs           79.814128                       # Average number of references to valid blocks.
system.cpu38.icache.tags.warmup_cycle    3616562829660                       # Cycle when the warmup percentage was hit.
system.cpu38.icache.tags.occ_blocks::.cpu38.inst   247.722669                       # Average occupied blocks per requestor
system.cpu38.icache.tags.occ_percent::.cpu38.inst     0.483833                       # Average percentage of cache occupancy
system.cpu38.icache.tags.occ_percent::total     0.483833                       # Average percentage of cache occupancy
system.cpu38.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu38.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu38.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu38.icache.tags.tag_accesses        19395862                       # Number of tag accesses
system.cpu38.icache.tags.data_accesses       19395862                       # Number of data accesses
system.cpu38.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.demand_hits::.cpu38.data      3520279                       # number of demand (read+write) hits
system.cpu38.dcache.demand_hits::total        3520279                       # number of demand (read+write) hits
system.cpu38.dcache.overall_hits::.cpu38.data      3542363                       # number of overall hits
system.cpu38.dcache.overall_hits::total       3542363                       # number of overall hits
system.cpu38.dcache.demand_misses::.cpu38.data        91260                       # number of demand (read+write) misses
system.cpu38.dcache.demand_misses::total        91260                       # number of demand (read+write) misses
system.cpu38.dcache.overall_misses::.cpu38.data        97326                       # number of overall misses
system.cpu38.dcache.overall_misses::total        97326                       # number of overall misses
system.cpu38.dcache.demand_accesses::.cpu38.data      3611539                       # number of demand (read+write) accesses
system.cpu38.dcache.demand_accesses::total      3611539                       # number of demand (read+write) accesses
system.cpu38.dcache.overall_accesses::.cpu38.data      3639689                       # number of overall (read+write) accesses
system.cpu38.dcache.overall_accesses::total      3639689                       # number of overall (read+write) accesses
system.cpu38.dcache.demand_miss_rate::.cpu38.data     0.025269                       # miss rate for demand accesses
system.cpu38.dcache.demand_miss_rate::total     0.025269                       # miss rate for demand accesses
system.cpu38.dcache.overall_miss_rate::.cpu38.data     0.026740                       # miss rate for overall accesses
system.cpu38.dcache.overall_miss_rate::total     0.026740                       # miss rate for overall accesses
system.cpu38.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu38.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu38.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu38.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu38.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu38.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu38.dcache.writebacks::.writebacks        31223                       # number of writebacks
system.cpu38.dcache.writebacks::total           31223                       # number of writebacks
system.cpu38.dcache.replacements                71782                       # number of replacements
system.cpu38.dcache.ReadReq_hits::.cpu38.data      2179018                       # number of ReadReq hits
system.cpu38.dcache.ReadReq_hits::total       2179018                       # number of ReadReq hits
system.cpu38.dcache.ReadReq_misses::.cpu38.data        64216                       # number of ReadReq misses
system.cpu38.dcache.ReadReq_misses::total        64216                       # number of ReadReq misses
system.cpu38.dcache.ReadReq_accesses::.cpu38.data      2243234                       # number of ReadReq accesses(hits+misses)
system.cpu38.dcache.ReadReq_accesses::total      2243234                       # number of ReadReq accesses(hits+misses)
system.cpu38.dcache.ReadReq_miss_rate::.cpu38.data     0.028627                       # miss rate for ReadReq accesses
system.cpu38.dcache.ReadReq_miss_rate::total     0.028627                       # miss rate for ReadReq accesses
system.cpu38.dcache.WriteReq_hits::.cpu38.data      1340838                       # number of WriteReq hits
system.cpu38.dcache.WriteReq_hits::total      1340838                       # number of WriteReq hits
system.cpu38.dcache.WriteReq_misses::.cpu38.data        17359                       # number of WriteReq misses
system.cpu38.dcache.WriteReq_misses::total        17359                       # number of WriteReq misses
system.cpu38.dcache.WriteReq_accesses::.cpu38.data      1358197                       # number of WriteReq accesses(hits+misses)
system.cpu38.dcache.WriteReq_accesses::total      1358197                       # number of WriteReq accesses(hits+misses)
system.cpu38.dcache.WriteReq_miss_rate::.cpu38.data     0.012781                       # miss rate for WriteReq accesses
system.cpu38.dcache.WriteReq_miss_rate::total     0.012781                       # miss rate for WriteReq accesses
system.cpu38.dcache.SoftPFReq_hits::.cpu38.data          130                       # number of SoftPFReq hits
system.cpu38.dcache.SoftPFReq_hits::total          130                       # number of SoftPFReq hits
system.cpu38.dcache.SoftPFReq_misses::.cpu38.data          424                       # number of SoftPFReq misses
system.cpu38.dcache.SoftPFReq_misses::total          424                       # number of SoftPFReq misses
system.cpu38.dcache.SoftPFReq_accesses::.cpu38.data          554                       # number of SoftPFReq accesses(hits+misses)
system.cpu38.dcache.SoftPFReq_accesses::total          554                       # number of SoftPFReq accesses(hits+misses)
system.cpu38.dcache.SoftPFReq_miss_rate::.cpu38.data     0.765343                       # miss rate for SoftPFReq accesses
system.cpu38.dcache.SoftPFReq_miss_rate::total     0.765343                       # miss rate for SoftPFReq accesses
system.cpu38.dcache.SoftPFExReq_hits::.cpu38.data        21954                       # number of SoftPFExReq hits
system.cpu38.dcache.SoftPFExReq_hits::total        21954                       # number of SoftPFExReq hits
system.cpu38.dcache.SoftPFExReq_misses::.cpu38.data         5642                       # number of SoftPFExReq misses
system.cpu38.dcache.SoftPFExReq_misses::total         5642                       # number of SoftPFExReq misses
system.cpu38.dcache.SoftPFExReq_accesses::.cpu38.data        27596                       # number of SoftPFExReq accesses(hits+misses)
system.cpu38.dcache.SoftPFExReq_accesses::total        27596                       # number of SoftPFExReq accesses(hits+misses)
system.cpu38.dcache.SoftPFExReq_miss_rate::.cpu38.data     0.204450                       # miss rate for SoftPFExReq accesses
system.cpu38.dcache.SoftPFExReq_miss_rate::total     0.204450                       # miss rate for SoftPFExReq accesses
system.cpu38.dcache.WriteLineReq_hits::.cpu38.data          423                       # number of WriteLineReq hits
system.cpu38.dcache.WriteLineReq_hits::total          423                       # number of WriteLineReq hits
system.cpu38.dcache.WriteLineReq_misses::.cpu38.data         9685                       # number of WriteLineReq misses
system.cpu38.dcache.WriteLineReq_misses::total         9685                       # number of WriteLineReq misses
system.cpu38.dcache.WriteLineReq_accesses::.cpu38.data        10108                       # number of WriteLineReq accesses(hits+misses)
system.cpu38.dcache.WriteLineReq_accesses::total        10108                       # number of WriteLineReq accesses(hits+misses)
system.cpu38.dcache.WriteLineReq_miss_rate::.cpu38.data     0.958152                       # miss rate for WriteLineReq accesses
system.cpu38.dcache.WriteLineReq_miss_rate::total     0.958152                       # miss rate for WriteLineReq accesses
system.cpu38.dcache.LoadLockedReq_hits::.cpu38.data        31873                       # number of LoadLockedReq hits
system.cpu38.dcache.LoadLockedReq_hits::total        31873                       # number of LoadLockedReq hits
system.cpu38.dcache.LoadLockedReq_misses::.cpu38.data         1243                       # number of LoadLockedReq misses
system.cpu38.dcache.LoadLockedReq_misses::total         1243                       # number of LoadLockedReq misses
system.cpu38.dcache.LoadLockedReq_accesses::.cpu38.data        33116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu38.dcache.LoadLockedReq_accesses::total        33116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu38.dcache.LoadLockedReq_miss_rate::.cpu38.data     0.037535                       # miss rate for LoadLockedReq accesses
system.cpu38.dcache.LoadLockedReq_miss_rate::total     0.037535                       # miss rate for LoadLockedReq accesses
system.cpu38.dcache.StoreCondReq_hits::.cpu38.data        31559                       # number of StoreCondReq hits
system.cpu38.dcache.StoreCondReq_hits::total        31559                       # number of StoreCondReq hits
system.cpu38.dcache.StoreCondReq_misses::.cpu38.data          150                       # number of StoreCondReq misses
system.cpu38.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu38.dcache.StoreCondReq_accesses::.cpu38.data        31709                       # number of StoreCondReq accesses(hits+misses)
system.cpu38.dcache.StoreCondReq_accesses::total        31709                       # number of StoreCondReq accesses(hits+misses)
system.cpu38.dcache.StoreCondReq_miss_rate::.cpu38.data     0.004731                       # miss rate for StoreCondReq accesses
system.cpu38.dcache.StoreCondReq_miss_rate::total     0.004731                       # miss rate for StoreCondReq accesses
system.cpu38.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.tags.tagsinuse         359.284924                       # Cycle average of tags in use
system.cpu38.dcache.tags.total_refs           3711423                       # Total number of references to valid blocks.
system.cpu38.dcache.tags.sampled_refs           89367                       # Sample count of references to valid blocks.
system.cpu38.dcache.tags.avg_refs           41.530129                       # Average number of references to valid blocks.
system.cpu38.dcache.tags.warmup_cycle    3616562857440                       # Cycle when the warmup percentage was hit.
system.cpu38.dcache.tags.occ_blocks::.cpu38.data   359.284924                       # Average occupied blocks per requestor
system.cpu38.dcache.tags.occ_percent::.cpu38.data     0.350864                       # Average percentage of cache occupancy
system.cpu38.dcache.tags.occ_percent::total     0.350864                       # Average percentage of cache occupancy
system.cpu38.dcache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu38.dcache.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.cpu38.dcache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu38.dcache.tags.tag_accesses         7512735                       # Number of tag accesses
system.cpu38.dcache.tags.data_accesses        7512735                       # Number of data accesses
system.cpu39.numPwrStateTransitions              2867                       # Number of power state transitions
system.cpu39.pwrStateClkGateDist::samples         1430                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::mean   4882461663.471329                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::stdev  65433803210.401611                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::1000-5e+10         1423     99.51%     99.51% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.58% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::2e+11-2.5e+11            1      0.07%     99.65% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.72% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.79% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::4.5e+11-5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::total          1430                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateResidencyTicks::ON   99409671196                       # Cumulative time (in ticks) in various power states
system.cpu39.pwrStateResidencyTicks::CLK_GATED 6981920178764                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.demand_hits::.cpu39.inst     14822269                       # number of demand (read+write) hits
system.cpu39.icache.demand_hits::total       14822269                       # number of demand (read+write) hits
system.cpu39.icache.overall_hits::.cpu39.inst     14822269                       # number of overall hits
system.cpu39.icache.overall_hits::total      14822269                       # number of overall hits
system.cpu39.icache.demand_misses::.cpu39.inst       294856                       # number of demand (read+write) misses
system.cpu39.icache.demand_misses::total       294856                       # number of demand (read+write) misses
system.cpu39.icache.overall_misses::.cpu39.inst       294856                       # number of overall misses
system.cpu39.icache.overall_misses::total       294856                       # number of overall misses
system.cpu39.icache.demand_accesses::.cpu39.inst     15117125                       # number of demand (read+write) accesses
system.cpu39.icache.demand_accesses::total     15117125                       # number of demand (read+write) accesses
system.cpu39.icache.overall_accesses::.cpu39.inst     15117125                       # number of overall (read+write) accesses
system.cpu39.icache.overall_accesses::total     15117125                       # number of overall (read+write) accesses
system.cpu39.icache.demand_miss_rate::.cpu39.inst     0.019505                       # miss rate for demand accesses
system.cpu39.icache.demand_miss_rate::total     0.019505                       # miss rate for demand accesses
system.cpu39.icache.overall_miss_rate::.cpu39.inst     0.019505                       # miss rate for overall accesses
system.cpu39.icache.overall_miss_rate::total     0.019505                       # miss rate for overall accesses
system.cpu39.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu39.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu39.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu39.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu39.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu39.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu39.icache.writebacks::.writebacks       294333                       # number of writebacks
system.cpu39.icache.writebacks::total          294333                       # number of writebacks
system.cpu39.icache.replacements               294333                       # number of replacements
system.cpu39.icache.ReadReq_hits::.cpu39.inst     14822269                       # number of ReadReq hits
system.cpu39.icache.ReadReq_hits::total      14822269                       # number of ReadReq hits
system.cpu39.icache.ReadReq_misses::.cpu39.inst       294856                       # number of ReadReq misses
system.cpu39.icache.ReadReq_misses::total       294856                       # number of ReadReq misses
system.cpu39.icache.ReadReq_accesses::.cpu39.inst     15117125                       # number of ReadReq accesses(hits+misses)
system.cpu39.icache.ReadReq_accesses::total     15117125                       # number of ReadReq accesses(hits+misses)
system.cpu39.icache.ReadReq_miss_rate::.cpu39.inst     0.019505                       # miss rate for ReadReq accesses
system.cpu39.icache.ReadReq_miss_rate::total     0.019505                       # miss rate for ReadReq accesses
system.cpu39.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.tags.tagsinuse         245.483585                       # Cycle average of tags in use
system.cpu39.icache.tags.total_refs          15117125                       # Total number of references to valid blocks.
system.cpu39.icache.tags.sampled_refs          294856                       # Sample count of references to valid blocks.
system.cpu39.icache.tags.avg_refs           51.269518                       # Average number of references to valid blocks.
system.cpu39.icache.tags.warmup_cycle    3648814826280                       # Cycle when the warmup percentage was hit.
system.cpu39.icache.tags.occ_blocks::.cpu39.inst   245.483585                       # Average occupied blocks per requestor
system.cpu39.icache.tags.occ_percent::.cpu39.inst     0.479460                       # Average percentage of cache occupancy
system.cpu39.icache.tags.occ_percent::total     0.479460                       # Average percentage of cache occupancy
system.cpu39.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu39.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu39.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu39.icache.tags.tag_accesses        30529106                       # Number of tag accesses
system.cpu39.icache.tags.data_accesses       30529106                       # Number of data accesses
system.cpu39.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.demand_hits::.cpu39.data      5630817                       # number of demand (read+write) hits
system.cpu39.dcache.demand_hits::total        5630817                       # number of demand (read+write) hits
system.cpu39.dcache.overall_hits::.cpu39.data      5677224                       # number of overall hits
system.cpu39.dcache.overall_hits::total       5677224                       # number of overall hits
system.cpu39.dcache.demand_misses::.cpu39.data       138739                       # number of demand (read+write) misses
system.cpu39.dcache.demand_misses::total       138739                       # number of demand (read+write) misses
system.cpu39.dcache.overall_misses::.cpu39.data       148795                       # number of overall misses
system.cpu39.dcache.overall_misses::total       148795                       # number of overall misses
system.cpu39.dcache.demand_accesses::.cpu39.data      5769556                       # number of demand (read+write) accesses
system.cpu39.dcache.demand_accesses::total      5769556                       # number of demand (read+write) accesses
system.cpu39.dcache.overall_accesses::.cpu39.data      5826019                       # number of overall (read+write) accesses
system.cpu39.dcache.overall_accesses::total      5826019                       # number of overall (read+write) accesses
system.cpu39.dcache.demand_miss_rate::.cpu39.data     0.024047                       # miss rate for demand accesses
system.cpu39.dcache.demand_miss_rate::total     0.024047                       # miss rate for demand accesses
system.cpu39.dcache.overall_miss_rate::.cpu39.data     0.025540                       # miss rate for overall accesses
system.cpu39.dcache.overall_miss_rate::total     0.025540                       # miss rate for overall accesses
system.cpu39.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu39.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu39.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu39.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu39.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu39.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu39.dcache.writebacks::.writebacks        58178                       # number of writebacks
system.cpu39.dcache.writebacks::total           58178                       # number of writebacks
system.cpu39.dcache.replacements               117531                       # number of replacements
system.cpu39.dcache.ReadReq_hits::.cpu39.data      3300125                       # number of ReadReq hits
system.cpu39.dcache.ReadReq_hits::total       3300125                       # number of ReadReq hits
system.cpu39.dcache.ReadReq_misses::.cpu39.data        91208                       # number of ReadReq misses
system.cpu39.dcache.ReadReq_misses::total        91208                       # number of ReadReq misses
system.cpu39.dcache.ReadReq_accesses::.cpu39.data      3391333                       # number of ReadReq accesses(hits+misses)
system.cpu39.dcache.ReadReq_accesses::total      3391333                       # number of ReadReq accesses(hits+misses)
system.cpu39.dcache.ReadReq_miss_rate::.cpu39.data     0.026894                       # miss rate for ReadReq accesses
system.cpu39.dcache.ReadReq_miss_rate::total     0.026894                       # miss rate for ReadReq accesses
system.cpu39.dcache.WriteReq_hits::.cpu39.data      2328984                       # number of WriteReq hits
system.cpu39.dcache.WriteReq_hits::total      2328984                       # number of WriteReq hits
system.cpu39.dcache.WriteReq_misses::.cpu39.data        35761                       # number of WriteReq misses
system.cpu39.dcache.WriteReq_misses::total        35761                       # number of WriteReq misses
system.cpu39.dcache.WriteReq_accesses::.cpu39.data      2364745                       # number of WriteReq accesses(hits+misses)
system.cpu39.dcache.WriteReq_accesses::total      2364745                       # number of WriteReq accesses(hits+misses)
system.cpu39.dcache.WriteReq_miss_rate::.cpu39.data     0.015123                       # miss rate for WriteReq accesses
system.cpu39.dcache.WriteReq_miss_rate::total     0.015123                       # miss rate for WriteReq accesses
system.cpu39.dcache.SoftPFReq_hits::.cpu39.data          772                       # number of SoftPFReq hits
system.cpu39.dcache.SoftPFReq_hits::total          772                       # number of SoftPFReq hits
system.cpu39.dcache.SoftPFReq_misses::.cpu39.data         1326                       # number of SoftPFReq misses
system.cpu39.dcache.SoftPFReq_misses::total         1326                       # number of SoftPFReq misses
system.cpu39.dcache.SoftPFReq_accesses::.cpu39.data         2098                       # number of SoftPFReq accesses(hits+misses)
system.cpu39.dcache.SoftPFReq_accesses::total         2098                       # number of SoftPFReq accesses(hits+misses)
system.cpu39.dcache.SoftPFReq_miss_rate::.cpu39.data     0.632031                       # miss rate for SoftPFReq accesses
system.cpu39.dcache.SoftPFReq_miss_rate::total     0.632031                       # miss rate for SoftPFReq accesses
system.cpu39.dcache.SoftPFExReq_hits::.cpu39.data        45635                       # number of SoftPFExReq hits
system.cpu39.dcache.SoftPFExReq_hits::total        45635                       # number of SoftPFExReq hits
system.cpu39.dcache.SoftPFExReq_misses::.cpu39.data         8730                       # number of SoftPFExReq misses
system.cpu39.dcache.SoftPFExReq_misses::total         8730                       # number of SoftPFExReq misses
system.cpu39.dcache.SoftPFExReq_accesses::.cpu39.data        54365                       # number of SoftPFExReq accesses(hits+misses)
system.cpu39.dcache.SoftPFExReq_accesses::total        54365                       # number of SoftPFExReq accesses(hits+misses)
system.cpu39.dcache.SoftPFExReq_miss_rate::.cpu39.data     0.160581                       # miss rate for SoftPFExReq accesses
system.cpu39.dcache.SoftPFExReq_miss_rate::total     0.160581                       # miss rate for SoftPFExReq accesses
system.cpu39.dcache.WriteLineReq_hits::.cpu39.data         1708                       # number of WriteLineReq hits
system.cpu39.dcache.WriteLineReq_hits::total         1708                       # number of WriteLineReq hits
system.cpu39.dcache.WriteLineReq_misses::.cpu39.data        11770                       # number of WriteLineReq misses
system.cpu39.dcache.WriteLineReq_misses::total        11770                       # number of WriteLineReq misses
system.cpu39.dcache.WriteLineReq_accesses::.cpu39.data        13478                       # number of WriteLineReq accesses(hits+misses)
system.cpu39.dcache.WriteLineReq_accesses::total        13478                       # number of WriteLineReq accesses(hits+misses)
system.cpu39.dcache.WriteLineReq_miss_rate::.cpu39.data     0.873275                       # miss rate for WriteLineReq accesses
system.cpu39.dcache.WriteLineReq_miss_rate::total     0.873275                       # miss rate for WriteLineReq accesses
system.cpu39.dcache.LoadLockedReq_hits::.cpu39.data        64856                       # number of LoadLockedReq hits
system.cpu39.dcache.LoadLockedReq_hits::total        64856                       # number of LoadLockedReq hits
system.cpu39.dcache.LoadLockedReq_misses::.cpu39.data         1425                       # number of LoadLockedReq misses
system.cpu39.dcache.LoadLockedReq_misses::total         1425                       # number of LoadLockedReq misses
system.cpu39.dcache.LoadLockedReq_accesses::.cpu39.data        66281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu39.dcache.LoadLockedReq_accesses::total        66281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu39.dcache.LoadLockedReq_miss_rate::.cpu39.data     0.021499                       # miss rate for LoadLockedReq accesses
system.cpu39.dcache.LoadLockedReq_miss_rate::total     0.021499                       # miss rate for LoadLockedReq accesses
system.cpu39.dcache.StoreCondReq_hits::.cpu39.data        64756                       # number of StoreCondReq hits
system.cpu39.dcache.StoreCondReq_hits::total        64756                       # number of StoreCondReq hits
system.cpu39.dcache.StoreCondReq_misses::.cpu39.data          231                       # number of StoreCondReq misses
system.cpu39.dcache.StoreCondReq_misses::total          231                       # number of StoreCondReq misses
system.cpu39.dcache.StoreCondReq_accesses::.cpu39.data        64987                       # number of StoreCondReq accesses(hits+misses)
system.cpu39.dcache.StoreCondReq_accesses::total        64987                       # number of StoreCondReq accesses(hits+misses)
system.cpu39.dcache.StoreCondReq_miss_rate::.cpu39.data     0.003555                       # miss rate for StoreCondReq accesses
system.cpu39.dcache.StoreCondReq_miss_rate::total     0.003555                       # miss rate for StoreCondReq accesses
system.cpu39.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.tags.tagsinuse         365.264822                       # Cycle average of tags in use
system.cpu39.dcache.tags.total_refs           5967536                       # Total number of references to valid blocks.
system.cpu39.dcache.tags.sampled_refs          137940                       # Sample count of references to valid blocks.
system.cpu39.dcache.tags.avg_refs           43.261824                       # Average number of references to valid blocks.
system.cpu39.dcache.tags.warmup_cycle    3648814854060                       # Cycle when the warmup percentage was hit.
system.cpu39.dcache.tags.occ_blocks::.cpu39.data   365.264822                       # Average occupied blocks per requestor
system.cpu39.dcache.tags.occ_percent::.cpu39.data     0.356704                       # Average percentage of cache occupancy
system.cpu39.dcache.tags.occ_percent::total     0.356704                       # Average percentage of cache occupancy
system.cpu39.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu39.dcache.tags.age_task_id_blocks_1024::4          860                       # Occupied blocks per task id
system.cpu39.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu39.dcache.tags.tag_accesses        12073894                       # Number of tag accesses
system.cpu39.dcache.tags.data_accesses       12073894                       # Number of data accesses
system.cpu36.numPwrStateTransitions              4625                       # Number of power state transitions
system.cpu36.pwrStateClkGateDist::samples         2301                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::mean   2782870029.810517                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::stdev  49856161756.094788                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::1000-5e+10         2294     99.70%     99.70% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.78% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.83% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::3e+11-3.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::total          2301                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateResidencyTicks::ON  677945911366                       # Cumulative time (in ticks) in various power states
system.cpu36.pwrStateResidencyTicks::CLK_GATED 6403383938594                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.demand_hits::.cpu36.inst    100769214                       # number of demand (read+write) hits
system.cpu36.icache.demand_hits::total      100769214                       # number of demand (read+write) hits
system.cpu36.icache.overall_hits::.cpu36.inst    100769214                       # number of overall hits
system.cpu36.icache.overall_hits::total     100769214                       # number of overall hits
system.cpu36.icache.demand_misses::.cpu36.inst      1625987                       # number of demand (read+write) misses
system.cpu36.icache.demand_misses::total      1625987                       # number of demand (read+write) misses
system.cpu36.icache.overall_misses::.cpu36.inst      1625987                       # number of overall misses
system.cpu36.icache.overall_misses::total      1625987                       # number of overall misses
system.cpu36.icache.demand_accesses::.cpu36.inst    102395201                       # number of demand (read+write) accesses
system.cpu36.icache.demand_accesses::total    102395201                       # number of demand (read+write) accesses
system.cpu36.icache.overall_accesses::.cpu36.inst    102395201                       # number of overall (read+write) accesses
system.cpu36.icache.overall_accesses::total    102395201                       # number of overall (read+write) accesses
system.cpu36.icache.demand_miss_rate::.cpu36.inst     0.015880                       # miss rate for demand accesses
system.cpu36.icache.demand_miss_rate::total     0.015880                       # miss rate for demand accesses
system.cpu36.icache.overall_miss_rate::.cpu36.inst     0.015880                       # miss rate for overall accesses
system.cpu36.icache.overall_miss_rate::total     0.015880                       # miss rate for overall accesses
system.cpu36.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu36.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu36.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu36.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu36.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu36.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu36.icache.writebacks::.writebacks      1625463                       # number of writebacks
system.cpu36.icache.writebacks::total         1625463                       # number of writebacks
system.cpu36.icache.replacements              1625463                       # number of replacements
system.cpu36.icache.ReadReq_hits::.cpu36.inst    100769214                       # number of ReadReq hits
system.cpu36.icache.ReadReq_hits::total     100769214                       # number of ReadReq hits
system.cpu36.icache.ReadReq_misses::.cpu36.inst      1625987                       # number of ReadReq misses
system.cpu36.icache.ReadReq_misses::total      1625987                       # number of ReadReq misses
system.cpu36.icache.ReadReq_accesses::.cpu36.inst    102395201                       # number of ReadReq accesses(hits+misses)
system.cpu36.icache.ReadReq_accesses::total    102395201                       # number of ReadReq accesses(hits+misses)
system.cpu36.icache.ReadReq_miss_rate::.cpu36.inst     0.015880                       # miss rate for ReadReq accesses
system.cpu36.icache.ReadReq_miss_rate::total     0.015880                       # miss rate for ReadReq accesses
system.cpu36.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.tags.tagsinuse         252.198244                       # Cycle average of tags in use
system.cpu36.icache.tags.total_refs         102395201                       # Total number of references to valid blocks.
system.cpu36.icache.tags.sampled_refs         1625987                       # Sample count of references to valid blocks.
system.cpu36.icache.tags.avg_refs           62.974182                       # Average number of references to valid blocks.
system.cpu36.icache.tags.warmup_cycle    3552058941984                       # Cycle when the warmup percentage was hit.
system.cpu36.icache.tags.occ_blocks::.cpu36.inst   252.198244                       # Average occupied blocks per requestor
system.cpu36.icache.tags.occ_percent::.cpu36.inst     0.492575                       # Average percentage of cache occupancy
system.cpu36.icache.tags.occ_percent::total     0.492575                       # Average percentage of cache occupancy
system.cpu36.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu36.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu36.icache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu36.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu36.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu36.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu36.icache.tags.tag_accesses       206416389                       # Number of tag accesses
system.cpu36.icache.tags.data_accesses      206416389                       # Number of data accesses
system.cpu36.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.demand_hits::.cpu36.data     41320262                       # number of demand (read+write) hits
system.cpu36.dcache.demand_hits::total       41320262                       # number of demand (read+write) hits
system.cpu36.dcache.overall_hits::.cpu36.data     41372124                       # number of overall hits
system.cpu36.dcache.overall_hits::total      41372124                       # number of overall hits
system.cpu36.dcache.demand_misses::.cpu36.data       309731                       # number of demand (read+write) misses
system.cpu36.dcache.demand_misses::total       309731                       # number of demand (read+write) misses
system.cpu36.dcache.overall_misses::.cpu36.data       322786                       # number of overall misses
system.cpu36.dcache.overall_misses::total       322786                       # number of overall misses
system.cpu36.dcache.demand_accesses::.cpu36.data     41629993                       # number of demand (read+write) accesses
system.cpu36.dcache.demand_accesses::total     41629993                       # number of demand (read+write) accesses
system.cpu36.dcache.overall_accesses::.cpu36.data     41694910                       # number of overall (read+write) accesses
system.cpu36.dcache.overall_accesses::total     41694910                       # number of overall (read+write) accesses
system.cpu36.dcache.demand_miss_rate::.cpu36.data     0.007440                       # miss rate for demand accesses
system.cpu36.dcache.demand_miss_rate::total     0.007440                       # miss rate for demand accesses
system.cpu36.dcache.overall_miss_rate::.cpu36.data     0.007742                       # miss rate for overall accesses
system.cpu36.dcache.overall_miss_rate::total     0.007742                       # miss rate for overall accesses
system.cpu36.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu36.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu36.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu36.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu36.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu36.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu36.dcache.writebacks::.writebacks       144586                       # number of writebacks
system.cpu36.dcache.writebacks::total          144586                       # number of writebacks
system.cpu36.dcache.replacements               283761                       # number of replacements
system.cpu36.dcache.ReadReq_hits::.cpu36.data     22773614                       # number of ReadReq hits
system.cpu36.dcache.ReadReq_hits::total      22773614                       # number of ReadReq hits
system.cpu36.dcache.ReadReq_misses::.cpu36.data       231185                       # number of ReadReq misses
system.cpu36.dcache.ReadReq_misses::total       231185                       # number of ReadReq misses
system.cpu36.dcache.ReadReq_accesses::.cpu36.data     23004799                       # number of ReadReq accesses(hits+misses)
system.cpu36.dcache.ReadReq_accesses::total     23004799                       # number of ReadReq accesses(hits+misses)
system.cpu36.dcache.ReadReq_miss_rate::.cpu36.data     0.010049                       # miss rate for ReadReq accesses
system.cpu36.dcache.ReadReq_miss_rate::total     0.010049                       # miss rate for ReadReq accesses
system.cpu36.dcache.WriteReq_hits::.cpu36.data     18475120                       # number of WriteReq hits
system.cpu36.dcache.WriteReq_hits::total     18475120                       # number of WriteReq hits
system.cpu36.dcache.WriteReq_misses::.cpu36.data        59455                       # number of WriteReq misses
system.cpu36.dcache.WriteReq_misses::total        59455                       # number of WriteReq misses
system.cpu36.dcache.WriteReq_accesses::.cpu36.data     18534575                       # number of WriteReq accesses(hits+misses)
system.cpu36.dcache.WriteReq_accesses::total     18534575                       # number of WriteReq accesses(hits+misses)
system.cpu36.dcache.WriteReq_miss_rate::.cpu36.data     0.003208                       # miss rate for WriteReq accesses
system.cpu36.dcache.WriteReq_miss_rate::total     0.003208                       # miss rate for WriteReq accesses
system.cpu36.dcache.SoftPFReq_hits::.cpu36.data          153                       # number of SoftPFReq hits
system.cpu36.dcache.SoftPFReq_hits::total          153                       # number of SoftPFReq hits
system.cpu36.dcache.SoftPFReq_misses::.cpu36.data          691                       # number of SoftPFReq misses
system.cpu36.dcache.SoftPFReq_misses::total          691                       # number of SoftPFReq misses
system.cpu36.dcache.SoftPFReq_accesses::.cpu36.data          844                       # number of SoftPFReq accesses(hits+misses)
system.cpu36.dcache.SoftPFReq_accesses::total          844                       # number of SoftPFReq accesses(hits+misses)
system.cpu36.dcache.SoftPFReq_miss_rate::.cpu36.data     0.818720                       # miss rate for SoftPFReq accesses
system.cpu36.dcache.SoftPFReq_miss_rate::total     0.818720                       # miss rate for SoftPFReq accesses
system.cpu36.dcache.SoftPFExReq_hits::.cpu36.data        51709                       # number of SoftPFExReq hits
system.cpu36.dcache.SoftPFExReq_hits::total        51709                       # number of SoftPFExReq hits
system.cpu36.dcache.SoftPFExReq_misses::.cpu36.data        12364                       # number of SoftPFExReq misses
system.cpu36.dcache.SoftPFExReq_misses::total        12364                       # number of SoftPFExReq misses
system.cpu36.dcache.SoftPFExReq_accesses::.cpu36.data        64073                       # number of SoftPFExReq accesses(hits+misses)
system.cpu36.dcache.SoftPFExReq_accesses::total        64073                       # number of SoftPFExReq accesses(hits+misses)
system.cpu36.dcache.SoftPFExReq_miss_rate::.cpu36.data     0.192967                       # miss rate for SoftPFExReq accesses
system.cpu36.dcache.SoftPFExReq_miss_rate::total     0.192967                       # miss rate for SoftPFExReq accesses
system.cpu36.dcache.WriteLineReq_hits::.cpu36.data        71528                       # number of WriteLineReq hits
system.cpu36.dcache.WriteLineReq_hits::total        71528                       # number of WriteLineReq hits
system.cpu36.dcache.WriteLineReq_misses::.cpu36.data        19091                       # number of WriteLineReq misses
system.cpu36.dcache.WriteLineReq_misses::total        19091                       # number of WriteLineReq misses
system.cpu36.dcache.WriteLineReq_accesses::.cpu36.data        90619                       # number of WriteLineReq accesses(hits+misses)
system.cpu36.dcache.WriteLineReq_accesses::total        90619                       # number of WriteLineReq accesses(hits+misses)
system.cpu36.dcache.WriteLineReq_miss_rate::.cpu36.data     0.210673                       # miss rate for WriteLineReq accesses
system.cpu36.dcache.WriteLineReq_miss_rate::total     0.210673                       # miss rate for WriteLineReq accesses
system.cpu36.dcache.LoadLockedReq_hits::.cpu36.data       340744                       # number of LoadLockedReq hits
system.cpu36.dcache.LoadLockedReq_hits::total       340744                       # number of LoadLockedReq hits
system.cpu36.dcache.LoadLockedReq_misses::.cpu36.data         2434                       # number of LoadLockedReq misses
system.cpu36.dcache.LoadLockedReq_misses::total         2434                       # number of LoadLockedReq misses
system.cpu36.dcache.LoadLockedReq_accesses::.cpu36.data       343178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu36.dcache.LoadLockedReq_accesses::total       343178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu36.dcache.LoadLockedReq_miss_rate::.cpu36.data     0.007093                       # miss rate for LoadLockedReq accesses
system.cpu36.dcache.LoadLockedReq_miss_rate::total     0.007093                       # miss rate for LoadLockedReq accesses
system.cpu36.dcache.StoreCondReq_hits::.cpu36.data       341232                       # number of StoreCondReq hits
system.cpu36.dcache.StoreCondReq_hits::total       341232                       # number of StoreCondReq hits
system.cpu36.dcache.StoreCondReq_misses::.cpu36.data          280                       # number of StoreCondReq misses
system.cpu36.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu36.dcache.StoreCondReq_accesses::.cpu36.data       341512                       # number of StoreCondReq accesses(hits+misses)
system.cpu36.dcache.StoreCondReq_accesses::total       341512                       # number of StoreCondReq accesses(hits+misses)
system.cpu36.dcache.StoreCondReq_miss_rate::.cpu36.data     0.000820                       # miss rate for StoreCondReq accesses
system.cpu36.dcache.StoreCondReq_miss_rate::total     0.000820                       # miss rate for StoreCondReq accesses
system.cpu36.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.tags.tagsinuse         392.608251                       # Cycle average of tags in use
system.cpu36.dcache.tags.total_refs          42387675                       # Total number of references to valid blocks.
system.cpu36.dcache.tags.sampled_refs          306950                       # Sample count of references to valid blocks.
system.cpu36.dcache.tags.avg_refs          138.093093                       # Average number of references to valid blocks.
system.cpu36.dcache.tags.warmup_cycle    3552058969764                       # Cycle when the warmup percentage was hit.
system.cpu36.dcache.tags.occ_blocks::.cpu36.data   392.608251                       # Average occupied blocks per requestor
system.cpu36.dcache.tags.occ_percent::.cpu36.data     0.383406                       # Average percentage of cache occupancy
system.cpu36.dcache.tags.occ_percent::total     0.383406                       # Average percentage of cache occupancy
system.cpu36.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu36.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu36.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu36.dcache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu36.dcache.tags.age_task_id_blocks_1024::4          666                       # Occupied blocks per task id
system.cpu36.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu36.dcache.tags.tag_accesses        85083178                       # Number of tag accesses
system.cpu36.dcache.tags.data_accesses       85083178                       # Number of data accesses
system.cpu37.numPwrStateTransitions              3311                       # Number of power state transitions
system.cpu37.pwrStateClkGateDist::samples         1651                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::mean   4230486340.335554                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::stdev  57841350811.850189                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::1000-5e+10         1648     99.82%     99.82% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::total          1651                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateResidencyTicks::ON   96796902066                       # Cumulative time (in ticks) in various power states
system.cpu37.pwrStateResidencyTicks::CLK_GATED 6984532947894                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.demand_hits::.cpu37.inst     14732383                       # number of demand (read+write) hits
system.cpu37.icache.demand_hits::total       14732383                       # number of demand (read+write) hits
system.cpu37.icache.overall_hits::.cpu37.inst     14732383                       # number of overall hits
system.cpu37.icache.overall_hits::total      14732383                       # number of overall hits
system.cpu37.icache.demand_misses::.cpu37.inst       207253                       # number of demand (read+write) misses
system.cpu37.icache.demand_misses::total       207253                       # number of demand (read+write) misses
system.cpu37.icache.overall_misses::.cpu37.inst       207253                       # number of overall misses
system.cpu37.icache.overall_misses::total       207253                       # number of overall misses
system.cpu37.icache.demand_accesses::.cpu37.inst     14939636                       # number of demand (read+write) accesses
system.cpu37.icache.demand_accesses::total     14939636                       # number of demand (read+write) accesses
system.cpu37.icache.overall_accesses::.cpu37.inst     14939636                       # number of overall (read+write) accesses
system.cpu37.icache.overall_accesses::total     14939636                       # number of overall (read+write) accesses
system.cpu37.icache.demand_miss_rate::.cpu37.inst     0.013873                       # miss rate for demand accesses
system.cpu37.icache.demand_miss_rate::total     0.013873                       # miss rate for demand accesses
system.cpu37.icache.overall_miss_rate::.cpu37.inst     0.013873                       # miss rate for overall accesses
system.cpu37.icache.overall_miss_rate::total     0.013873                       # miss rate for overall accesses
system.cpu37.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu37.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu37.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu37.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu37.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu37.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu37.icache.writebacks::.writebacks       206727                       # number of writebacks
system.cpu37.icache.writebacks::total          206727                       # number of writebacks
system.cpu37.icache.replacements               206727                       # number of replacements
system.cpu37.icache.ReadReq_hits::.cpu37.inst     14732383                       # number of ReadReq hits
system.cpu37.icache.ReadReq_hits::total      14732383                       # number of ReadReq hits
system.cpu37.icache.ReadReq_misses::.cpu37.inst       207253                       # number of ReadReq misses
system.cpu37.icache.ReadReq_misses::total       207253                       # number of ReadReq misses
system.cpu37.icache.ReadReq_accesses::.cpu37.inst     14939636                       # number of ReadReq accesses(hits+misses)
system.cpu37.icache.ReadReq_accesses::total     14939636                       # number of ReadReq accesses(hits+misses)
system.cpu37.icache.ReadReq_miss_rate::.cpu37.inst     0.013873                       # miss rate for ReadReq accesses
system.cpu37.icache.ReadReq_miss_rate::total     0.013873                       # miss rate for ReadReq accesses
system.cpu37.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.tags.tagsinuse         250.097721                       # Cycle average of tags in use
system.cpu37.icache.tags.total_refs          14939636                       # Total number of references to valid blocks.
system.cpu37.icache.tags.sampled_refs          207253                       # Sample count of references to valid blocks.
system.cpu37.icache.tags.avg_refs           72.084052                       # Average number of references to valid blocks.
system.cpu37.icache.tags.warmup_cycle    3584310821928                       # Cycle when the warmup percentage was hit.
system.cpu37.icache.tags.occ_blocks::.cpu37.inst   250.097721                       # Average occupied blocks per requestor
system.cpu37.icache.tags.occ_percent::.cpu37.inst     0.488472                       # Average percentage of cache occupancy
system.cpu37.icache.tags.occ_percent::total     0.488472                       # Average percentage of cache occupancy
system.cpu37.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu37.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu37.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu37.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu37.icache.tags.tag_accesses        30086525                       # Number of tag accesses
system.cpu37.icache.tags.data_accesses       30086525                       # Number of data accesses
system.cpu37.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.demand_hits::.cpu37.data      5292156                       # number of demand (read+write) hits
system.cpu37.dcache.demand_hits::total        5292156                       # number of demand (read+write) hits
system.cpu37.dcache.overall_hits::.cpu37.data      5312691                       # number of overall hits
system.cpu37.dcache.overall_hits::total       5312691                       # number of overall hits
system.cpu37.dcache.demand_misses::.cpu37.data       167969                       # number of demand (read+write) misses
system.cpu37.dcache.demand_misses::total       167969                       # number of demand (read+write) misses
system.cpu37.dcache.overall_misses::.cpu37.data       184846                       # number of overall misses
system.cpu37.dcache.overall_misses::total       184846                       # number of overall misses
system.cpu37.dcache.demand_accesses::.cpu37.data      5460125                       # number of demand (read+write) accesses
system.cpu37.dcache.demand_accesses::total      5460125                       # number of demand (read+write) accesses
system.cpu37.dcache.overall_accesses::.cpu37.data      5497537                       # number of overall (read+write) accesses
system.cpu37.dcache.overall_accesses::total      5497537                       # number of overall (read+write) accesses
system.cpu37.dcache.demand_miss_rate::.cpu37.data     0.030763                       # miss rate for demand accesses
system.cpu37.dcache.demand_miss_rate::total     0.030763                       # miss rate for demand accesses
system.cpu37.dcache.overall_miss_rate::.cpu37.data     0.033623                       # miss rate for overall accesses
system.cpu37.dcache.overall_miss_rate::total     0.033623                       # miss rate for overall accesses
system.cpu37.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu37.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu37.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu37.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu37.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu37.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu37.dcache.writebacks::.writebacks        50728                       # number of writebacks
system.cpu37.dcache.writebacks::total           50728                       # number of writebacks
system.cpu37.dcache.replacements               146010                       # number of replacements
system.cpu37.dcache.ReadReq_hits::.cpu37.data      3218104                       # number of ReadReq hits
system.cpu37.dcache.ReadReq_hits::total       3218104                       # number of ReadReq hits
system.cpu37.dcache.ReadReq_misses::.cpu37.data       148137                       # number of ReadReq misses
system.cpu37.dcache.ReadReq_misses::total       148137                       # number of ReadReq misses
system.cpu37.dcache.ReadReq_accesses::.cpu37.data      3366241                       # number of ReadReq accesses(hits+misses)
system.cpu37.dcache.ReadReq_accesses::total      3366241                       # number of ReadReq accesses(hits+misses)
system.cpu37.dcache.ReadReq_miss_rate::.cpu37.data     0.044007                       # miss rate for ReadReq accesses
system.cpu37.dcache.ReadReq_miss_rate::total     0.044007                       # miss rate for ReadReq accesses
system.cpu37.dcache.WriteReq_hits::.cpu37.data      2073987                       # number of WriteReq hits
system.cpu37.dcache.WriteReq_hits::total      2073987                       # number of WriteReq hits
system.cpu37.dcache.WriteReq_misses::.cpu37.data        19407                       # number of WriteReq misses
system.cpu37.dcache.WriteReq_misses::total        19407                       # number of WriteReq misses
system.cpu37.dcache.WriteReq_accesses::.cpu37.data      2093394                       # number of WriteReq accesses(hits+misses)
system.cpu37.dcache.WriteReq_accesses::total      2093394                       # number of WriteReq accesses(hits+misses)
system.cpu37.dcache.WriteReq_miss_rate::.cpu37.data     0.009271                       # miss rate for WriteReq accesses
system.cpu37.dcache.WriteReq_miss_rate::total     0.009271                       # miss rate for WriteReq accesses
system.cpu37.dcache.SoftPFReq_hits::.cpu37.data           17                       # number of SoftPFReq hits
system.cpu37.dcache.SoftPFReq_hits::total           17                       # number of SoftPFReq hits
system.cpu37.dcache.SoftPFReq_misses::.cpu37.data           11                       # number of SoftPFReq misses
system.cpu37.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu37.dcache.SoftPFReq_accesses::.cpu37.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu37.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu37.dcache.SoftPFReq_miss_rate::.cpu37.data     0.392857                       # miss rate for SoftPFReq accesses
system.cpu37.dcache.SoftPFReq_miss_rate::total     0.392857                       # miss rate for SoftPFReq accesses
system.cpu37.dcache.SoftPFExReq_hits::.cpu37.data        20518                       # number of SoftPFExReq hits
system.cpu37.dcache.SoftPFExReq_hits::total        20518                       # number of SoftPFExReq hits
system.cpu37.dcache.SoftPFExReq_misses::.cpu37.data        16866                       # number of SoftPFExReq misses
system.cpu37.dcache.SoftPFExReq_misses::total        16866                       # number of SoftPFExReq misses
system.cpu37.dcache.SoftPFExReq_accesses::.cpu37.data        37384                       # number of SoftPFExReq accesses(hits+misses)
system.cpu37.dcache.SoftPFExReq_accesses::total        37384                       # number of SoftPFExReq accesses(hits+misses)
system.cpu37.dcache.SoftPFExReq_miss_rate::.cpu37.data     0.451156                       # miss rate for SoftPFExReq accesses
system.cpu37.dcache.SoftPFExReq_miss_rate::total     0.451156                       # miss rate for SoftPFExReq accesses
system.cpu37.dcache.WriteLineReq_hits::.cpu37.data           65                       # number of WriteLineReq hits
system.cpu37.dcache.WriteLineReq_hits::total           65                       # number of WriteLineReq hits
system.cpu37.dcache.WriteLineReq_misses::.cpu37.data          425                       # number of WriteLineReq misses
system.cpu37.dcache.WriteLineReq_misses::total          425                       # number of WriteLineReq misses
system.cpu37.dcache.WriteLineReq_accesses::.cpu37.data          490                       # number of WriteLineReq accesses(hits+misses)
system.cpu37.dcache.WriteLineReq_accesses::total          490                       # number of WriteLineReq accesses(hits+misses)
system.cpu37.dcache.WriteLineReq_miss_rate::.cpu37.data     0.867347                       # miss rate for WriteLineReq accesses
system.cpu37.dcache.WriteLineReq_miss_rate::total     0.867347                       # miss rate for WriteLineReq accesses
system.cpu37.dcache.LoadLockedReq_hits::.cpu37.data        37675                       # number of LoadLockedReq hits
system.cpu37.dcache.LoadLockedReq_hits::total        37675                       # number of LoadLockedReq hits
system.cpu37.dcache.LoadLockedReq_misses::.cpu37.data          938                       # number of LoadLockedReq misses
system.cpu37.dcache.LoadLockedReq_misses::total          938                       # number of LoadLockedReq misses
system.cpu37.dcache.LoadLockedReq_accesses::.cpu37.data        38613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu37.dcache.LoadLockedReq_accesses::total        38613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu37.dcache.LoadLockedReq_miss_rate::.cpu37.data     0.024292                       # miss rate for LoadLockedReq accesses
system.cpu37.dcache.LoadLockedReq_miss_rate::total     0.024292                       # miss rate for LoadLockedReq accesses
system.cpu37.dcache.StoreCondReq_hits::.cpu37.data        37480                       # number of StoreCondReq hits
system.cpu37.dcache.StoreCondReq_hits::total        37480                       # number of StoreCondReq hits
system.cpu37.dcache.StoreCondReq_misses::.cpu37.data           72                       # number of StoreCondReq misses
system.cpu37.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu37.dcache.StoreCondReq_accesses::.cpu37.data        37552                       # number of StoreCondReq accesses(hits+misses)
system.cpu37.dcache.StoreCondReq_accesses::total        37552                       # number of StoreCondReq accesses(hits+misses)
system.cpu37.dcache.StoreCondReq_miss_rate::.cpu37.data     0.001917                       # miss rate for StoreCondReq accesses
system.cpu37.dcache.StoreCondReq_miss_rate::total     0.001917                       # miss rate for StoreCondReq accesses
system.cpu37.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.tags.tagsinuse         380.171758                       # Cycle average of tags in use
system.cpu37.dcache.tags.total_refs           5573702                       # Total number of references to valid blocks.
system.cpu37.dcache.tags.sampled_refs          173013                       # Sample count of references to valid blocks.
system.cpu37.dcache.tags.avg_refs           32.215510                       # Average number of references to valid blocks.
system.cpu37.dcache.tags.warmup_cycle    3584310849708                       # Cycle when the warmup percentage was hit.
system.cpu37.dcache.tags.occ_blocks::.cpu37.data   380.171758                       # Average occupied blocks per requestor
system.cpu37.dcache.tags.occ_percent::.cpu37.data     0.371261                       # Average percentage of cache occupancy
system.cpu37.dcache.tags.occ_percent::total     0.371261                       # Average percentage of cache occupancy
system.cpu37.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu37.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu37.dcache.tags.age_task_id_blocks_1024::4          727                       # Occupied blocks per task id
system.cpu37.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu37.dcache.tags.tag_accesses        11320421                       # Number of tag accesses
system.cpu37.dcache.tags.data_accesses       11320421                       # Number of data accesses
system.cpu34.numPwrStateTransitions              3169                       # Number of power state transitions
system.cpu34.pwrStateClkGateDist::samples         1567                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::mean   4462126076.082961                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::stdev  61698487867.432869                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::1000-5e+10         1559     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.62% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.68% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.74% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::3e+11-3.5e+11            2      0.13%     99.87% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::total          1567                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateResidencyTicks::ON   89178288738                       # Cumulative time (in ticks) in various power states
system.cpu34.pwrStateResidencyTicks::CLK_GATED 6992151561222                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.demand_hits::.cpu34.inst     13490008                       # number of demand (read+write) hits
system.cpu34.icache.demand_hits::total       13490008                       # number of demand (read+write) hits
system.cpu34.icache.overall_hits::.cpu34.inst     13490008                       # number of overall hits
system.cpu34.icache.overall_hits::total      13490008                       # number of overall hits
system.cpu34.icache.demand_misses::.cpu34.inst       187268                       # number of demand (read+write) misses
system.cpu34.icache.demand_misses::total       187268                       # number of demand (read+write) misses
system.cpu34.icache.overall_misses::.cpu34.inst       187268                       # number of overall misses
system.cpu34.icache.overall_misses::total       187268                       # number of overall misses
system.cpu34.icache.demand_accesses::.cpu34.inst     13677276                       # number of demand (read+write) accesses
system.cpu34.icache.demand_accesses::total     13677276                       # number of demand (read+write) accesses
system.cpu34.icache.overall_accesses::.cpu34.inst     13677276                       # number of overall (read+write) accesses
system.cpu34.icache.overall_accesses::total     13677276                       # number of overall (read+write) accesses
system.cpu34.icache.demand_miss_rate::.cpu34.inst     0.013692                       # miss rate for demand accesses
system.cpu34.icache.demand_miss_rate::total     0.013692                       # miss rate for demand accesses
system.cpu34.icache.overall_miss_rate::.cpu34.inst     0.013692                       # miss rate for overall accesses
system.cpu34.icache.overall_miss_rate::total     0.013692                       # miss rate for overall accesses
system.cpu34.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu34.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu34.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu34.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu34.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu34.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu34.icache.writebacks::.writebacks       186744                       # number of writebacks
system.cpu34.icache.writebacks::total          186744                       # number of writebacks
system.cpu34.icache.replacements               186744                       # number of replacements
system.cpu34.icache.ReadReq_hits::.cpu34.inst     13490008                       # number of ReadReq hits
system.cpu34.icache.ReadReq_hits::total      13490008                       # number of ReadReq hits
system.cpu34.icache.ReadReq_misses::.cpu34.inst       187268                       # number of ReadReq misses
system.cpu34.icache.ReadReq_misses::total       187268                       # number of ReadReq misses
system.cpu34.icache.ReadReq_accesses::.cpu34.inst     13677276                       # number of ReadReq accesses(hits+misses)
system.cpu34.icache.ReadReq_accesses::total     13677276                       # number of ReadReq accesses(hits+misses)
system.cpu34.icache.ReadReq_miss_rate::.cpu34.inst     0.013692                       # miss rate for ReadReq accesses
system.cpu34.icache.ReadReq_miss_rate::total     0.013692                       # miss rate for ReadReq accesses
system.cpu34.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.tags.tagsinuse         256.673744                       # Cycle average of tags in use
system.cpu34.icache.tags.total_refs          13677276                       # Total number of references to valid blocks.
system.cpu34.icache.tags.sampled_refs          187268                       # Sample count of references to valid blocks.
system.cpu34.icache.tags.avg_refs           73.035842                       # Average number of references to valid blocks.
system.cpu34.icache.tags.warmup_cycle    3487555526568                       # Cycle when the warmup percentage was hit.
system.cpu34.icache.tags.occ_blocks::.cpu34.inst   256.673744                       # Average occupied blocks per requestor
system.cpu34.icache.tags.occ_percent::.cpu34.inst     0.501316                       # Average percentage of cache occupancy
system.cpu34.icache.tags.occ_percent::total     0.501316                       # Average percentage of cache occupancy
system.cpu34.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu34.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu34.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu34.icache.tags.tag_accesses        27541820                       # Number of tag accesses
system.cpu34.icache.tags.data_accesses       27541820                       # Number of data accesses
system.cpu34.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.demand_hits::.cpu34.data      4958201                       # number of demand (read+write) hits
system.cpu34.dcache.demand_hits::total        4958201                       # number of demand (read+write) hits
system.cpu34.dcache.overall_hits::.cpu34.data      5004278                       # number of overall hits
system.cpu34.dcache.overall_hits::total       5004278                       # number of overall hits
system.cpu34.dcache.demand_misses::.cpu34.data       141837                       # number of demand (read+write) misses
system.cpu34.dcache.demand_misses::total       141837                       # number of demand (read+write) misses
system.cpu34.dcache.overall_misses::.cpu34.data       149653                       # number of overall misses
system.cpu34.dcache.overall_misses::total       149653                       # number of overall misses
system.cpu34.dcache.demand_accesses::.cpu34.data      5100038                       # number of demand (read+write) accesses
system.cpu34.dcache.demand_accesses::total      5100038                       # number of demand (read+write) accesses
system.cpu34.dcache.overall_accesses::.cpu34.data      5153931                       # number of overall (read+write) accesses
system.cpu34.dcache.overall_accesses::total      5153931                       # number of overall (read+write) accesses
system.cpu34.dcache.demand_miss_rate::.cpu34.data     0.027811                       # miss rate for demand accesses
system.cpu34.dcache.demand_miss_rate::total     0.027811                       # miss rate for demand accesses
system.cpu34.dcache.overall_miss_rate::.cpu34.data     0.029037                       # miss rate for overall accesses
system.cpu34.dcache.overall_miss_rate::total     0.029037                       # miss rate for overall accesses
system.cpu34.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu34.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu34.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu34.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu34.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu34.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu34.dcache.writebacks::.writebacks        48843                       # number of writebacks
system.cpu34.dcache.writebacks::total           48843                       # number of writebacks
system.cpu34.dcache.replacements               120288                       # number of replacements
system.cpu34.dcache.ReadReq_hits::.cpu34.data      3035986                       # number of ReadReq hits
system.cpu34.dcache.ReadReq_hits::total       3035986                       # number of ReadReq hits
system.cpu34.dcache.ReadReq_misses::.cpu34.data       100172                       # number of ReadReq misses
system.cpu34.dcache.ReadReq_misses::total       100172                       # number of ReadReq misses
system.cpu34.dcache.ReadReq_accesses::.cpu34.data      3136158                       # number of ReadReq accesses(hits+misses)
system.cpu34.dcache.ReadReq_accesses::total      3136158                       # number of ReadReq accesses(hits+misses)
system.cpu34.dcache.ReadReq_miss_rate::.cpu34.data     0.031941                       # miss rate for ReadReq accesses
system.cpu34.dcache.ReadReq_miss_rate::total     0.031941                       # miss rate for ReadReq accesses
system.cpu34.dcache.WriteReq_hits::.cpu34.data      1921220                       # number of WriteReq hits
system.cpu34.dcache.WriteReq_hits::total      1921220                       # number of WriteReq hits
system.cpu34.dcache.WriteReq_misses::.cpu34.data        28611                       # number of WriteReq misses
system.cpu34.dcache.WriteReq_misses::total        28611                       # number of WriteReq misses
system.cpu34.dcache.WriteReq_accesses::.cpu34.data      1949831                       # number of WriteReq accesses(hits+misses)
system.cpu34.dcache.WriteReq_accesses::total      1949831                       # number of WriteReq accesses(hits+misses)
system.cpu34.dcache.WriteReq_miss_rate::.cpu34.data     0.014674                       # miss rate for WriteReq accesses
system.cpu34.dcache.WriteReq_miss_rate::total     0.014674                       # miss rate for WriteReq accesses
system.cpu34.dcache.SoftPFReq_hits::.cpu34.data          286                       # number of SoftPFReq hits
system.cpu34.dcache.SoftPFReq_hits::total          286                       # number of SoftPFReq hits
system.cpu34.dcache.SoftPFReq_misses::.cpu34.data          762                       # number of SoftPFReq misses
system.cpu34.dcache.SoftPFReq_misses::total          762                       # number of SoftPFReq misses
system.cpu34.dcache.SoftPFReq_accesses::.cpu34.data         1048                       # number of SoftPFReq accesses(hits+misses)
system.cpu34.dcache.SoftPFReq_accesses::total         1048                       # number of SoftPFReq accesses(hits+misses)
system.cpu34.dcache.SoftPFReq_miss_rate::.cpu34.data     0.727099                       # miss rate for SoftPFReq accesses
system.cpu34.dcache.SoftPFReq_miss_rate::total     0.727099                       # miss rate for SoftPFReq accesses
system.cpu34.dcache.SoftPFExReq_hits::.cpu34.data        45791                       # number of SoftPFExReq hits
system.cpu34.dcache.SoftPFExReq_hits::total        45791                       # number of SoftPFExReq hits
system.cpu34.dcache.SoftPFExReq_misses::.cpu34.data         7054                       # number of SoftPFExReq misses
system.cpu34.dcache.SoftPFExReq_misses::total         7054                       # number of SoftPFExReq misses
system.cpu34.dcache.SoftPFExReq_accesses::.cpu34.data        52845                       # number of SoftPFExReq accesses(hits+misses)
system.cpu34.dcache.SoftPFExReq_accesses::total        52845                       # number of SoftPFExReq accesses(hits+misses)
system.cpu34.dcache.SoftPFExReq_miss_rate::.cpu34.data     0.133485                       # miss rate for SoftPFExReq accesses
system.cpu34.dcache.SoftPFExReq_miss_rate::total     0.133485                       # miss rate for SoftPFExReq accesses
system.cpu34.dcache.WriteLineReq_hits::.cpu34.data          995                       # number of WriteLineReq hits
system.cpu34.dcache.WriteLineReq_hits::total          995                       # number of WriteLineReq hits
system.cpu34.dcache.WriteLineReq_misses::.cpu34.data        13054                       # number of WriteLineReq misses
system.cpu34.dcache.WriteLineReq_misses::total        13054                       # number of WriteLineReq misses
system.cpu34.dcache.WriteLineReq_accesses::.cpu34.data        14049                       # number of WriteLineReq accesses(hits+misses)
system.cpu34.dcache.WriteLineReq_accesses::total        14049                       # number of WriteLineReq accesses(hits+misses)
system.cpu34.dcache.WriteLineReq_miss_rate::.cpu34.data     0.929176                       # miss rate for WriteLineReq accesses
system.cpu34.dcache.WriteLineReq_miss_rate::total     0.929176                       # miss rate for WriteLineReq accesses
system.cpu34.dcache.LoadLockedReq_hits::.cpu34.data        55136                       # number of LoadLockedReq hits
system.cpu34.dcache.LoadLockedReq_hits::total        55136                       # number of LoadLockedReq hits
system.cpu34.dcache.LoadLockedReq_misses::.cpu34.data         1394                       # number of LoadLockedReq misses
system.cpu34.dcache.LoadLockedReq_misses::total         1394                       # number of LoadLockedReq misses
system.cpu34.dcache.LoadLockedReq_accesses::.cpu34.data        56530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu34.dcache.LoadLockedReq_accesses::total        56530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu34.dcache.LoadLockedReq_miss_rate::.cpu34.data     0.024659                       # miss rate for LoadLockedReq accesses
system.cpu34.dcache.LoadLockedReq_miss_rate::total     0.024659                       # miss rate for LoadLockedReq accesses
system.cpu34.dcache.StoreCondReq_hits::.cpu34.data        54924                       # number of StoreCondReq hits
system.cpu34.dcache.StoreCondReq_hits::total        54924                       # number of StoreCondReq hits
system.cpu34.dcache.StoreCondReq_misses::.cpu34.data          161                       # number of StoreCondReq misses
system.cpu34.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu34.dcache.StoreCondReq_accesses::.cpu34.data        55085                       # number of StoreCondReq accesses(hits+misses)
system.cpu34.dcache.StoreCondReq_accesses::total        55085                       # number of StoreCondReq accesses(hits+misses)
system.cpu34.dcache.StoreCondReq_miss_rate::.cpu34.data     0.002923                       # miss rate for StoreCondReq accesses
system.cpu34.dcache.StoreCondReq_miss_rate::total     0.002923                       # miss rate for StoreCondReq accesses
system.cpu34.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.tags.tagsinuse         365.542561                       # Cycle average of tags in use
system.cpu34.dcache.tags.total_refs           5280048                       # Total number of references to valid blocks.
system.cpu34.dcache.tags.sampled_refs          139089                       # Sample count of references to valid blocks.
system.cpu34.dcache.tags.avg_refs           37.961650                       # Average number of references to valid blocks.
system.cpu34.dcache.tags.warmup_cycle    3487555554348                       # Cycle when the warmup percentage was hit.
system.cpu34.dcache.tags.occ_blocks::.cpu34.data   365.542561                       # Average occupied blocks per requestor
system.cpu34.dcache.tags.occ_percent::.cpu34.data     0.356975                       # Average percentage of cache occupancy
system.cpu34.dcache.tags.occ_percent::total     0.356975                       # Average percentage of cache occupancy
system.cpu34.dcache.tags.occ_task_id_blocks::1024          690                       # Occupied blocks per task id
system.cpu34.dcache.tags.age_task_id_blocks_1024::4          690                       # Occupied blocks per task id
system.cpu34.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu34.dcache.tags.tag_accesses        10709737                       # Number of tag accesses
system.cpu34.dcache.tags.data_accesses       10709737                       # Number of data accesses
system.cpu35.numPwrStateTransitions              3437                       # Number of power state transitions
system.cpu35.pwrStateClkGateDist::samples         1697                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::mean   4099345348.532115                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::stdev  58754143214.070808                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::1000-5e+10         1687     99.41%     99.41% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::5e+10-1e+11            5      0.29%     99.71% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.76% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::total          1697                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateResidencyTicks::ON  124740793501                       # Cumulative time (in ticks) in various power states
system.cpu35.pwrStateResidencyTicks::CLK_GATED 6956589056459                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.demand_hits::.cpu35.inst     18901384                       # number of demand (read+write) hits
system.cpu35.icache.demand_hits::total       18901384                       # number of demand (read+write) hits
system.cpu35.icache.overall_hits::.cpu35.inst     18901384                       # number of overall hits
system.cpu35.icache.overall_hits::total      18901384                       # number of overall hits
system.cpu35.icache.demand_misses::.cpu35.inst       261622                       # number of demand (read+write) misses
system.cpu35.icache.demand_misses::total       261622                       # number of demand (read+write) misses
system.cpu35.icache.overall_misses::.cpu35.inst       261622                       # number of overall misses
system.cpu35.icache.overall_misses::total       261622                       # number of overall misses
system.cpu35.icache.demand_accesses::.cpu35.inst     19163006                       # number of demand (read+write) accesses
system.cpu35.icache.demand_accesses::total     19163006                       # number of demand (read+write) accesses
system.cpu35.icache.overall_accesses::.cpu35.inst     19163006                       # number of overall (read+write) accesses
system.cpu35.icache.overall_accesses::total     19163006                       # number of overall (read+write) accesses
system.cpu35.icache.demand_miss_rate::.cpu35.inst     0.013652                       # miss rate for demand accesses
system.cpu35.icache.demand_miss_rate::total     0.013652                       # miss rate for demand accesses
system.cpu35.icache.overall_miss_rate::.cpu35.inst     0.013652                       # miss rate for overall accesses
system.cpu35.icache.overall_miss_rate::total     0.013652                       # miss rate for overall accesses
system.cpu35.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu35.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu35.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu35.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu35.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu35.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu35.icache.writebacks::.writebacks       261098                       # number of writebacks
system.cpu35.icache.writebacks::total          261098                       # number of writebacks
system.cpu35.icache.replacements               261098                       # number of replacements
system.cpu35.icache.ReadReq_hits::.cpu35.inst     18901384                       # number of ReadReq hits
system.cpu35.icache.ReadReq_hits::total      18901384                       # number of ReadReq hits
system.cpu35.icache.ReadReq_misses::.cpu35.inst       261622                       # number of ReadReq misses
system.cpu35.icache.ReadReq_misses::total       261622                       # number of ReadReq misses
system.cpu35.icache.ReadReq_accesses::.cpu35.inst     19163006                       # number of ReadReq accesses(hits+misses)
system.cpu35.icache.ReadReq_accesses::total     19163006                       # number of ReadReq accesses(hits+misses)
system.cpu35.icache.ReadReq_miss_rate::.cpu35.inst     0.013652                       # miss rate for ReadReq accesses
system.cpu35.icache.ReadReq_miss_rate::total     0.013652                       # miss rate for ReadReq accesses
system.cpu35.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.tags.tagsinuse         254.435367                       # Cycle average of tags in use
system.cpu35.icache.tags.total_refs          19163006                       # Total number of references to valid blocks.
system.cpu35.icache.tags.sampled_refs          261622                       # Sample count of references to valid blocks.
system.cpu35.icache.tags.avg_refs           73.246921                       # Average number of references to valid blocks.
system.cpu35.icache.tags.warmup_cycle    3519807234276                       # Cycle when the warmup percentage was hit.
system.cpu35.icache.tags.occ_blocks::.cpu35.inst   254.435367                       # Average occupied blocks per requestor
system.cpu35.icache.tags.occ_percent::.cpu35.inst     0.496944                       # Average percentage of cache occupancy
system.cpu35.icache.tags.occ_percent::total     0.496944                       # Average percentage of cache occupancy
system.cpu35.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu35.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu35.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu35.icache.tags.tag_accesses        38587634                       # Number of tag accesses
system.cpu35.icache.tags.data_accesses       38587634                       # Number of data accesses
system.cpu35.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.demand_hits::.cpu35.data      6908277                       # number of demand (read+write) hits
system.cpu35.dcache.demand_hits::total        6908277                       # number of demand (read+write) hits
system.cpu35.dcache.overall_hits::.cpu35.data      6978657                       # number of overall hits
system.cpu35.dcache.overall_hits::total       6978657                       # number of overall hits
system.cpu35.dcache.demand_misses::.cpu35.data       209561                       # number of demand (read+write) misses
system.cpu35.dcache.demand_misses::total       209561                       # number of demand (read+write) misses
system.cpu35.dcache.overall_misses::.cpu35.data       220592                       # number of overall misses
system.cpu35.dcache.overall_misses::total       220592                       # number of overall misses
system.cpu35.dcache.demand_accesses::.cpu35.data      7117838                       # number of demand (read+write) accesses
system.cpu35.dcache.demand_accesses::total      7117838                       # number of demand (read+write) accesses
system.cpu35.dcache.overall_accesses::.cpu35.data      7199249                       # number of overall (read+write) accesses
system.cpu35.dcache.overall_accesses::total      7199249                       # number of overall (read+write) accesses
system.cpu35.dcache.demand_miss_rate::.cpu35.data     0.029442                       # miss rate for demand accesses
system.cpu35.dcache.demand_miss_rate::total     0.029442                       # miss rate for demand accesses
system.cpu35.dcache.overall_miss_rate::.cpu35.data     0.030641                       # miss rate for overall accesses
system.cpu35.dcache.overall_miss_rate::total     0.030641                       # miss rate for overall accesses
system.cpu35.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu35.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu35.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu35.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu35.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu35.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu35.dcache.writebacks::.writebacks        81835                       # number of writebacks
system.cpu35.dcache.writebacks::total           81835                       # number of writebacks
system.cpu35.dcache.replacements               183407                       # number of replacements
system.cpu35.dcache.ReadReq_hits::.cpu35.data      4178513                       # number of ReadReq hits
system.cpu35.dcache.ReadReq_hits::total       4178513                       # number of ReadReq hits
system.cpu35.dcache.ReadReq_misses::.cpu35.data       144006                       # number of ReadReq misses
system.cpu35.dcache.ReadReq_misses::total       144006                       # number of ReadReq misses
system.cpu35.dcache.ReadReq_accesses::.cpu35.data      4322519                       # number of ReadReq accesses(hits+misses)
system.cpu35.dcache.ReadReq_accesses::total      4322519                       # number of ReadReq accesses(hits+misses)
system.cpu35.dcache.ReadReq_miss_rate::.cpu35.data     0.033315                       # miss rate for ReadReq accesses
system.cpu35.dcache.ReadReq_miss_rate::total     0.033315                       # miss rate for ReadReq accesses
system.cpu35.dcache.WriteReq_hits::.cpu35.data      2727729                       # number of WriteReq hits
system.cpu35.dcache.WriteReq_hits::total      2727729                       # number of WriteReq hits
system.cpu35.dcache.WriteReq_misses::.cpu35.data        44223                       # number of WriteReq misses
system.cpu35.dcache.WriteReq_misses::total        44223                       # number of WriteReq misses
system.cpu35.dcache.WriteReq_accesses::.cpu35.data      2771952                       # number of WriteReq accesses(hits+misses)
system.cpu35.dcache.WriteReq_accesses::total      2771952                       # number of WriteReq accesses(hits+misses)
system.cpu35.dcache.WriteReq_miss_rate::.cpu35.data     0.015954                       # miss rate for WriteReq accesses
system.cpu35.dcache.WriteReq_miss_rate::total     0.015954                       # miss rate for WriteReq accesses
system.cpu35.dcache.SoftPFReq_hits::.cpu35.data          590                       # number of SoftPFReq hits
system.cpu35.dcache.SoftPFReq_hits::total          590                       # number of SoftPFReq hits
system.cpu35.dcache.SoftPFReq_misses::.cpu35.data         1378                       # number of SoftPFReq misses
system.cpu35.dcache.SoftPFReq_misses::total         1378                       # number of SoftPFReq misses
system.cpu35.dcache.SoftPFReq_accesses::.cpu35.data         1968                       # number of SoftPFReq accesses(hits+misses)
system.cpu35.dcache.SoftPFReq_accesses::total         1968                       # number of SoftPFReq accesses(hits+misses)
system.cpu35.dcache.SoftPFReq_miss_rate::.cpu35.data     0.700203                       # miss rate for SoftPFReq accesses
system.cpu35.dcache.SoftPFReq_miss_rate::total     0.700203                       # miss rate for SoftPFReq accesses
system.cpu35.dcache.SoftPFExReq_hits::.cpu35.data        69790                       # number of SoftPFExReq hits
system.cpu35.dcache.SoftPFExReq_hits::total        69790                       # number of SoftPFExReq hits
system.cpu35.dcache.SoftPFExReq_misses::.cpu35.data         9653                       # number of SoftPFExReq misses
system.cpu35.dcache.SoftPFExReq_misses::total         9653                       # number of SoftPFExReq misses
system.cpu35.dcache.SoftPFExReq_accesses::.cpu35.data        79443                       # number of SoftPFExReq accesses(hits+misses)
system.cpu35.dcache.SoftPFExReq_accesses::total        79443                       # number of SoftPFExReq accesses(hits+misses)
system.cpu35.dcache.SoftPFExReq_miss_rate::.cpu35.data     0.121509                       # miss rate for SoftPFExReq accesses
system.cpu35.dcache.SoftPFExReq_miss_rate::total     0.121509                       # miss rate for SoftPFExReq accesses
system.cpu35.dcache.WriteLineReq_hits::.cpu35.data         2035                       # number of WriteLineReq hits
system.cpu35.dcache.WriteLineReq_hits::total         2035                       # number of WriteLineReq hits
system.cpu35.dcache.WriteLineReq_misses::.cpu35.data        21332                       # number of WriteLineReq misses
system.cpu35.dcache.WriteLineReq_misses::total        21332                       # number of WriteLineReq misses
system.cpu35.dcache.WriteLineReq_accesses::.cpu35.data        23367                       # number of WriteLineReq accesses(hits+misses)
system.cpu35.dcache.WriteLineReq_accesses::total        23367                       # number of WriteLineReq accesses(hits+misses)
system.cpu35.dcache.WriteLineReq_miss_rate::.cpu35.data     0.912911                       # miss rate for WriteLineReq accesses
system.cpu35.dcache.WriteLineReq_miss_rate::total     0.912911                       # miss rate for WriteLineReq accesses
system.cpu35.dcache.LoadLockedReq_hits::.cpu35.data        87221                       # number of LoadLockedReq hits
system.cpu35.dcache.LoadLockedReq_hits::total        87221                       # number of LoadLockedReq hits
system.cpu35.dcache.LoadLockedReq_misses::.cpu35.data         1595                       # number of LoadLockedReq misses
system.cpu35.dcache.LoadLockedReq_misses::total         1595                       # number of LoadLockedReq misses
system.cpu35.dcache.LoadLockedReq_accesses::.cpu35.data        88816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu35.dcache.LoadLockedReq_accesses::total        88816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu35.dcache.LoadLockedReq_miss_rate::.cpu35.data     0.017958                       # miss rate for LoadLockedReq accesses
system.cpu35.dcache.LoadLockedReq_miss_rate::total     0.017958                       # miss rate for LoadLockedReq accesses
system.cpu35.dcache.StoreCondReq_hits::.cpu35.data        87067                       # number of StoreCondReq hits
system.cpu35.dcache.StoreCondReq_hits::total        87067                       # number of StoreCondReq hits
system.cpu35.dcache.StoreCondReq_misses::.cpu35.data          194                       # number of StoreCondReq misses
system.cpu35.dcache.StoreCondReq_misses::total          194                       # number of StoreCondReq misses
system.cpu35.dcache.StoreCondReq_accesses::.cpu35.data        87261                       # number of StoreCondReq accesses(hits+misses)
system.cpu35.dcache.StoreCondReq_accesses::total        87261                       # number of StoreCondReq accesses(hits+misses)
system.cpu35.dcache.StoreCondReq_miss_rate::.cpu35.data     0.002223                       # miss rate for StoreCondReq accesses
system.cpu35.dcache.StoreCondReq_miss_rate::total     0.002223                       # miss rate for StoreCondReq accesses
system.cpu35.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.tags.tagsinuse         371.783841                       # Cycle average of tags in use
system.cpu35.dcache.tags.total_refs           7400885                       # Total number of references to valid blocks.
system.cpu35.dcache.tags.sampled_refs          204863                       # Sample count of references to valid blocks.
system.cpu35.dcache.tags.avg_refs           36.126021                       # Average number of references to valid blocks.
system.cpu35.dcache.tags.warmup_cycle    3519807262056                       # Cycle when the warmup percentage was hit.
system.cpu35.dcache.tags.occ_blocks::.cpu35.data   371.783841                       # Average occupied blocks per requestor
system.cpu35.dcache.tags.occ_percent::.cpu35.data     0.363070                       # Average percentage of cache occupancy
system.cpu35.dcache.tags.occ_percent::total     0.363070                       # Average percentage of cache occupancy
system.cpu35.dcache.tags.occ_task_id_blocks::1024          688                       # Occupied blocks per task id
system.cpu35.dcache.tags.age_task_id_blocks_1024::4          688                       # Occupied blocks per task id
system.cpu35.dcache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu35.dcache.tags.tag_accesses        15006847                       # Number of tag accesses
system.cpu35.dcache.tags.data_accesses       15006847                       # Number of data accesses
system.cpu32.numPwrStateTransitions              3482                       # Number of power state transitions
system.cpu32.pwrStateClkGateDist::samples         1718                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::mean   4091581001.342258                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::stdev  58840916276.399780                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::1000-5e+10         1709     99.48%     99.48% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::5e+10-1e+11            3      0.17%     99.65% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.71% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::2.5e+11-3e+11            2      0.12%     99.83% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::total          1718                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateResidencyTicks::ON   51993689654                       # Cumulative time (in ticks) in various power states
system.cpu32.pwrStateResidencyTicks::CLK_GATED 7029336160306                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.demand_hits::.cpu32.inst      7816014                       # number of demand (read+write) hits
system.cpu32.icache.demand_hits::total        7816014                       # number of demand (read+write) hits
system.cpu32.icache.overall_hits::.cpu32.inst      7816014                       # number of overall hits
system.cpu32.icache.overall_hits::total       7816014                       # number of overall hits
system.cpu32.icache.demand_misses::.cpu32.inst        99246                       # number of demand (read+write) misses
system.cpu32.icache.demand_misses::total        99246                       # number of demand (read+write) misses
system.cpu32.icache.overall_misses::.cpu32.inst        99246                       # number of overall misses
system.cpu32.icache.overall_misses::total        99246                       # number of overall misses
system.cpu32.icache.demand_accesses::.cpu32.inst      7915260                       # number of demand (read+write) accesses
system.cpu32.icache.demand_accesses::total      7915260                       # number of demand (read+write) accesses
system.cpu32.icache.overall_accesses::.cpu32.inst      7915260                       # number of overall (read+write) accesses
system.cpu32.icache.overall_accesses::total      7915260                       # number of overall (read+write) accesses
system.cpu32.icache.demand_miss_rate::.cpu32.inst     0.012539                       # miss rate for demand accesses
system.cpu32.icache.demand_miss_rate::total     0.012539                       # miss rate for demand accesses
system.cpu32.icache.overall_miss_rate::.cpu32.inst     0.012539                       # miss rate for overall accesses
system.cpu32.icache.overall_miss_rate::total     0.012539                       # miss rate for overall accesses
system.cpu32.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu32.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu32.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu32.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu32.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu32.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu32.icache.writebacks::.writebacks        98722                       # number of writebacks
system.cpu32.icache.writebacks::total           98722                       # number of writebacks
system.cpu32.icache.replacements                98722                       # number of replacements
system.cpu32.icache.ReadReq_hits::.cpu32.inst      7816014                       # number of ReadReq hits
system.cpu32.icache.ReadReq_hits::total       7816014                       # number of ReadReq hits
system.cpu32.icache.ReadReq_misses::.cpu32.inst        99246                       # number of ReadReq misses
system.cpu32.icache.ReadReq_misses::total        99246                       # number of ReadReq misses
system.cpu32.icache.ReadReq_accesses::.cpu32.inst      7915260                       # number of ReadReq accesses(hits+misses)
system.cpu32.icache.ReadReq_accesses::total      7915260                       # number of ReadReq accesses(hits+misses)
system.cpu32.icache.ReadReq_miss_rate::.cpu32.inst     0.012539                       # miss rate for ReadReq accesses
system.cpu32.icache.ReadReq_miss_rate::total     0.012539                       # miss rate for ReadReq accesses
system.cpu32.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.tags.tagsinuse         261.148832                       # Cycle average of tags in use
system.cpu32.icache.tags.total_refs           7915260                       # Total number of references to valid blocks.
system.cpu32.icache.tags.sampled_refs           99246                       # Sample count of references to valid blocks.
system.cpu32.icache.tags.avg_refs           79.753945                       # Average number of references to valid blocks.
system.cpu32.icache.tags.warmup_cycle    3423052127820                       # Cycle when the warmup percentage was hit.
system.cpu32.icache.tags.occ_blocks::.cpu32.inst   261.148832                       # Average occupied blocks per requestor
system.cpu32.icache.tags.occ_percent::.cpu32.inst     0.510056                       # Average percentage of cache occupancy
system.cpu32.icache.tags.occ_percent::total     0.510056                       # Average percentage of cache occupancy
system.cpu32.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu32.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu32.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu32.icache.tags.tag_accesses        15929766                       # Number of tag accesses
system.cpu32.icache.tags.data_accesses       15929766                       # Number of data accesses
system.cpu32.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.demand_hits::.cpu32.data      2977707                       # number of demand (read+write) hits
system.cpu32.dcache.demand_hits::total        2977707                       # number of demand (read+write) hits
system.cpu32.dcache.overall_hits::.cpu32.data      2994437                       # number of overall hits
system.cpu32.dcache.overall_hits::total       2994437                       # number of overall hits
system.cpu32.dcache.demand_misses::.cpu32.data        52844                       # number of demand (read+write) misses
system.cpu32.dcache.demand_misses::total        52844                       # number of demand (read+write) misses
system.cpu32.dcache.overall_misses::.cpu32.data        56990                       # number of overall misses
system.cpu32.dcache.overall_misses::total        56990                       # number of overall misses
system.cpu32.dcache.demand_accesses::.cpu32.data      3030551                       # number of demand (read+write) accesses
system.cpu32.dcache.demand_accesses::total      3030551                       # number of demand (read+write) accesses
system.cpu32.dcache.overall_accesses::.cpu32.data      3051427                       # number of overall (read+write) accesses
system.cpu32.dcache.overall_accesses::total      3051427                       # number of overall (read+write) accesses
system.cpu32.dcache.demand_miss_rate::.cpu32.data     0.017437                       # miss rate for demand accesses
system.cpu32.dcache.demand_miss_rate::total     0.017437                       # miss rate for demand accesses
system.cpu32.dcache.overall_miss_rate::.cpu32.data     0.018677                       # miss rate for overall accesses
system.cpu32.dcache.overall_miss_rate::total     0.018677                       # miss rate for overall accesses
system.cpu32.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu32.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu32.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu32.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu32.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu32.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu32.dcache.writebacks::.writebacks        14634                       # number of writebacks
system.cpu32.dcache.writebacks::total           14634                       # number of writebacks
system.cpu32.dcache.replacements                36934                       # number of replacements
system.cpu32.dcache.ReadReq_hits::.cpu32.data      1858435                       # number of ReadReq hits
system.cpu32.dcache.ReadReq_hits::total       1858435                       # number of ReadReq hits
system.cpu32.dcache.ReadReq_misses::.cpu32.data        40286                       # number of ReadReq misses
system.cpu32.dcache.ReadReq_misses::total        40286                       # number of ReadReq misses
system.cpu32.dcache.ReadReq_accesses::.cpu32.data      1898721                       # number of ReadReq accesses(hits+misses)
system.cpu32.dcache.ReadReq_accesses::total      1898721                       # number of ReadReq accesses(hits+misses)
system.cpu32.dcache.ReadReq_miss_rate::.cpu32.data     0.021217                       # miss rate for ReadReq accesses
system.cpu32.dcache.ReadReq_miss_rate::total     0.021217                       # miss rate for ReadReq accesses
system.cpu32.dcache.WriteReq_hits::.cpu32.data      1119004                       # number of WriteReq hits
system.cpu32.dcache.WriteReq_hits::total      1119004                       # number of WriteReq hits
system.cpu32.dcache.WriteReq_misses::.cpu32.data        10310                       # number of WriteReq misses
system.cpu32.dcache.WriteReq_misses::total        10310                       # number of WriteReq misses
system.cpu32.dcache.WriteReq_accesses::.cpu32.data      1129314                       # number of WriteReq accesses(hits+misses)
system.cpu32.dcache.WriteReq_accesses::total      1129314                       # number of WriteReq accesses(hits+misses)
system.cpu32.dcache.WriteReq_miss_rate::.cpu32.data     0.009129                       # miss rate for WriteReq accesses
system.cpu32.dcache.WriteReq_miss_rate::total     0.009129                       # miss rate for WriteReq accesses
system.cpu32.dcache.SoftPFReq_hits::.cpu32.data          146                       # number of SoftPFReq hits
system.cpu32.dcache.SoftPFReq_hits::total          146                       # number of SoftPFReq hits
system.cpu32.dcache.SoftPFReq_misses::.cpu32.data          211                       # number of SoftPFReq misses
system.cpu32.dcache.SoftPFReq_misses::total          211                       # number of SoftPFReq misses
system.cpu32.dcache.SoftPFReq_accesses::.cpu32.data          357                       # number of SoftPFReq accesses(hits+misses)
system.cpu32.dcache.SoftPFReq_accesses::total          357                       # number of SoftPFReq accesses(hits+misses)
system.cpu32.dcache.SoftPFReq_miss_rate::.cpu32.data     0.591036                       # miss rate for SoftPFReq accesses
system.cpu32.dcache.SoftPFReq_miss_rate::total     0.591036                       # miss rate for SoftPFReq accesses
system.cpu32.dcache.SoftPFExReq_hits::.cpu32.data        16584                       # number of SoftPFExReq hits
system.cpu32.dcache.SoftPFExReq_hits::total        16584                       # number of SoftPFExReq hits
system.cpu32.dcache.SoftPFExReq_misses::.cpu32.data         3935                       # number of SoftPFExReq misses
system.cpu32.dcache.SoftPFExReq_misses::total         3935                       # number of SoftPFExReq misses
system.cpu32.dcache.SoftPFExReq_accesses::.cpu32.data        20519                       # number of SoftPFExReq accesses(hits+misses)
system.cpu32.dcache.SoftPFExReq_accesses::total        20519                       # number of SoftPFExReq accesses(hits+misses)
system.cpu32.dcache.SoftPFExReq_miss_rate::.cpu32.data     0.191773                       # miss rate for SoftPFExReq accesses
system.cpu32.dcache.SoftPFExReq_miss_rate::total     0.191773                       # miss rate for SoftPFExReq accesses
system.cpu32.dcache.WriteLineReq_hits::.cpu32.data          268                       # number of WriteLineReq hits
system.cpu32.dcache.WriteLineReq_hits::total          268                       # number of WriteLineReq hits
system.cpu32.dcache.WriteLineReq_misses::.cpu32.data         2248                       # number of WriteLineReq misses
system.cpu32.dcache.WriteLineReq_misses::total         2248                       # number of WriteLineReq misses
system.cpu32.dcache.WriteLineReq_accesses::.cpu32.data         2516                       # number of WriteLineReq accesses(hits+misses)
system.cpu32.dcache.WriteLineReq_accesses::total         2516                       # number of WriteLineReq accesses(hits+misses)
system.cpu32.dcache.WriteLineReq_miss_rate::.cpu32.data     0.893482                       # miss rate for WriteLineReq accesses
system.cpu32.dcache.WriteLineReq_miss_rate::total     0.893482                       # miss rate for WriteLineReq accesses
system.cpu32.dcache.LoadLockedReq_hits::.cpu32.data        21987                       # number of LoadLockedReq hits
system.cpu32.dcache.LoadLockedReq_hits::total        21987                       # number of LoadLockedReq hits
system.cpu32.dcache.LoadLockedReq_misses::.cpu32.data         1369                       # number of LoadLockedReq misses
system.cpu32.dcache.LoadLockedReq_misses::total         1369                       # number of LoadLockedReq misses
system.cpu32.dcache.LoadLockedReq_accesses::.cpu32.data        23356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu32.dcache.LoadLockedReq_accesses::total        23356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu32.dcache.LoadLockedReq_miss_rate::.cpu32.data     0.058614                       # miss rate for LoadLockedReq accesses
system.cpu32.dcache.LoadLockedReq_miss_rate::total     0.058614                       # miss rate for LoadLockedReq accesses
system.cpu32.dcache.StoreCondReq_hits::.cpu32.data        21576                       # number of StoreCondReq hits
system.cpu32.dcache.StoreCondReq_hits::total        21576                       # number of StoreCondReq hits
system.cpu32.dcache.StoreCondReq_misses::.cpu32.data          131                       # number of StoreCondReq misses
system.cpu32.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu32.dcache.StoreCondReq_accesses::.cpu32.data        21707                       # number of StoreCondReq accesses(hits+misses)
system.cpu32.dcache.StoreCondReq_accesses::total        21707                       # number of StoreCondReq accesses(hits+misses)
system.cpu32.dcache.StoreCondReq_miss_rate::.cpu32.data     0.006035                       # miss rate for StoreCondReq accesses
system.cpu32.dcache.StoreCondReq_miss_rate::total     0.006035                       # miss rate for StoreCondReq accesses
system.cpu32.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.tags.tagsinuse         376.829825                       # Cycle average of tags in use
system.cpu32.dcache.tags.total_refs           3098601                       # Total number of references to valid blocks.
system.cpu32.dcache.tags.sampled_refs           53124                       # Sample count of references to valid blocks.
system.cpu32.dcache.tags.avg_refs           58.327705                       # Average number of references to valid blocks.
system.cpu32.dcache.tags.warmup_cycle    3423052155600                       # Cycle when the warmup percentage was hit.
system.cpu32.dcache.tags.occ_blocks::.cpu32.data   376.829825                       # Average occupied blocks per requestor
system.cpu32.dcache.tags.occ_percent::.cpu32.data     0.367998                       # Average percentage of cache occupancy
system.cpu32.dcache.tags.occ_percent::total     0.367998                       # Average percentage of cache occupancy
system.cpu32.dcache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
system.cpu32.dcache.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.cpu32.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu32.dcache.tags.tag_accesses         6256348                       # Number of tag accesses
system.cpu32.dcache.tags.data_accesses        6256348                       # Number of data accesses
system.clk_domain.clock                         10000                       # Clock period in ticks
system.cpu30.numPwrStateTransitions              3234                       # Number of power state transitions
system.cpu30.pwrStateClkGateDist::samples         1594                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::mean   4398858041.666876                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::stdev  61081942248.311104                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::1000-5e+10         1585     99.44%     99.44% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::5e+10-1e+11            3      0.19%     99.62% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.69% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::2.5e+11-3e+11            3      0.19%     99.87% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::total          1594                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateResidencyTicks::ON   69550131543                       # Cumulative time (in ticks) in various power states
system.cpu30.pwrStateResidencyTicks::CLK_GATED 7011779718417                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.demand_hits::.cpu30.inst     10519489                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total       10519489                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::.cpu30.inst     10519489                       # number of overall hits
system.cpu30.icache.overall_hits::total      10519489                       # number of overall hits
system.cpu30.icache.demand_misses::.cpu30.inst       145736                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total       145736                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::.cpu30.inst       145736                       # number of overall misses
system.cpu30.icache.overall_misses::total       145736                       # number of overall misses
system.cpu30.icache.demand_accesses::.cpu30.inst     10665225                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total     10665225                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::.cpu30.inst     10665225                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total     10665225                       # number of overall (read+write) accesses
system.cpu30.icache.demand_miss_rate::.cpu30.inst     0.013665                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.013665                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::.cpu30.inst     0.013665                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.013665                       # miss rate for overall accesses
system.cpu30.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.writebacks::.writebacks       145212                       # number of writebacks
system.cpu30.icache.writebacks::total          145212                       # number of writebacks
system.cpu30.icache.replacements               145212                       # number of replacements
system.cpu30.icache.ReadReq_hits::.cpu30.inst     10519489                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total      10519489                       # number of ReadReq hits
system.cpu30.icache.ReadReq_misses::.cpu30.inst       145736                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total       145736                       # number of ReadReq misses
system.cpu30.icache.ReadReq_accesses::.cpu30.inst     10665225                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total     10665225                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_miss_rate::.cpu30.inst     0.013665                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.013665                       # miss rate for ReadReq accesses
system.cpu30.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.tags.tagsinuse         265.623994                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs          10665225                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs          145736                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs           73.181815                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle    3358548712404                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::.cpu30.inst   265.623994                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::.cpu30.inst     0.518797                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.518797                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses        21476186                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses       21476186                       # Number of data accesses
system.cpu30.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.demand_hits::.cpu30.data      3892842                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total        3892842                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::.cpu30.data      3919534                       # number of overall hits
system.cpu30.dcache.overall_hits::total       3919534                       # number of overall hits
system.cpu30.dcache.demand_misses::.cpu30.data        89021                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total        89021                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::.cpu30.data        95247                       # number of overall misses
system.cpu30.dcache.overall_misses::total        95247                       # number of overall misses
system.cpu30.dcache.demand_accesses::.cpu30.data      3981863                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total      3981863                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::.cpu30.data      4014781                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total      4014781                       # number of overall (read+write) accesses
system.cpu30.dcache.demand_miss_rate::.cpu30.data     0.022357                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.022357                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::.cpu30.data     0.023724                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.023724                       # miss rate for overall accesses
system.cpu30.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.dcache.writebacks::.writebacks        28623                       # number of writebacks
system.cpu30.dcache.writebacks::total           28623                       # number of writebacks
system.cpu30.dcache.replacements                69260                       # number of replacements
system.cpu30.dcache.ReadReq_hits::.cpu30.data      2399939                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total       2399939                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_misses::.cpu30.data        63828                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total        63828                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_accesses::.cpu30.data      2463767                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total      2463767                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_miss_rate::.cpu30.data     0.025907                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.025907                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_hits::.cpu30.data      1492297                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total      1492297                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_misses::.cpu30.data        16845                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total        16845                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_accesses::.cpu30.data      1509142                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total      1509142                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_miss_rate::.cpu30.data     0.011162                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.011162                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_hits::.cpu30.data          250                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total          250                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_misses::.cpu30.data          413                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total          413                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_accesses::.cpu30.data          663                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total          663                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_miss_rate::.cpu30.data     0.622926                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.622926                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFExReq_hits::.cpu30.data        26442                       # number of SoftPFExReq hits
system.cpu30.dcache.SoftPFExReq_hits::total        26442                       # number of SoftPFExReq hits
system.cpu30.dcache.SoftPFExReq_misses::.cpu30.data         5813                       # number of SoftPFExReq misses
system.cpu30.dcache.SoftPFExReq_misses::total         5813                       # number of SoftPFExReq misses
system.cpu30.dcache.SoftPFExReq_accesses::.cpu30.data        32255                       # number of SoftPFExReq accesses(hits+misses)
system.cpu30.dcache.SoftPFExReq_accesses::total        32255                       # number of SoftPFExReq accesses(hits+misses)
system.cpu30.dcache.SoftPFExReq_miss_rate::.cpu30.data     0.180220                       # miss rate for SoftPFExReq accesses
system.cpu30.dcache.SoftPFExReq_miss_rate::total     0.180220                       # miss rate for SoftPFExReq accesses
system.cpu30.dcache.WriteLineReq_hits::.cpu30.data          606                       # number of WriteLineReq hits
system.cpu30.dcache.WriteLineReq_hits::total          606                       # number of WriteLineReq hits
system.cpu30.dcache.WriteLineReq_misses::.cpu30.data         8348                       # number of WriteLineReq misses
system.cpu30.dcache.WriteLineReq_misses::total         8348                       # number of WriteLineReq misses
system.cpu30.dcache.WriteLineReq_accesses::.cpu30.data         8954                       # number of WriteLineReq accesses(hits+misses)
system.cpu30.dcache.WriteLineReq_accesses::total         8954                       # number of WriteLineReq accesses(hits+misses)
system.cpu30.dcache.WriteLineReq_miss_rate::.cpu30.data     0.932321                       # miss rate for WriteLineReq accesses
system.cpu30.dcache.WriteLineReq_miss_rate::total     0.932321                       # miss rate for WriteLineReq accesses
system.cpu30.dcache.LoadLockedReq_hits::.cpu30.data        37039                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_hits::total        37039                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_misses::.cpu30.data         1334                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total         1334                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_accesses::.cpu30.data        38373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total        38373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_miss_rate::.cpu30.data     0.034764                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total     0.034764                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_hits::.cpu30.data        36783                       # number of StoreCondReq hits
system.cpu30.dcache.StoreCondReq_hits::total        36783                       # number of StoreCondReq hits
system.cpu30.dcache.StoreCondReq_misses::.cpu30.data          131                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_accesses::.cpu30.data        36914                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total        36914                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_miss_rate::.cpu30.data     0.003549                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total     0.003549                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.tags.tagsinuse         377.007182                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs           4097396                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs           86759                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           47.227331                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle    3358548740184                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::.cpu30.data   377.007182                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::.cpu30.data     0.368171                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.368171                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          677                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.661133                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses         8287123                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses        8287123                       # Number of data accesses
system.cpu31.numPwrStateTransitions              3203                       # Number of power state transitions
system.cpu31.pwrStateClkGateDist::samples         1589                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::mean   4407253825.524229                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::stdev  61509157147.122337                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::1000-5e+10         1580     99.43%     99.43% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.56% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::1e+11-1.5e+11            1      0.06%     99.62% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::2e+11-2.5e+11            2      0.13%     99.75% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::2.5e+11-3e+11            2      0.13%     99.87% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::5e+11-5.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::total          1589                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateResidencyTicks::ON   78203521202                       # Cumulative time (in ticks) in various power states
system.cpu31.pwrStateResidencyTicks::CLK_GATED 7003126328758                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.demand_hits::.cpu31.inst     11724504                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total       11724504                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::.cpu31.inst     11724504                       # number of overall hits
system.cpu31.icache.overall_hits::total      11724504                       # number of overall hits
system.cpu31.icache.demand_misses::.cpu31.inst       189054                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total       189054                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::.cpu31.inst       189054                       # number of overall misses
system.cpu31.icache.overall_misses::total       189054                       # number of overall misses
system.cpu31.icache.demand_accesses::.cpu31.inst     11913558                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total     11913558                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::.cpu31.inst     11913558                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total     11913558                       # number of overall (read+write) accesses
system.cpu31.icache.demand_miss_rate::.cpu31.inst     0.015869                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.015869                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::.cpu31.inst     0.015869                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.015869                       # miss rate for overall accesses
system.cpu31.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.writebacks::.writebacks       188530                       # number of writebacks
system.cpu31.icache.writebacks::total          188530                       # number of writebacks
system.cpu31.icache.replacements               188530                       # number of replacements
system.cpu31.icache.ReadReq_hits::.cpu31.inst     11724504                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total      11724504                       # number of ReadReq hits
system.cpu31.icache.ReadReq_misses::.cpu31.inst       189054                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total       189054                       # number of ReadReq misses
system.cpu31.icache.ReadReq_accesses::.cpu31.inst     11913558                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total     11913558                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_miss_rate::.cpu31.inst     0.015869                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.015869                       # miss rate for ReadReq accesses
system.cpu31.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.tags.tagsinuse         263.386860                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs          11913558                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs          189054                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs           63.016694                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle    3390800425668                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::.cpu31.inst   263.386860                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::.cpu31.inst     0.514427                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.514427                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses        24016170                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses       24016170                       # Number of data accesses
system.cpu31.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.demand_hits::.cpu31.data      4493803                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total        4493803                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::.cpu31.data      4520842                       # number of overall hits
system.cpu31.dcache.overall_hits::total       4520842                       # number of overall hits
system.cpu31.dcache.demand_misses::.cpu31.data        93846                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total        93846                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::.cpu31.data        99204                       # number of overall misses
system.cpu31.dcache.overall_misses::total        99204                       # number of overall misses
system.cpu31.dcache.demand_accesses::.cpu31.data      4587649                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total      4587649                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::.cpu31.data      4620046                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total      4620046                       # number of overall (read+write) accesses
system.cpu31.dcache.demand_miss_rate::.cpu31.data     0.020456                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.020456                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::.cpu31.data     0.021473                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.021473                       # miss rate for overall accesses
system.cpu31.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.writebacks::.writebacks        34041                       # number of writebacks
system.cpu31.dcache.writebacks::total           34041                       # number of writebacks
system.cpu31.dcache.replacements                77396                       # number of replacements
system.cpu31.dcache.ReadReq_hits::.cpu31.data      2725878                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total       2725878                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_misses::.cpu31.data        67329                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total        67329                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_accesses::.cpu31.data      2793207                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total      2793207                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_miss_rate::.cpu31.data     0.024105                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.024105                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_hits::.cpu31.data      1761287                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total      1761287                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_misses::.cpu31.data        19078                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total        19078                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_accesses::.cpu31.data      1780365                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total      1780365                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_miss_rate::.cpu31.data     0.010716                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.010716                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_hits::.cpu31.data          187                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total          187                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_misses::.cpu31.data          412                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total          412                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_accesses::.cpu31.data          599                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total          599                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_miss_rate::.cpu31.data     0.687813                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.687813                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFExReq_hits::.cpu31.data        26852                       # number of SoftPFExReq hits
system.cpu31.dcache.SoftPFExReq_hits::total        26852                       # number of SoftPFExReq hits
system.cpu31.dcache.SoftPFExReq_misses::.cpu31.data         4946                       # number of SoftPFExReq misses
system.cpu31.dcache.SoftPFExReq_misses::total         4946                       # number of SoftPFExReq misses
system.cpu31.dcache.SoftPFExReq_accesses::.cpu31.data        31798                       # number of SoftPFExReq accesses(hits+misses)
system.cpu31.dcache.SoftPFExReq_accesses::total        31798                       # number of SoftPFExReq accesses(hits+misses)
system.cpu31.dcache.SoftPFExReq_miss_rate::.cpu31.data     0.155544                       # miss rate for SoftPFExReq accesses
system.cpu31.dcache.SoftPFExReq_miss_rate::total     0.155544                       # miss rate for SoftPFExReq accesses
system.cpu31.dcache.WriteLineReq_hits::.cpu31.data         6638                       # number of WriteLineReq hits
system.cpu31.dcache.WriteLineReq_hits::total         6638                       # number of WriteLineReq hits
system.cpu31.dcache.WriteLineReq_misses::.cpu31.data         7439                       # number of WriteLineReq misses
system.cpu31.dcache.WriteLineReq_misses::total         7439                       # number of WriteLineReq misses
system.cpu31.dcache.WriteLineReq_accesses::.cpu31.data        14077                       # number of WriteLineReq accesses(hits+misses)
system.cpu31.dcache.WriteLineReq_accesses::total        14077                       # number of WriteLineReq accesses(hits+misses)
system.cpu31.dcache.WriteLineReq_miss_rate::.cpu31.data     0.528451                       # miss rate for WriteLineReq accesses
system.cpu31.dcache.WriteLineReq_miss_rate::total     0.528451                       # miss rate for WriteLineReq accesses
system.cpu31.dcache.LoadLockedReq_hits::.cpu31.data        37081                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total        37081                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_misses::.cpu31.data         1393                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total         1393                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_accesses::.cpu31.data        38474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total        38474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_miss_rate::.cpu31.data     0.036206                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.036206                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_hits::.cpu31.data        36898                       # number of StoreCondReq hits
system.cpu31.dcache.StoreCondReq_hits::total        36898                       # number of StoreCondReq hits
system.cpu31.dcache.StoreCondReq_misses::.cpu31.data          125                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_accesses::.cpu31.data        37023                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total        37023                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_miss_rate::.cpu31.data     0.003376                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total     0.003376                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.tags.tagsinuse         384.075181                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs           4703269                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs           92807                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           50.677955                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle    3390800453448                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::.cpu31.data   384.075181                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::.cpu31.data     0.375073                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.375073                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          647                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::4          647                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.631836                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses         9504377                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses        9504377                       # Number of data accesses
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu00.inst          100                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu00.data           44                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu01.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu01.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu02.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu02.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu03.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu03.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu04.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu04.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu05.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu05.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu06.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu06.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu07.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu07.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu08.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu08.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu09.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu09.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu10.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu10.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu11.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu11.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu12.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu12.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu13.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu13.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu14.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu14.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu15.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu15.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu16.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu16.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu17.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu17.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu18.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu18.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu19.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu19.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu20.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu20.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu21.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu21.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu22.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu22.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu23.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu23.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu24.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu24.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu25.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu25.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu26.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu26.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu27.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu27.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu28.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu28.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu29.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu29.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu30.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu30.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu31.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu31.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu32.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu32.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu33.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu33.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu34.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu34.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu35.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu35.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu36.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu36.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu37.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu37.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu38.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu38.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu39.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu39.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu40.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu40.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu41.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu41.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu42.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu42.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu43.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu43.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu44.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu44.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu45.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu45.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu46.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu46.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu47.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu47.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu48.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu48.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu49.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu49.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu50.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu50.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu51.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu51.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu52.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu52.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu53.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu53.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu54.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu54.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu55.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu55.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu56.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu56.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu57.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu57.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu58.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu58.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu59.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu59.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu60.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu60.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu61.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu61.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu62.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu62.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu63.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu63.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu64.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu64.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu00.inst          100                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu01.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu02.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu03.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu04.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu05.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu06.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu07.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu08.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu09.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu10.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu11.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu12.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu13.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu14.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu15.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu16.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu17.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu18.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu19.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu20.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu21.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu22.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu23.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu24.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu25.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu26.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu27.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu28.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu29.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu30.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu31.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu32.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu33.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu34.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu35.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu36.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu37.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu38.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu39.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu40.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu41.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu42.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu43.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu44.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu45.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu46.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu47.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu48.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu49.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu50.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu51.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu52.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu53.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu54.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu55.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu56.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu57.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu58.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu59.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu60.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu61.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu62.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu63.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu64.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5476                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu00.inst           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu00.data            6                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu01.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu01.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu02.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu02.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu03.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu03.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu04.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu04.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu05.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu05.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu06.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu06.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu07.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu07.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu08.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu08.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu09.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu09.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu10.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu10.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu11.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu11.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu12.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu12.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu13.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu13.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu14.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu14.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu15.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu15.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu16.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu16.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu17.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu17.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu18.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu18.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu19.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu19.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu20.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu20.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu21.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu21.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu22.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu22.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu23.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu23.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu24.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu24.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu25.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu25.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu26.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu26.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu27.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu27.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu28.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu28.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu29.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu29.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu30.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu30.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu31.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu31.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu32.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu32.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu33.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu33.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu34.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu34.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu35.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu35.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu36.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu36.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu37.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu37.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu38.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu38.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu39.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu39.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu40.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu40.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu41.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu41.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu42.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu42.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu43.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu43.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu44.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu44.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu45.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu45.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu46.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu46.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu47.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu47.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu48.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu48.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu49.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu49.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu50.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu50.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu51.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu51.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu52.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu52.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu53.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu53.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu54.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu54.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu55.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu55.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu56.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu56.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu57.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu57.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu58.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu58.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu59.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu59.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu60.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu60.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu61.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu61.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu62.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu62.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu63.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu63.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu64.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu64.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1567                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu00.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu00.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu01.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu01.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu02.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu02.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu03.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu03.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu04.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu04.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu05.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu05.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu06.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu06.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu07.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu07.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu08.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu08.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu09.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu09.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu10.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu10.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu11.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu11.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu12.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu12.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu13.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu13.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu14.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu14.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu15.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu15.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu16.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu16.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu17.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu17.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu18.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu18.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu19.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu19.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu20.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu20.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu21.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu21.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu22.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu22.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu23.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu23.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu24.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu24.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu25.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu25.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu26.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu26.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu27.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu27.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu28.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu28.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu29.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu29.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu30.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu30.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu31.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu31.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu32.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu32.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu33.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu33.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu34.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu34.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu35.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu35.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu36.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu36.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu37.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu37.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu38.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu38.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu39.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu39.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu40.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu40.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu41.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu41.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu42.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu42.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu43.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu43.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu44.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu44.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu45.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu45.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu46.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu46.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu47.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu47.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu48.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu48.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu49.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu49.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu50.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu50.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu51.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu51.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu52.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu52.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu53.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu53.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu54.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu54.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu55.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu55.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu56.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu56.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu57.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu57.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu58.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu58.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu59.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu59.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu60.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu60.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu61.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu61.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu62.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu62.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu63.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu63.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu64.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu64.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total            996                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu00.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu01.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu02.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu03.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu04.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu05.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu06.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu07.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu08.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu09.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu10.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu11.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu12.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu13.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu14.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu15.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu16.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu17.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu18.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu19.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu20.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu21.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu22.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu23.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu24.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu25.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu26.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu27.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu28.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu29.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu30.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu31.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu32.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu33.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu34.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu35.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu36.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu37.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu38.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu39.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu40.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu41.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu42.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu43.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu44.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu45.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu46.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu47.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu48.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu49.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu50.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu51.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu52.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu53.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu54.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu55.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu56.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu57.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu58.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu59.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu60.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu61.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu62.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu63.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu64.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total          773                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu00.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu00.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu01.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu01.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu02.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu02.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu03.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu03.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu04.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu04.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu05.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu05.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu06.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu06.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu07.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu07.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu08.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu08.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu09.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu09.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu10.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu10.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu11.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu11.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu12.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu12.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu13.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu13.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu14.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu14.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu15.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu15.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu16.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu16.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu17.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu17.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu18.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu18.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu19.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu19.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu20.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu20.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu21.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu21.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu22.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu22.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu23.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu23.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu24.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu24.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu25.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu25.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu26.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu26.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu27.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu27.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu28.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu28.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu29.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu29.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu30.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu30.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu31.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu31.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu32.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu32.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu33.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu33.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu34.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu34.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu35.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu35.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu36.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu36.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu37.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu37.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu38.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu38.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu39.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu39.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu40.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu40.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu41.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu41.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu42.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu42.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu43.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu43.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu44.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu44.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu45.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu45.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu46.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu46.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu47.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu47.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu48.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu48.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu49.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu49.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu50.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu50.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu51.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu51.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu52.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu52.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu53.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu53.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu54.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu54.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu55.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu55.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu56.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu56.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu57.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu57.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu58.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu58.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu59.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu59.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu60.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu60.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu61.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu61.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu62.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu62.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu63.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu63.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu64.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu64.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total           996                       # Total bandwidth to/from this memory (bytes/s)
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions               5140                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples         2548                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    2293801489.362245                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   46714102789.978683                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10         2544     99.84%     99.84% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::5e+10-1e+11            2      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total           2548                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   1236723655065                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED 5844606194895                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    184603243                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       184603243                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    184603243                       # number of overall hits
system.cpu8.icache.overall_hits::total      184603243                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst      3204456                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total       3204456                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst      3204456                       # number of overall misses
system.cpu8.icache.overall_misses::total      3204456                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    187807699                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    187807699                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    187807699                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    187807699                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.017062                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.017062                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.017062                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.017062                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.writebacks::.writebacks      3203932                       # number of writebacks
system.cpu8.icache.writebacks::total          3203932                       # number of writebacks
system.cpu8.icache.replacements               3203932                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    184603243                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      184603243                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst      3204456                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total      3204456                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    187807699                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    187807699                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.017062                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.017062                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          314.982180                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          187807699                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs          3204456                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs            58.608294                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     2649013170768                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   314.982180                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.615200                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.615200                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses        378819854                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses       378819854                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data     74748624                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total        74748624                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data     75014596                       # number of overall hits
system.cpu8.dcache.overall_hits::total       75014596                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      1296240                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       1296240                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      1349462                       # number of overall misses
system.cpu8.dcache.overall_misses::total      1349462                       # number of overall misses
system.cpu8.dcache.demand_accesses::.cpu08.data     76044864                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total     76044864                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data     76364058                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total     76364058                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.017046                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.017046                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.017671                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.017671                       # miss rate for overall accesses
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks       681872                       # number of writebacks
system.cpu8.dcache.writebacks::total           681872                       # number of writebacks
system.cpu8.dcache.replacements               1260789                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     41498292                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       41498292                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data       958249                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       958249                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     42456541                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     42456541                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.022570                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.022570                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_hits::.cpu08.data     33237251                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      33237251                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       226066                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       226066                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     33463317                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     33463317                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.006756                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.006756                       # miss rate for WriteReq accesses
system.cpu8.dcache.SoftPFReq_hits::.cpu08.data         4552                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_hits::total         4552                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_misses::.cpu08.data        14772                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_misses::total        14772                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_accesses::.cpu08.data        19324                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_accesses::total        19324                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_miss_rate::.cpu08.data     0.764438                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFReq_miss_rate::total     0.764438                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFExReq_hits::.cpu08.data       261420                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_hits::total       261420                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_misses::.cpu08.data        38450                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_misses::total        38450                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_accesses::.cpu08.data       299870                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_accesses::total       299870                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_miss_rate::.cpu08.data     0.128222                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.SoftPFExReq_miss_rate::total     0.128222                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.WriteLineReq_hits::.cpu08.data        13081                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_hits::total        13081                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_misses::.cpu08.data       111925                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_misses::total       111925                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_accesses::.cpu08.data       125006                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_accesses::total       125006                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_miss_rate::.cpu08.data     0.895357                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.WriteLineReq_miss_rate::total     0.895357                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       597948                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       597948                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         7159                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         7159                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       605107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       605107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.011831                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.011831                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       602100                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       602100                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data          754                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total          754                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       602854                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       602854                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.001251                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.001251                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse          485.839086                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs           77606004                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          1319748                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            58.803653                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     2649013198548                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data   485.839086                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.474452                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.474452                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        156596142                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       156596142                       # Number of data accesses
system.cpu9.numPwrStateTransitions               4547                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples         2248                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    3076963309.226423                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   51240705067.899910                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10         2239     99.60%     99.60% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::5e+10-1e+11            3      0.13%     99.73% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.78% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.82% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::4.5e+11-5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total           2248                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   164316330819                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED 6917013519141                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst     24800644                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total        24800644                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst     24800644                       # number of overall hits
system.cpu9.icache.overall_hits::total       24800644                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst       336411                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total        336411                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst       336411                       # number of overall misses
system.cpu9.icache.overall_misses::total       336411                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst     25137055                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total     25137055                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst     25137055                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total     25137055                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.013383                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.013383                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.013383                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.013383                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.writebacks::.writebacks       335887                       # number of writebacks
system.cpu9.icache.writebacks::total           335887                       # number of writebacks
system.cpu9.icache.replacements                335887                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst     24800644                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total       24800644                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst       336411                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total       336411                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst     25137055                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total     25137055                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.013383                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.013383                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          312.468310                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs           25137055                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs           336411                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs            74.721264                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     2681264900700                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   312.468310                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.610290                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.610290                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses         50610521                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses        50610521                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data      9218380                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total         9218380                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data      9309610                       # number of overall hits
system.cpu9.dcache.overall_hits::total        9309610                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data       269859                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total        269859                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data       281805                       # number of overall misses
system.cpu9.dcache.overall_misses::total       281805                       # number of overall misses
system.cpu9.dcache.demand_accesses::.cpu09.data      9488239                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total      9488239                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data      9591415                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total      9591415                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.028441                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.028441                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.029381                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.029381                       # miss rate for overall accesses
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks       105856                       # number of writebacks
system.cpu9.dcache.writebacks::total           105856                       # number of writebacks
system.cpu9.dcache.replacements                239993                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data      5513772                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total        5513772                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data       182258                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total       182258                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_accesses::.cpu09.data      5696030                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total      5696030                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.031997                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.031997                       # miss rate for ReadReq accesses
system.cpu9.dcache.WriteReq_hits::.cpu09.data      3702469                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total       3702469                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data        57125                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total        57125                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_accesses::.cpu09.data      3759594                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total      3759594                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.015194                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.015194                       # miss rate for WriteReq accesses
system.cpu9.dcache.SoftPFReq_hits::.cpu09.data          707                       # number of SoftPFReq hits
system.cpu9.dcache.SoftPFReq_hits::total          707                       # number of SoftPFReq hits
system.cpu9.dcache.SoftPFReq_misses::.cpu09.data         1876                       # number of SoftPFReq misses
system.cpu9.dcache.SoftPFReq_misses::total         1876                       # number of SoftPFReq misses
system.cpu9.dcache.SoftPFReq_accesses::.cpu09.data         2583                       # number of SoftPFReq accesses(hits+misses)
system.cpu9.dcache.SoftPFReq_accesses::total         2583                       # number of SoftPFReq accesses(hits+misses)
system.cpu9.dcache.SoftPFReq_miss_rate::.cpu09.data     0.726287                       # miss rate for SoftPFReq accesses
system.cpu9.dcache.SoftPFReq_miss_rate::total     0.726287                       # miss rate for SoftPFReq accesses
system.cpu9.dcache.SoftPFExReq_hits::.cpu09.data        90523                       # number of SoftPFExReq hits
system.cpu9.dcache.SoftPFExReq_hits::total        90523                       # number of SoftPFExReq hits
system.cpu9.dcache.SoftPFExReq_misses::.cpu09.data        10070                       # number of SoftPFExReq misses
system.cpu9.dcache.SoftPFExReq_misses::total        10070                       # number of SoftPFExReq misses
system.cpu9.dcache.SoftPFExReq_accesses::.cpu09.data       100593                       # number of SoftPFExReq accesses(hits+misses)
system.cpu9.dcache.SoftPFExReq_accesses::total       100593                       # number of SoftPFExReq accesses(hits+misses)
system.cpu9.dcache.SoftPFExReq_miss_rate::.cpu09.data     0.100106                       # miss rate for SoftPFExReq accesses
system.cpu9.dcache.SoftPFExReq_miss_rate::total     0.100106                       # miss rate for SoftPFExReq accesses
system.cpu9.dcache.WriteLineReq_hits::.cpu09.data         2139                       # number of WriteLineReq hits
system.cpu9.dcache.WriteLineReq_hits::total         2139                       # number of WriteLineReq hits
system.cpu9.dcache.WriteLineReq_misses::.cpu09.data        30476                       # number of WriteLineReq misses
system.cpu9.dcache.WriteLineReq_misses::total        30476                       # number of WriteLineReq misses
system.cpu9.dcache.WriteLineReq_accesses::.cpu09.data        32615                       # number of WriteLineReq accesses(hits+misses)
system.cpu9.dcache.WriteLineReq_accesses::total        32615                       # number of WriteLineReq accesses(hits+misses)
system.cpu9.dcache.WriteLineReq_miss_rate::.cpu09.data     0.934417                       # miss rate for WriteLineReq accesses
system.cpu9.dcache.WriteLineReq_miss_rate::total     0.934417                       # miss rate for WriteLineReq accesses
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       107828                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       107828                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         2053                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total         2053                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       109881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       109881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.018684                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.018684                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       107654                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       107654                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data          228                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       107882                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       107882                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.002113                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.002113                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse          435.122405                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs            9845285                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs           264387                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            37.238158                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     2681264928480                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data   435.122405                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.424924                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.424924                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::4          781                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses         19955323                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses        19955323                       # Number of data accesses
system.cpu6.numPwrStateTransitions               4963                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples         2460                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    2832747134.845529                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   48378005870.726845                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10         2447     99.47%     99.47% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::5e+10-1e+11            8      0.33%     99.80% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1.5e+11-2e+11            2      0.08%     99.88% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.92% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::3.5e+11-4e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total           2460                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   112771898240                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED 6968557951720                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst     17042820                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        17042820                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst     17042820                       # number of overall hits
system.cpu6.icache.overall_hits::total       17042820                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst       256950                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        256950                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst       256950                       # number of overall misses
system.cpu6.icache.overall_misses::total       256950                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu06.inst     17299770                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     17299770                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst     17299770                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     17299770                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.014853                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.014853                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.014853                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.014853                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::.writebacks       256426                       # number of writebacks
system.cpu6.icache.writebacks::total           256426                       # number of writebacks
system.cpu6.icache.replacements                256426                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst     17042820                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       17042820                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst       256950                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       256950                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu06.inst     17299770                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     17299770                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.014853                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.014853                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          319.277113                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           17299770                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           256950                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            67.327379                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     2584505849484                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   319.277113                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.623588                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.623588                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         34856490                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        34856490                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data      6259167                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         6259167                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data      6293791                       # number of overall hits
system.cpu6.dcache.overall_hits::total        6293791                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data       223426                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        223426                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data       233154                       # number of overall misses
system.cpu6.dcache.overall_misses::total       233154                       # number of overall misses
system.cpu6.dcache.demand_accesses::.cpu06.data      6482593                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      6482593                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data      6526945                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      6526945                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.034466                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.034466                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.035722                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.035722                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks        89177                       # number of writebacks
system.cpu6.dcache.writebacks::total            89177                       # number of writebacks
system.cpu6.dcache.replacements                191649                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data      3781602                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3781602                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data       147434                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       147434                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_accesses::.cpu06.data      3929036                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3929036                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.037524                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.037524                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_hits::.cpu06.data      2475769                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       2475769                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data        38013                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        38013                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_accesses::.cpu06.data      2513782                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      2513782                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.015122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.015122                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_hits::.cpu06.data          231                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          231                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_misses::.cpu06.data         1463                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total         1463                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_accesses::.cpu06.data         1694                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         1694                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_miss_rate::.cpu06.data     0.863636                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.863636                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFExReq_hits::.cpu06.data        34393                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_hits::total        34393                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_misses::.cpu06.data         8265                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_misses::total         8265                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_accesses::.cpu06.data        42658                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_accesses::total        42658                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_miss_rate::.cpu06.data     0.193750                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.SoftPFExReq_miss_rate::total     0.193750                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.WriteLineReq_hits::.cpu06.data         1796                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_hits::total         1796                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_misses::.cpu06.data        37979                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_misses::total        37979                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_accesses::.cpu06.data        39775                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_accesses::total        39775                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_miss_rate::.cpu06.data     0.954846                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.WriteLineReq_miss_rate::total     0.954846                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data        48977                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        48977                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         1760                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1760                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data        50737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        50737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.034689                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.034689                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data        48455                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        48455                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data          169                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data        48624                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        48624                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.003476                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.003476                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse          465.983157                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            6633208                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           222400                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            29.825576                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     2584505877264                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data   465.983157                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.455062                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.455062                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          656                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          656                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         13493192                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        13493192                       # Number of data accesses
system.cpu7.numPwrStateTransitions               4316                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples         2142                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    3266976128.295052                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   52036487472.071358                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10         2132     99.53%     99.53% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::5e+10-1e+11            3      0.14%     99.67% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.72% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.77% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::2e+11-2.5e+11            2      0.09%     99.86% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::2.5e+11-3e+11            2      0.09%     99.95% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total           2142                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON    83466983152                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED 6997862866808                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst     12566403                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12566403                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst     12566403                       # number of overall hits
system.cpu7.icache.overall_hits::total       12566403                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst       190839                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        190839                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst       190839                       # number of overall misses
system.cpu7.icache.overall_misses::total       190839                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst     12757242                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12757242                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst     12757242                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12757242                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.014959                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.014959                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.014959                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.014959                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::.writebacks       190315                       # number of writebacks
system.cpu7.icache.writebacks::total           190315                       # number of writebacks
system.cpu7.icache.replacements                190315                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst     12566403                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12566403                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst       190839                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       190839                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst     12757242                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12757242                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.014959                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.014959                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          317.039946                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           12757242                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           190839                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            66.848191                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2616761440836                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   317.039946                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.619219                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.619219                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         25705323                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        25705323                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data      4669972                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4669972                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data      4696781                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4696781                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data       138071                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        138071                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data       145069                       # number of overall misses
system.cpu7.dcache.overall_misses::total       145069                       # number of overall misses
system.cpu7.dcache.demand_accesses::.cpu07.data      4808043                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4808043                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data      4841850                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4841850                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.028717                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.028717                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.029961                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.029961                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks        49573                       # number of writebacks
system.cpu7.dcache.writebacks::total            49573                       # number of writebacks
system.cpu7.dcache.replacements                109376                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data      2850385                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2850385                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data        95818                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        95818                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_accesses::.cpu07.data      2946203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2946203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.032523                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032523                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_hits::.cpu07.data      1815429                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1815429                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data        23053                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        23053                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_accesses::.cpu07.data      1838482                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1838482                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.012539                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012539                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_hits::.cpu07.data          315                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          315                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_misses::.cpu07.data          693                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          693                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_accesses::.cpu07.data         1008                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         1008                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_miss_rate::.cpu07.data     0.687500                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.687500                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFExReq_hits::.cpu07.data        26494                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_hits::total        26494                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_misses::.cpu07.data         6305                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_misses::total         6305                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_accesses::.cpu07.data        32799                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_accesses::total        32799                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_miss_rate::.cpu07.data     0.192231                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.SoftPFExReq_miss_rate::total     0.192231                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.WriteLineReq_hits::.cpu07.data         4158                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_hits::total         4158                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_misses::.cpu07.data        19200                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_misses::total        19200                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_accesses::.cpu07.data        23358                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_accesses::total        23358                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_miss_rate::.cpu07.data     0.821988                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.WriteLineReq_miss_rate::total     0.821988                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data        34862                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        34862                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         1635                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1635                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data        36497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        36497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.044798                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.044798                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data        34482                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        34482                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data          175                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data        34657                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        34657                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.005049                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.005049                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse          428.473941                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4917027                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           137116                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            35.860345                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     2616761468616                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data   428.473941                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.418432                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.418432                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          858                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          836                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          9974392                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         9974392                       # Number of data accesses
system.cpu4.numPwrStateTransitions               5220                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples         2595                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    2684359800.887476                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   48231238772.541512                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10         2584     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            3      0.12%     99.69% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.73% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.77% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.81% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.85% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::3.5e+11-4e+11            3      0.12%     99.96% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total           2595                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   115416166657                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 6965913683303                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst     17574294                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        17574294                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst     17574294                       # number of overall hits
system.cpu4.icache.overall_hits::total       17574294                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst       276411                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        276411                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst       276411                       # number of overall misses
system.cpu4.icache.overall_misses::total       276411                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst     17850705                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     17850705                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst     17850705                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     17850705                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.015485                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015485                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.015485                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015485                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks       275888                       # number of writebacks
system.cpu4.icache.writebacks::total           275888                       # number of writebacks
system.cpu4.icache.replacements                275888                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst     17574294                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       17574294                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst       276411                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       276411                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst     17850705                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     17850705                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.015485                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015485                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          324.040383                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           17850705                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           276411                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            64.580299                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     2520002334060                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   324.040383                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.632891                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.632891                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         35977821                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        35977821                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data      6249578                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         6249578                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data      6274514                       # number of overall hits
system.cpu4.dcache.overall_hits::total        6274514                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data       267521                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        267521                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data       277508                       # number of overall misses
system.cpu4.dcache.overall_misses::total       277508                       # number of overall misses
system.cpu4.dcache.demand_accesses::.cpu04.data      6517099                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      6517099                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data      6552022                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      6552022                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.041049                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.041049                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.042355                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.042355                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks       114246                       # number of writebacks
system.cpu4.dcache.writebacks::total           114246                       # number of writebacks
system.cpu4.dcache.replacements                219836                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data      3803289                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3803289                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data       151871                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       151871                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_accesses::.cpu04.data      3955160                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3955160                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.038398                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038398                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_hits::.cpu04.data      2440955                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2440955                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data        44325                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        44325                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_accesses::.cpu04.data      2485280                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2485280                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.017835                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017835                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_hits::.cpu04.data          283                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          283                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_misses::.cpu04.data         2060                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         2060                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_accesses::.cpu04.data         2343                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         2343                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_miss_rate::.cpu04.data     0.879215                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.879215                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFExReq_hits::.cpu04.data        24653                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_hits::total        24653                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_misses::.cpu04.data         7927                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_misses::total         7927                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_accesses::.cpu04.data        32580                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_accesses::total        32580                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_miss_rate::.cpu04.data     0.243309                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.SoftPFExReq_miss_rate::total     0.243309                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.WriteLineReq_hits::.cpu04.data         5334                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_hits::total         5334                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_misses::.cpu04.data        71325                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_misses::total        71325                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_accesses::.cpu04.data        76659                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_accesses::total        76659                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_miss_rate::.cpu04.data     0.930419                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.WriteLineReq_miss_rate::total     0.930419                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data        40947                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        40947                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         1736                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1736                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data        42683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        42683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.040672                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.040672                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data        40448                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        40448                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data          128                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          128                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data        40576                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        40576                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.003155                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.003155                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          435.223111                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            6635281                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           266065                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            24.938571                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     2520002361840                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data   435.223111                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.425023                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.425023                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          695                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          695                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.678711                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         13536631                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        13536631                       # Number of data accesses
system.cpu5.numPwrStateTransitions               4750                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples         2354                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    2958557065.061597                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   51353666087.037979                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10         2346     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::5e+10-1e+11            2      0.08%     99.75% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1.5e+11-2e+11            2      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::3e+11-3.5e+11            1      0.04%     99.92% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::7e+11-7.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total           2354                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   116886518805                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED 6964443331155                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst     17560353                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        17560353                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst     17560353                       # number of overall hits
system.cpu5.icache.overall_hits::total       17560353                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst       301120                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        301120                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst       301120                       # number of overall misses
system.cpu5.icache.overall_misses::total       301120                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst     17861473                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     17861473                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst     17861473                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     17861473                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.016859                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016859                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.016859                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016859                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks       300597                       # number of writebacks
system.cpu5.icache.writebacks::total           300597                       # number of writebacks
system.cpu5.icache.replacements                300597                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst     17560353                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       17560353                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst       301120                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       301120                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst     17861473                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     17861473                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.016859                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016859                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          321.514033                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           17861473                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           301120                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            59.316794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     2552254086216                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   321.514033                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.627957                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.627957                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         36024066                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        36024066                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data      6644787                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         6644787                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data      6687640                       # number of overall hits
system.cpu5.dcache.overall_hits::total        6687640                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data       164794                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        164794                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data       174726                       # number of overall misses
system.cpu5.dcache.overall_misses::total       174726                       # number of overall misses
system.cpu5.dcache.demand_accesses::.cpu05.data      6809581                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      6809581                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data      6862366                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      6862366                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.024200                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024200                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.025461                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.025461                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks        57394                       # number of writebacks
system.cpu5.dcache.writebacks::total            57394                       # number of writebacks
system.cpu5.dcache.replacements                135433                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data      3990761                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3990761                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data       120799                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       120799                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_accesses::.cpu05.data      4111560                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      4111560                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.029380                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.029380                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_hits::.cpu05.data      2647569                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2647569                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data        32664                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        32664                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_accesses::.cpu05.data      2680233                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2680233                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.012187                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012187                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_hits::.cpu05.data          652                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          652                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_misses::.cpu05.data          882                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          882                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_accesses::.cpu05.data         1534                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         1534                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu05.data     0.574967                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.574967                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFExReq_hits::.cpu05.data        42201                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_hits::total        42201                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_misses::.cpu05.data         9050                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_misses::total         9050                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_accesses::.cpu05.data        51251                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_accesses::total        51251                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_miss_rate::.cpu05.data     0.176582                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.SoftPFExReq_miss_rate::total     0.176582                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.WriteLineReq_hits::.cpu05.data         6457                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_hits::total         6457                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_misses::.cpu05.data        11331                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_misses::total        11331                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_accesses::.cpu05.data        17788                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_accesses::total        17788                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_miss_rate::.cpu05.data     0.637002                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.WriteLineReq_miss_rate::total     0.637002                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data        56641                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        56641                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         1835                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1835                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data        58476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        58476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.031380                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.031380                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data        56127                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        56127                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data          172                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data        56299                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        56299                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.003055                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.003055                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          430.366002                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6985651                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           163219                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            42.799251                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     2552254113996                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data   430.366002                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.420279                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.420279                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          673                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         14146561                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        14146561                       # Number of data accesses
system.cpu2.numPwrStateTransitions               6400                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         3166                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    2184824547.811434                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45596440247.759804                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         3159     99.78%     99.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            2      0.06%     99.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            2      0.06%     99.91% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3.5e+11-4e+11            1      0.03%     99.94% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::9e+11-9.5e+11            1      0.03%     99.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           3166                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   164175331589                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 6917154518371                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst     24849156                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24849156                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst     24849156                       # number of overall hits
system.cpu2.icache.overall_hits::total       24849156                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst       453746                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        453746                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst       453746                       # number of overall misses
system.cpu2.icache.overall_misses::total       453746                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst     25302902                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     25302902                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst     25302902                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     25302902                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.017933                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017933                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.017933                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017933                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       453222                       # number of writebacks
system.cpu2.icache.writebacks::total           453222                       # number of writebacks
system.cpu2.icache.replacements                453222                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst     24849156                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24849156                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst       453746                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       453746                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst     25302902                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     25302902                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.017933                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017933                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          328.017855                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25302902                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           453746                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.764463                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2455498790856                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   328.017855                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.640660                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.640660                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         51059550                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        51059550                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data      8849225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8849225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data      8889344                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8889344                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data       371217                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        371217                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data       386816                       # number of overall misses
system.cpu2.dcache.overall_misses::total       386816                       # number of overall misses
system.cpu2.dcache.demand_accesses::.cpu02.data      9220442                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9220442                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data      9276160                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9276160                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.040260                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040260                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.041700                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041700                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       162037                       # number of writebacks
system.cpu2.dcache.writebacks::total           162037                       # number of writebacks
system.cpu2.dcache.replacements                304700                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data      5251025                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5251025                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data       200044                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       200044                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_accesses::.cpu02.data      5451069                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5451069                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.036698                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036698                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_hits::.cpu02.data      3592310                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3592310                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data        67918                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        67918                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_accesses::.cpu02.data      3660228                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3660228                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.018556                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018556                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_hits::.cpu02.data          716                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          716                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu02.data         3386                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         3386                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu02.data         4102                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         4102                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu02.data     0.825451                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.825451                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFExReq_hits::.cpu02.data        39403                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        39403                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu02.data        12213                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total        12213                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu02.data        51616                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        51616                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu02.data     0.236613                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.236613                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.WriteLineReq_hits::.cpu02.data         5890                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         5890                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu02.data       103255                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total       103255                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_accesses::.cpu02.data       109145                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total       109145                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu02.data     0.946035                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.946035                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data        65168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        65168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         2344                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2344                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data        67512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        67512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.034720                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.034720                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data        64664                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        64664                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data          234                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data        64898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        64898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.003606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          423.537371                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9409850                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           369881                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.440209                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2455498818636                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data   423.537371                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.413611                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.413611                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          738                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         19189585                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        19189585                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4993                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2459                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    2846659987.907279                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49856170016.448952                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2451     99.67%     99.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            2      0.08%     99.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            2      0.08%     99.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3.5e+11-4e+11            1      0.04%     99.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5.5e+11-6e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2459                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    81392939696                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 6999936910264                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst     12281287                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12281287                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst     12281287                       # number of overall hits
system.cpu3.icache.overall_hits::total       12281287                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst       156821                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        156821                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst       156821                       # number of overall misses
system.cpu3.icache.overall_misses::total       156821                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst     12438108                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12438108                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst     12438108                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12438108                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.012608                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.012608                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.012608                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.012608                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       156297                       # number of writebacks
system.cpu3.icache.writebacks::total           156297                       # number of writebacks
system.cpu3.icache.replacements                156297                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst     12281287                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12281287                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst       156821                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       156821                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst     12438108                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12438108                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.012608                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.012608                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          326.023961                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12438108                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           156821                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            79.314046                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2487750537456                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   326.023961                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.636766                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.636766                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25033037                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25033037                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data      4634927                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4634927                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data      4664015                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4664015                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data       101412                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        101412                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data       106783                       # number of overall misses
system.cpu3.dcache.overall_misses::total       106783                       # number of overall misses
system.cpu3.dcache.demand_accesses::.cpu03.data      4736339                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4736339                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data      4770798                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4770798                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.021411                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021411                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.022383                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022383                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        31200                       # number of writebacks
system.cpu3.dcache.writebacks::total            31200                       # number of writebacks
system.cpu3.dcache.replacements                 80718                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data      2870320                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2870320                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data        75294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        75294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_accesses::.cpu03.data      2945614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2945614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.025561                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.025561                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_hits::.cpu03.data      1762629                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1762629                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data        17823                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        17823                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_accesses::.cpu03.data      1780452                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1780452                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.010010                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010010                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_hits::.cpu03.data          180                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          180                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu03.data          359                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          359                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu03.data          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu03.data     0.666048                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666048                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFExReq_hits::.cpu03.data        28908                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total        28908                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu03.data         5012                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total         5012                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu03.data        33920                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total        33920                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu03.data     0.147759                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.147759                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.WriteLineReq_hits::.cpu03.data         1978                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total         1978                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu03.data         8295                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total         8295                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_accesses::.cpu03.data        10273                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total        10273                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu03.data     0.807456                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.807456                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data        38229                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        38229                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         1824                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1824                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data        40053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        40053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.045540                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.045540                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data        37709                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        37709                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data          158                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data        37867                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        37867                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.004172                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.004172                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          444.587001                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4857337                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           100248                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            48.453206                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2487750565236                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data   444.587001                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.434167                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.434167                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          669                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          669                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.653320                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9815864                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9815864                       # Number of data accesses
system.cpu0.numPwrStateTransitions               6293                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         3144                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1250368609.546120                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6395768184.338284                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         3137     99.78%     99.78% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            5      0.16%     99.94% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            2      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 227964656824                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           3144                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3150170941547                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 3931158908413                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst    493296708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       493296708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst    493296708                       # number of overall hits
system.cpu0.icache.overall_hits::total      493296708                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst      1961919                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1961919                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst      1961919                       # number of overall misses
system.cpu0.icache.overall_misses::total      1961919                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst    495258627                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    495258627                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst    495258627                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    495258627                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.003961                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003961                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.003961                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003961                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1961322                       # number of writebacks
system.cpu0.icache.writebacks::total          1961322                       # number of writebacks
system.cpu0.icache.replacements               1961321                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst    493296708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      493296708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst      1961919                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1961919                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst    495258627                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    495258627                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.003961                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003961                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          502.104440                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          495258627                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1961919                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           252.435818                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         48731676                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   502.104440                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.980673                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.980673                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        992479173                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       992479173                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    160655605                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       160655605                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    161103621                       # number of overall hits
system.cpu0.dcache.overall_hits::total      161103621                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      8261543                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8261543                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data     12449546                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12449546                       # number of overall misses
system.cpu0.dcache.demand_accesses::.cpu00.data    168917148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    168917148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    173553167                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    173553167                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.048909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048909                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.071733                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071733                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11279500                       # number of writebacks
system.cpu0.dcache.writebacks::total         11279500                       # number of writebacks
system.cpu0.dcache.replacements              12227746                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data     76249291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76249291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      1387411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1387411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_accesses::.cpu00.data     77636702                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     77636702                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.017871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017871                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_hits::.cpu00.data     84357838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      84357838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      5000149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5000149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_accesses::.cpu00.data     89357987                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     89357987                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.055956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055956                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_hits::.cpu00.data        15467                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15467                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu00.data        10954                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        10954                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu00.data        26421                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        26421                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu00.data     0.414594                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.414594                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFExReq_hits::.cpu00.data       432549                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total       432549                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu00.data      4177049                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total      4177049                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu00.data      4609598                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total      4609598                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu00.data     0.906163                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.906163                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_hits::.cpu00.data        48476                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total        48476                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu00.data      1873983                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      1873983                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_accesses::.cpu00.data      1922459                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      1922459                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu00.data     0.974784                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.974784                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data       527817                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       527817                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         3450                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3450                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data       531267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       531267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.006494                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006494                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data       529333                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       529333                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data          629                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          629                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data       529962                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       529962                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.001187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1007.263156                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          174625030                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12341403                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.149528                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         48759456                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data  1007.263156                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.983655                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983655                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         1009                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        361625245                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       361625245                       # Number of data accesses
system.cpu1.numPwrStateTransitions               4768                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2357                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    2975701118.666525                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   51825942156.296989                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2349     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      0.08%     99.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.04%     99.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2357                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67602313263                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 7013727536697                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst     10101569                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10101569                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst     10101569                       # number of overall hits
system.cpu1.icache.overall_hits::total       10101569                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst       139500                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        139500                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst       139500                       # number of overall misses
system.cpu1.icache.overall_misses::total       139500                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst     10241069                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10241069                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst     10241069                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10241069                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.013622                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013622                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.013622                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013622                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       138976                       # number of writebacks
system.cpu1.icache.writebacks::total           138976                       # number of writebacks
system.cpu1.icache.replacements                138976                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst     10101569                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10101569                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst       139500                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       139500                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst     10241069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10241069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.013622                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013622                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          330.545848                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10241069                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           139500                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            73.412681                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2423246755344                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   330.545848                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.645597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.645597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20621638                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20621638                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data      3876163                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3876163                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data      3896348                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3896348                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data        68958                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68958                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data        72894                       # number of overall misses
system.cpu1.dcache.overall_misses::total        72894                       # number of overall misses
system.cpu1.dcache.demand_accesses::.cpu01.data      3945121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3945121                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data      3969242                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3969242                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.017479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.018365                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018365                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        16440                       # number of writebacks
system.cpu1.dcache.writebacks::total            16440                       # number of writebacks
system.cpu1.dcache.replacements                 50035                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data      2357420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2357420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data        54101                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        54101                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_accesses::.cpu01.data      2411521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2411521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.022434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022434                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_hits::.cpu01.data      1518248                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1518248                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data        11919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        11919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_accesses::.cpu01.data      1530167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1530167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.007789                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007789                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_hits::.cpu01.data          219                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          219                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu01.data          354                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          354                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu01.data          573                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          573                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu01.data     0.617801                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.617801                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFExReq_hits::.cpu01.data        19966                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        19966                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu01.data         3582                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         3582                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu01.data        23548                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        23548                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu01.data     0.152115                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.152115                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.WriteLineReq_hits::.cpu01.data          495                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          495                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu01.data         2938                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         2938                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_accesses::.cpu01.data         3433                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         3433                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu01.data     0.855811                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.855811                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data        27318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        27318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         1402                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1402                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data        28720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        28720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.048816                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048816                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data        26847                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        26847                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data        26973                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        26973                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.004671                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004671                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          457.314705                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4028318                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            68805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.546879                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2423246783124                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   457.314705                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.446596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.446596                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8125463                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8125463                       # Number of data accesses
system.cpu61.numPwrStateTransitions              3018                       # Number of power state transitions
system.cpu61.pwrStateClkGateDist::samples         1479                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::mean   4694706413.869507                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::stdev  66993355604.503052                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::1000-5e+10         1473     99.59%     99.59% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.66% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::2.5e+11-3e+11            2      0.14%     99.80% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::9e+11-9.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::total          1479                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateResidencyTicks::ON  137859063847                       # Cumulative time (in ticks) in various power states
system.cpu61.pwrStateResidencyTicks::CLK_GATED 6943470786113                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.demand_hits::.cpu61.inst     20480726                       # number of demand (read+write) hits
system.cpu61.icache.demand_hits::total       20480726                       # number of demand (read+write) hits
system.cpu61.icache.overall_hits::.cpu61.inst     20480726                       # number of overall hits
system.cpu61.icache.overall_hits::total      20480726                       # number of overall hits
system.cpu61.icache.demand_misses::.cpu61.inst       489671                       # number of demand (read+write) misses
system.cpu61.icache.demand_misses::total       489671                       # number of demand (read+write) misses
system.cpu61.icache.overall_misses::.cpu61.inst       489671                       # number of overall misses
system.cpu61.icache.overall_misses::total       489671                       # number of overall misses
system.cpu61.icache.demand_accesses::.cpu61.inst     20970397                       # number of demand (read+write) accesses
system.cpu61.icache.demand_accesses::total     20970397                       # number of demand (read+write) accesses
system.cpu61.icache.overall_accesses::.cpu61.inst     20970397                       # number of overall (read+write) accesses
system.cpu61.icache.overall_accesses::total     20970397                       # number of overall (read+write) accesses
system.cpu61.icache.demand_miss_rate::.cpu61.inst     0.023351                       # miss rate for demand accesses
system.cpu61.icache.demand_miss_rate::total     0.023351                       # miss rate for demand accesses
system.cpu61.icache.overall_miss_rate::.cpu61.inst     0.023351                       # miss rate for overall accesses
system.cpu61.icache.overall_miss_rate::total     0.023351                       # miss rate for overall accesses
system.cpu61.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu61.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu61.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu61.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu61.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu61.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu61.icache.writebacks::.writebacks       489148                       # number of writebacks
system.cpu61.icache.writebacks::total          489148                       # number of writebacks
system.cpu61.icache.replacements               489148                       # number of replacements
system.cpu61.icache.ReadReq_hits::.cpu61.inst     20480726                       # number of ReadReq hits
system.cpu61.icache.ReadReq_hits::total      20480726                       # number of ReadReq hits
system.cpu61.icache.ReadReq_misses::.cpu61.inst       489671                       # number of ReadReq misses
system.cpu61.icache.ReadReq_misses::total       489671                       # number of ReadReq misses
system.cpu61.icache.ReadReq_accesses::.cpu61.inst     20970397                       # number of ReadReq accesses(hits+misses)
system.cpu61.icache.ReadReq_accesses::total     20970397                       # number of ReadReq accesses(hits+misses)
system.cpu61.icache.ReadReq_miss_rate::.cpu61.inst     0.023351                       # miss rate for ReadReq accesses
system.cpu61.icache.ReadReq_miss_rate::total     0.023351                       # miss rate for ReadReq accesses
system.cpu61.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.tags.tagsinuse         195.816652                       # Cycle average of tags in use
system.cpu61.icache.tags.total_refs          20970397                       # Total number of references to valid blocks.
system.cpu61.icache.tags.sampled_refs          489671                       # Sample count of references to valid blocks.
system.cpu61.icache.tags.avg_refs           42.825483                       # Average number of references to valid blocks.
system.cpu61.icache.tags.warmup_cycle    4358376086640                       # Cycle when the warmup percentage was hit.
system.cpu61.icache.tags.occ_blocks::.cpu61.inst   195.816652                       # Average occupied blocks per requestor
system.cpu61.icache.tags.occ_percent::.cpu61.inst     0.382454                       # Average percentage of cache occupancy
system.cpu61.icache.tags.occ_percent::total     0.382454                       # Average percentage of cache occupancy
system.cpu61.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu61.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu61.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu61.icache.tags.tag_accesses        42430465                       # Number of tag accesses
system.cpu61.icache.tags.data_accesses       42430465                       # Number of data accesses
system.cpu61.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.demand_hits::.cpu61.data      7718664                       # number of demand (read+write) hits
system.cpu61.dcache.demand_hits::total        7718664                       # number of demand (read+write) hits
system.cpu61.dcache.overall_hits::.cpu61.data      7765959                       # number of overall hits
system.cpu61.dcache.overall_hits::total       7765959                       # number of overall hits
system.cpu61.dcache.demand_misses::.cpu61.data       187317                       # number of demand (read+write) misses
system.cpu61.dcache.demand_misses::total       187317                       # number of demand (read+write) misses
system.cpu61.dcache.overall_misses::.cpu61.data       201790                       # number of overall misses
system.cpu61.dcache.overall_misses::total       201790                       # number of overall misses
system.cpu61.dcache.demand_accesses::.cpu61.data      7905981                       # number of demand (read+write) accesses
system.cpu61.dcache.demand_accesses::total      7905981                       # number of demand (read+write) accesses
system.cpu61.dcache.overall_accesses::.cpu61.data      7967749                       # number of overall (read+write) accesses
system.cpu61.dcache.overall_accesses::total      7967749                       # number of overall (read+write) accesses
system.cpu61.dcache.demand_miss_rate::.cpu61.data     0.023693                       # miss rate for demand accesses
system.cpu61.dcache.demand_miss_rate::total     0.023693                       # miss rate for demand accesses
system.cpu61.dcache.overall_miss_rate::.cpu61.data     0.025326                       # miss rate for overall accesses
system.cpu61.dcache.overall_miss_rate::total     0.025326                       # miss rate for overall accesses
system.cpu61.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu61.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu61.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu61.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu61.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu61.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu61.dcache.writebacks::.writebacks        77595                       # number of writebacks
system.cpu61.dcache.writebacks::total           77595                       # number of writebacks
system.cpu61.dcache.replacements               167744                       # number of replacements
system.cpu61.dcache.ReadReq_hits::.cpu61.data      4362504                       # number of ReadReq hits
system.cpu61.dcache.ReadReq_hits::total       4362504                       # number of ReadReq hits
system.cpu61.dcache.ReadReq_misses::.cpu61.data       126894                       # number of ReadReq misses
system.cpu61.dcache.ReadReq_misses::total       126894                       # number of ReadReq misses
system.cpu61.dcache.ReadReq_accesses::.cpu61.data      4489398                       # number of ReadReq accesses(hits+misses)
system.cpu61.dcache.ReadReq_accesses::total      4489398                       # number of ReadReq accesses(hits+misses)
system.cpu61.dcache.ReadReq_miss_rate::.cpu61.data     0.028265                       # miss rate for ReadReq accesses
system.cpu61.dcache.ReadReq_miss_rate::total     0.028265                       # miss rate for ReadReq accesses
system.cpu61.dcache.WriteReq_hits::.cpu61.data      3350049                       # number of WriteReq hits
system.cpu61.dcache.WriteReq_hits::total      3350049                       # number of WriteReq hits
system.cpu61.dcache.WriteReq_misses::.cpu61.data        37699                       # number of WriteReq misses
system.cpu61.dcache.WriteReq_misses::total        37699                       # number of WriteReq misses
system.cpu61.dcache.WriteReq_accesses::.cpu61.data      3387748                       # number of WriteReq accesses(hits+misses)
system.cpu61.dcache.WriteReq_accesses::total      3387748                       # number of WriteReq accesses(hits+misses)
system.cpu61.dcache.WriteReq_miss_rate::.cpu61.data     0.011128                       # miss rate for WriteReq accesses
system.cpu61.dcache.WriteReq_miss_rate::total     0.011128                       # miss rate for WriteReq accesses
system.cpu61.dcache.SoftPFReq_hits::.cpu61.data         1131                       # number of SoftPFReq hits
system.cpu61.dcache.SoftPFReq_hits::total         1131                       # number of SoftPFReq hits
system.cpu61.dcache.SoftPFReq_misses::.cpu61.data         2253                       # number of SoftPFReq misses
system.cpu61.dcache.SoftPFReq_misses::total         2253                       # number of SoftPFReq misses
system.cpu61.dcache.SoftPFReq_accesses::.cpu61.data         3384                       # number of SoftPFReq accesses(hits+misses)
system.cpu61.dcache.SoftPFReq_accesses::total         3384                       # number of SoftPFReq accesses(hits+misses)
system.cpu61.dcache.SoftPFReq_miss_rate::.cpu61.data     0.665780                       # miss rate for SoftPFReq accesses
system.cpu61.dcache.SoftPFReq_miss_rate::total     0.665780                       # miss rate for SoftPFReq accesses
system.cpu61.dcache.SoftPFExReq_hits::.cpu61.data        46164                       # number of SoftPFExReq hits
system.cpu61.dcache.SoftPFExReq_hits::total        46164                       # number of SoftPFExReq hits
system.cpu61.dcache.SoftPFExReq_misses::.cpu61.data        12220                       # number of SoftPFExReq misses
system.cpu61.dcache.SoftPFExReq_misses::total        12220                       # number of SoftPFExReq misses
system.cpu61.dcache.SoftPFExReq_accesses::.cpu61.data        58384                       # number of SoftPFExReq accesses(hits+misses)
system.cpu61.dcache.SoftPFExReq_accesses::total        58384                       # number of SoftPFExReq accesses(hits+misses)
system.cpu61.dcache.SoftPFExReq_miss_rate::.cpu61.data     0.209304                       # miss rate for SoftPFExReq accesses
system.cpu61.dcache.SoftPFExReq_miss_rate::total     0.209304                       # miss rate for SoftPFExReq accesses
system.cpu61.dcache.WriteLineReq_hits::.cpu61.data         6111                       # number of WriteLineReq hits
system.cpu61.dcache.WriteLineReq_hits::total         6111                       # number of WriteLineReq hits
system.cpu61.dcache.WriteLineReq_misses::.cpu61.data        22724                       # number of WriteLineReq misses
system.cpu61.dcache.WriteLineReq_misses::total        22724                       # number of WriteLineReq misses
system.cpu61.dcache.WriteLineReq_accesses::.cpu61.data        28835                       # number of WriteLineReq accesses(hits+misses)
system.cpu61.dcache.WriteLineReq_accesses::total        28835                       # number of WriteLineReq accesses(hits+misses)
system.cpu61.dcache.WriteLineReq_miss_rate::.cpu61.data     0.788070                       # miss rate for WriteLineReq accesses
system.cpu61.dcache.WriteLineReq_miss_rate::total     0.788070                       # miss rate for WriteLineReq accesses
system.cpu61.dcache.LoadLockedReq_hits::.cpu61.data        90934                       # number of LoadLockedReq hits
system.cpu61.dcache.LoadLockedReq_hits::total        90934                       # number of LoadLockedReq hits
system.cpu61.dcache.LoadLockedReq_misses::.cpu61.data         2298                       # number of LoadLockedReq misses
system.cpu61.dcache.LoadLockedReq_misses::total         2298                       # number of LoadLockedReq misses
system.cpu61.dcache.LoadLockedReq_accesses::.cpu61.data        93232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu61.dcache.LoadLockedReq_accesses::total        93232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu61.dcache.LoadLockedReq_miss_rate::.cpu61.data     0.024648                       # miss rate for LoadLockedReq accesses
system.cpu61.dcache.LoadLockedReq_miss_rate::total     0.024648                       # miss rate for LoadLockedReq accesses
system.cpu61.dcache.StoreCondReq_hits::.cpu61.data        90937                       # number of StoreCondReq hits
system.cpu61.dcache.StoreCondReq_hits::total        90937                       # number of StoreCondReq hits
system.cpu61.dcache.StoreCondReq_misses::.cpu61.data          603                       # number of StoreCondReq misses
system.cpu61.dcache.StoreCondReq_misses::total          603                       # number of StoreCondReq misses
system.cpu61.dcache.StoreCondReq_accesses::.cpu61.data        91540                       # number of StoreCondReq accesses(hits+misses)
system.cpu61.dcache.StoreCondReq_accesses::total        91540                       # number of StoreCondReq accesses(hits+misses)
system.cpu61.dcache.StoreCondReq_miss_rate::.cpu61.data     0.006587                       # miss rate for StoreCondReq accesses
system.cpu61.dcache.StoreCondReq_miss_rate::total     0.006587                       # miss rate for StoreCondReq accesses
system.cpu61.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.tags.tagsinuse         301.934944                       # Cycle average of tags in use
system.cpu61.dcache.tags.total_refs           8161479                       # Total number of references to valid blocks.
system.cpu61.dcache.tags.sampled_refs          190325                       # Sample count of references to valid blocks.
system.cpu61.dcache.tags.avg_refs           42.881802                       # Average number of references to valid blocks.
system.cpu61.dcache.tags.warmup_cycle    4358376114420                       # Cycle when the warmup percentage was hit.
system.cpu61.dcache.tags.occ_blocks::.cpu61.data   301.934944                       # Average occupied blocks per requestor
system.cpu61.dcache.tags.occ_percent::.cpu61.data     0.294858                       # Average percentage of cache occupancy
system.cpu61.dcache.tags.occ_percent::total     0.294858                       # Average percentage of cache occupancy
system.cpu61.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu61.dcache.tags.age_task_id_blocks_1024::4          926                       # Occupied blocks per task id
system.cpu61.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu61.dcache.tags.tag_accesses        16513291                       # Number of tag accesses
system.cpu61.dcache.tags.data_accesses       16513291                       # Number of data accesses
system.cpu60.numPwrStateTransitions              2686                       # Number of power state transitions
system.cpu60.pwrStateClkGateDist::samples         1329                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::mean   5274565933.271633                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::stdev  67853525763.058807                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::1000-5e+10         1322     99.47%     99.47% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.55% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.70% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.77% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::4e+11-4.5e+11            2      0.15%     99.92% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::total          1329                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateResidencyTicks::ON   71431724642                       # Cumulative time (in ticks) in various power states
system.cpu60.pwrStateResidencyTicks::CLK_GATED 7009898125318                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.demand_hits::.cpu60.inst     10767553                       # number of demand (read+write) hits
system.cpu60.icache.demand_hits::total       10767553                       # number of demand (read+write) hits
system.cpu60.icache.overall_hits::.cpu60.inst     10767553                       # number of overall hits
system.cpu60.icache.overall_hits::total      10767553                       # number of overall hits
system.cpu60.icache.demand_misses::.cpu60.inst       204373                       # number of demand (read+write) misses
system.cpu60.icache.demand_misses::total       204373                       # number of demand (read+write) misses
system.cpu60.icache.overall_misses::.cpu60.inst       204373                       # number of overall misses
system.cpu60.icache.overall_misses::total       204373                       # number of overall misses
system.cpu60.icache.demand_accesses::.cpu60.inst     10971926                       # number of demand (read+write) accesses
system.cpu60.icache.demand_accesses::total     10971926                       # number of demand (read+write) accesses
system.cpu60.icache.overall_accesses::.cpu60.inst     10971926                       # number of overall (read+write) accesses
system.cpu60.icache.overall_accesses::total     10971926                       # number of overall (read+write) accesses
system.cpu60.icache.demand_miss_rate::.cpu60.inst     0.018627                       # miss rate for demand accesses
system.cpu60.icache.demand_miss_rate::total     0.018627                       # miss rate for demand accesses
system.cpu60.icache.overall_miss_rate::.cpu60.inst     0.018627                       # miss rate for overall accesses
system.cpu60.icache.overall_miss_rate::total     0.018627                       # miss rate for overall accesses
system.cpu60.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu60.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu60.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu60.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu60.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu60.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu60.icache.writebacks::.writebacks       203849                       # number of writebacks
system.cpu60.icache.writebacks::total          203849                       # number of writebacks
system.cpu60.icache.replacements               203849                       # number of replacements
system.cpu60.icache.ReadReq_hits::.cpu60.inst     10767553                       # number of ReadReq hits
system.cpu60.icache.ReadReq_hits::total      10767553                       # number of ReadReq hits
system.cpu60.icache.ReadReq_misses::.cpu60.inst       204373                       # number of ReadReq misses
system.cpu60.icache.ReadReq_misses::total       204373                       # number of ReadReq misses
system.cpu60.icache.ReadReq_accesses::.cpu60.inst     10971926                       # number of ReadReq accesses(hits+misses)
system.cpu60.icache.ReadReq_accesses::total     10971926                       # number of ReadReq accesses(hits+misses)
system.cpu60.icache.ReadReq_miss_rate::.cpu60.inst     0.018627                       # miss rate for ReadReq accesses
system.cpu60.icache.ReadReq_miss_rate::total     0.018627                       # miss rate for ReadReq accesses
system.cpu60.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.tags.tagsinuse         198.061725                       # Cycle average of tags in use
system.cpu60.icache.tags.total_refs          10971926                       # Total number of references to valid blocks.
system.cpu60.icache.tags.sampled_refs          204373                       # Sample count of references to valid blocks.
system.cpu60.icache.tags.avg_refs           53.685790                       # Average number of references to valid blocks.
system.cpu60.icache.tags.warmup_cycle    4326123890004                       # Cycle when the warmup percentage was hit.
system.cpu60.icache.tags.occ_blocks::.cpu60.inst   198.061725                       # Average occupied blocks per requestor
system.cpu60.icache.tags.occ_percent::.cpu60.inst     0.386839                       # Average percentage of cache occupancy
system.cpu60.icache.tags.occ_percent::total     0.386839                       # Average percentage of cache occupancy
system.cpu60.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu60.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu60.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu60.icache.tags.tag_accesses        22148225                       # Number of tag accesses
system.cpu60.icache.tags.data_accesses       22148225                       # Number of data accesses
system.cpu60.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.demand_hits::.cpu60.data      4047622                       # number of demand (read+write) hits
system.cpu60.dcache.demand_hits::total        4047622                       # number of demand (read+write) hits
system.cpu60.dcache.overall_hits::.cpu60.data      4081558                       # number of overall hits
system.cpu60.dcache.overall_hits::total       4081558                       # number of overall hits
system.cpu60.dcache.demand_misses::.cpu60.data       110964                       # number of demand (read+write) misses
system.cpu60.dcache.demand_misses::total       110964                       # number of demand (read+write) misses
system.cpu60.dcache.overall_misses::.cpu60.data       116818                       # number of overall misses
system.cpu60.dcache.overall_misses::total       116818                       # number of overall misses
system.cpu60.dcache.demand_accesses::.cpu60.data      4158586                       # number of demand (read+write) accesses
system.cpu60.dcache.demand_accesses::total      4158586                       # number of demand (read+write) accesses
system.cpu60.dcache.overall_accesses::.cpu60.data      4198376                       # number of overall (read+write) accesses
system.cpu60.dcache.overall_accesses::total      4198376                       # number of overall (read+write) accesses
system.cpu60.dcache.demand_miss_rate::.cpu60.data     0.026683                       # miss rate for demand accesses
system.cpu60.dcache.demand_miss_rate::total     0.026683                       # miss rate for demand accesses
system.cpu60.dcache.overall_miss_rate::.cpu60.data     0.027825                       # miss rate for overall accesses
system.cpu60.dcache.overall_miss_rate::total     0.027825                       # miss rate for overall accesses
system.cpu60.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu60.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu60.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu60.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu60.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu60.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu60.dcache.writebacks::.writebacks        45522                       # number of writebacks
system.cpu60.dcache.writebacks::total           45522                       # number of writebacks
system.cpu60.dcache.replacements                96120                       # number of replacements
system.cpu60.dcache.ReadReq_hits::.cpu60.data      2504118                       # number of ReadReq hits
system.cpu60.dcache.ReadReq_hits::total       2504118                       # number of ReadReq hits
system.cpu60.dcache.ReadReq_misses::.cpu60.data        81514                       # number of ReadReq misses
system.cpu60.dcache.ReadReq_misses::total        81514                       # number of ReadReq misses
system.cpu60.dcache.ReadReq_accesses::.cpu60.data      2585632                       # number of ReadReq accesses(hits+misses)
system.cpu60.dcache.ReadReq_accesses::total      2585632                       # number of ReadReq accesses(hits+misses)
system.cpu60.dcache.ReadReq_miss_rate::.cpu60.data     0.031526                       # miss rate for ReadReq accesses
system.cpu60.dcache.ReadReq_miss_rate::total     0.031526                       # miss rate for ReadReq accesses
system.cpu60.dcache.WriteReq_hits::.cpu60.data      1542279                       # number of WriteReq hits
system.cpu60.dcache.WriteReq_hits::total      1542279                       # number of WriteReq hits
system.cpu60.dcache.WriteReq_misses::.cpu60.data        20894                       # number of WriteReq misses
system.cpu60.dcache.WriteReq_misses::total        20894                       # number of WriteReq misses
system.cpu60.dcache.WriteReq_accesses::.cpu60.data      1563173                       # number of WriteReq accesses(hits+misses)
system.cpu60.dcache.WriteReq_accesses::total      1563173                       # number of WriteReq accesses(hits+misses)
system.cpu60.dcache.WriteReq_miss_rate::.cpu60.data     0.013366                       # miss rate for WriteReq accesses
system.cpu60.dcache.WriteReq_miss_rate::total     0.013366                       # miss rate for WriteReq accesses
system.cpu60.dcache.SoftPFReq_hits::.cpu60.data          251                       # number of SoftPFReq hits
system.cpu60.dcache.SoftPFReq_hits::total          251                       # number of SoftPFReq hits
system.cpu60.dcache.SoftPFReq_misses::.cpu60.data          617                       # number of SoftPFReq misses
system.cpu60.dcache.SoftPFReq_misses::total          617                       # number of SoftPFReq misses
system.cpu60.dcache.SoftPFReq_accesses::.cpu60.data          868                       # number of SoftPFReq accesses(hits+misses)
system.cpu60.dcache.SoftPFReq_accesses::total          868                       # number of SoftPFReq accesses(hits+misses)
system.cpu60.dcache.SoftPFReq_miss_rate::.cpu60.data     0.710829                       # miss rate for SoftPFReq accesses
system.cpu60.dcache.SoftPFReq_miss_rate::total     0.710829                       # miss rate for SoftPFReq accesses
system.cpu60.dcache.SoftPFExReq_hits::.cpu60.data        33685                       # number of SoftPFExReq hits
system.cpu60.dcache.SoftPFExReq_hits::total        33685                       # number of SoftPFExReq hits
system.cpu60.dcache.SoftPFExReq_misses::.cpu60.data         5237                       # number of SoftPFExReq misses
system.cpu60.dcache.SoftPFExReq_misses::total         5237                       # number of SoftPFExReq misses
system.cpu60.dcache.SoftPFExReq_accesses::.cpu60.data        38922                       # number of SoftPFExReq accesses(hits+misses)
system.cpu60.dcache.SoftPFExReq_accesses::total        38922                       # number of SoftPFExReq accesses(hits+misses)
system.cpu60.dcache.SoftPFExReq_miss_rate::.cpu60.data     0.134551                       # miss rate for SoftPFExReq accesses
system.cpu60.dcache.SoftPFExReq_miss_rate::total     0.134551                       # miss rate for SoftPFExReq accesses
system.cpu60.dcache.WriteLineReq_hits::.cpu60.data         1225                       # number of WriteLineReq hits
system.cpu60.dcache.WriteLineReq_hits::total         1225                       # number of WriteLineReq hits
system.cpu60.dcache.WriteLineReq_misses::.cpu60.data         8556                       # number of WriteLineReq misses
system.cpu60.dcache.WriteLineReq_misses::total         8556                       # number of WriteLineReq misses
system.cpu60.dcache.WriteLineReq_accesses::.cpu60.data         9781                       # number of WriteLineReq accesses(hits+misses)
system.cpu60.dcache.WriteLineReq_accesses::total         9781                       # number of WriteLineReq accesses(hits+misses)
system.cpu60.dcache.WriteLineReq_miss_rate::.cpu60.data     0.874757                       # miss rate for WriteLineReq accesses
system.cpu60.dcache.WriteLineReq_miss_rate::total     0.874757                       # miss rate for WriteLineReq accesses
system.cpu60.dcache.LoadLockedReq_hits::.cpu60.data        41673                       # number of LoadLockedReq hits
system.cpu60.dcache.LoadLockedReq_hits::total        41673                       # number of LoadLockedReq hits
system.cpu60.dcache.LoadLockedReq_misses::.cpu60.data         1165                       # number of LoadLockedReq misses
system.cpu60.dcache.LoadLockedReq_misses::total         1165                       # number of LoadLockedReq misses
system.cpu60.dcache.LoadLockedReq_accesses::.cpu60.data        42838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu60.dcache.LoadLockedReq_accesses::total        42838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu60.dcache.LoadLockedReq_miss_rate::.cpu60.data     0.027195                       # miss rate for LoadLockedReq accesses
system.cpu60.dcache.LoadLockedReq_miss_rate::total     0.027195                       # miss rate for LoadLockedReq accesses
system.cpu60.dcache.StoreCondReq_hits::.cpu60.data        41511                       # number of StoreCondReq hits
system.cpu60.dcache.StoreCondReq_hits::total        41511                       # number of StoreCondReq hits
system.cpu60.dcache.StoreCondReq_misses::.cpu60.data          116                       # number of StoreCondReq misses
system.cpu60.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu60.dcache.StoreCondReq_accesses::.cpu60.data        41627                       # number of StoreCondReq accesses(hits+misses)
system.cpu60.dcache.StoreCondReq_accesses::total        41627                       # number of StoreCondReq accesses(hits+misses)
system.cpu60.dcache.StoreCondReq_miss_rate::.cpu60.data     0.002787                       # miss rate for StoreCondReq accesses
system.cpu60.dcache.StoreCondReq_miss_rate::total     0.002787                       # miss rate for StoreCondReq accesses
system.cpu60.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.tags.tagsinuse         295.076954                       # Cycle average of tags in use
system.cpu60.dcache.tags.total_refs           4291154                       # Total number of references to valid blocks.
system.cpu60.dcache.tags.sampled_refs          109813                       # Sample count of references to valid blocks.
system.cpu60.dcache.tags.avg_refs           39.076922                       # Average number of references to valid blocks.
system.cpu60.dcache.tags.warmup_cycle    4326123917784                       # Cycle when the warmup percentage was hit.
system.cpu60.dcache.tags.occ_blocks::.cpu60.data   295.076954                       # Average occupied blocks per requestor
system.cpu60.dcache.tags.occ_percent::.cpu60.data     0.288161                       # Average percentage of cache occupancy
system.cpu60.dcache.tags.occ_percent::total     0.288161                       # Average percentage of cache occupancy
system.cpu60.dcache.tags.occ_task_id_blocks::1024          711                       # Occupied blocks per task id
system.cpu60.dcache.tags.age_task_id_blocks_1024::4          711                       # Occupied blocks per task id
system.cpu60.dcache.tags.occ_task_id_percent::1024     0.694336                       # Percentage of cache occupancy per task id
system.cpu60.dcache.tags.tag_accesses         8698027                       # Number of tag accesses
system.cpu60.dcache.tags.data_accesses        8698027                       # Number of data accesses
system.cpu63.numPwrStateTransitions              2465                       # Number of power state transitions
system.cpu63.pwrStateClkGateDist::samples         1225                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::mean   5736027135.643266                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::stdev  73279766729.339218                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::1000-5e+10         1219     99.51%     99.51% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.59% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::2.5e+11-3e+11            3      0.24%     99.84% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::9e+11-9.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::total          1225                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateResidencyTicks::ON   54696608797                       # Cumulative time (in ticks) in various power states
system.cpu63.pwrStateResidencyTicks::CLK_GATED 7026633241163                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.demand_hits::.cpu63.inst      8200526                       # number of demand (read+write) hits
system.cpu63.icache.demand_hits::total        8200526                       # number of demand (read+write) hits
system.cpu63.icache.overall_hits::.cpu63.inst      8200526                       # number of overall hits
system.cpu63.icache.overall_hits::total       8200526                       # number of overall hits
system.cpu63.icache.demand_misses::.cpu63.inst       138825                       # number of demand (read+write) misses
system.cpu63.icache.demand_misses::total       138825                       # number of demand (read+write) misses
system.cpu63.icache.overall_misses::.cpu63.inst       138825                       # number of overall misses
system.cpu63.icache.overall_misses::total       138825                       # number of overall misses
system.cpu63.icache.demand_accesses::.cpu63.inst      8339351                       # number of demand (read+write) accesses
system.cpu63.icache.demand_accesses::total      8339351                       # number of demand (read+write) accesses
system.cpu63.icache.overall_accesses::.cpu63.inst      8339351                       # number of overall (read+write) accesses
system.cpu63.icache.overall_accesses::total      8339351                       # number of overall (read+write) accesses
system.cpu63.icache.demand_miss_rate::.cpu63.inst     0.016647                       # miss rate for demand accesses
system.cpu63.icache.demand_miss_rate::total     0.016647                       # miss rate for demand accesses
system.cpu63.icache.overall_miss_rate::.cpu63.inst     0.016647                       # miss rate for overall accesses
system.cpu63.icache.overall_miss_rate::total     0.016647                       # miss rate for overall accesses
system.cpu63.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu63.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu63.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu63.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu63.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu63.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu63.icache.writebacks::.writebacks       138301                       # number of writebacks
system.cpu63.icache.writebacks::total          138301                       # number of writebacks
system.cpu63.icache.replacements               138301                       # number of replacements
system.cpu63.icache.ReadReq_hits::.cpu63.inst      8200526                       # number of ReadReq hits
system.cpu63.icache.ReadReq_hits::total       8200526                       # number of ReadReq hits
system.cpu63.icache.ReadReq_misses::.cpu63.inst       138825                       # number of ReadReq misses
system.cpu63.icache.ReadReq_misses::total       138825                       # number of ReadReq misses
system.cpu63.icache.ReadReq_accesses::.cpu63.inst      8339351                       # number of ReadReq accesses(hits+misses)
system.cpu63.icache.ReadReq_accesses::total      8339351                       # number of ReadReq accesses(hits+misses)
system.cpu63.icache.ReadReq_miss_rate::.cpu63.inst     0.016647                       # miss rate for ReadReq accesses
system.cpu63.icache.ReadReq_miss_rate::total     0.016647                       # miss rate for ReadReq accesses
system.cpu63.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.tags.tagsinuse         191.310112                       # Cycle average of tags in use
system.cpu63.icache.tags.total_refs           8339351                       # Total number of references to valid blocks.
system.cpu63.icache.tags.sampled_refs          138825                       # Sample count of references to valid blocks.
system.cpu63.icache.tags.avg_refs           60.070960                       # Average number of references to valid blocks.
system.cpu63.icache.tags.warmup_cycle    4422879557616                       # Cycle when the warmup percentage was hit.
system.cpu63.icache.tags.occ_blocks::.cpu63.inst   191.310112                       # Average occupied blocks per requestor
system.cpu63.icache.tags.occ_percent::.cpu63.inst     0.373653                       # Average percentage of cache occupancy
system.cpu63.icache.tags.occ_percent::total     0.373653                       # Average percentage of cache occupancy
system.cpu63.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu63.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu63.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu63.icache.tags.tag_accesses        16817527                       # Number of tag accesses
system.cpu63.icache.tags.data_accesses       16817527                       # Number of data accesses
system.cpu63.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.demand_hits::.cpu63.data      3123818                       # number of demand (read+write) hits
system.cpu63.dcache.demand_hits::total        3123818                       # number of demand (read+write) hits
system.cpu63.dcache.overall_hits::.cpu63.data      3141873                       # number of overall hits
system.cpu63.dcache.overall_hits::total       3141873                       # number of overall hits
system.cpu63.dcache.demand_misses::.cpu63.data        68794                       # number of demand (read+write) misses
system.cpu63.dcache.demand_misses::total        68794                       # number of demand (read+write) misses
system.cpu63.dcache.overall_misses::.cpu63.data        73521                       # number of overall misses
system.cpu63.dcache.overall_misses::total        73521                       # number of overall misses
system.cpu63.dcache.demand_accesses::.cpu63.data      3192612                       # number of demand (read+write) accesses
system.cpu63.dcache.demand_accesses::total      3192612                       # number of demand (read+write) accesses
system.cpu63.dcache.overall_accesses::.cpu63.data      3215394                       # number of overall (read+write) accesses
system.cpu63.dcache.overall_accesses::total      3215394                       # number of overall (read+write) accesses
system.cpu63.dcache.demand_miss_rate::.cpu63.data     0.021548                       # miss rate for demand accesses
system.cpu63.dcache.demand_miss_rate::total     0.021548                       # miss rate for demand accesses
system.cpu63.dcache.overall_miss_rate::.cpu63.data     0.022865                       # miss rate for overall accesses
system.cpu63.dcache.overall_miss_rate::total     0.022865                       # miss rate for overall accesses
system.cpu63.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu63.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu63.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu63.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu63.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu63.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu63.dcache.writebacks::.writebacks        25688                       # number of writebacks
system.cpu63.dcache.writebacks::total           25688                       # number of writebacks
system.cpu63.dcache.replacements                58029                       # number of replacements
system.cpu63.dcache.ReadReq_hits::.cpu63.data      1876205                       # number of ReadReq hits
system.cpu63.dcache.ReadReq_hits::total       1876205                       # number of ReadReq hits
system.cpu63.dcache.ReadReq_misses::.cpu63.data        48221                       # number of ReadReq misses
system.cpu63.dcache.ReadReq_misses::total        48221                       # number of ReadReq misses
system.cpu63.dcache.ReadReq_accesses::.cpu63.data      1924426                       # number of ReadReq accesses(hits+misses)
system.cpu63.dcache.ReadReq_accesses::total      1924426                       # number of ReadReq accesses(hits+misses)
system.cpu63.dcache.ReadReq_miss_rate::.cpu63.data     0.025057                       # miss rate for ReadReq accesses
system.cpu63.dcache.ReadReq_miss_rate::total     0.025057                       # miss rate for ReadReq accesses
system.cpu63.dcache.WriteReq_hits::.cpu63.data      1246454                       # number of WriteReq hits
system.cpu63.dcache.WriteReq_hits::total      1246454                       # number of WriteReq hits
system.cpu63.dcache.WriteReq_misses::.cpu63.data        13977                       # number of WriteReq misses
system.cpu63.dcache.WriteReq_misses::total        13977                       # number of WriteReq misses
system.cpu63.dcache.WriteReq_accesses::.cpu63.data      1260431                       # number of WriteReq accesses(hits+misses)
system.cpu63.dcache.WriteReq_accesses::total      1260431                       # number of WriteReq accesses(hits+misses)
system.cpu63.dcache.WriteReq_miss_rate::.cpu63.data     0.011089                       # miss rate for WriteReq accesses
system.cpu63.dcache.WriteReq_miss_rate::total     0.011089                       # miss rate for WriteReq accesses
system.cpu63.dcache.SoftPFReq_hits::.cpu63.data          423                       # number of SoftPFReq hits
system.cpu63.dcache.SoftPFReq_hits::total          423                       # number of SoftPFReq hits
system.cpu63.dcache.SoftPFReq_misses::.cpu63.data          708                       # number of SoftPFReq misses
system.cpu63.dcache.SoftPFReq_misses::total          708                       # number of SoftPFReq misses
system.cpu63.dcache.SoftPFReq_accesses::.cpu63.data         1131                       # number of SoftPFReq accesses(hits+misses)
system.cpu63.dcache.SoftPFReq_accesses::total         1131                       # number of SoftPFReq accesses(hits+misses)
system.cpu63.dcache.SoftPFReq_miss_rate::.cpu63.data     0.625995                       # miss rate for SoftPFReq accesses
system.cpu63.dcache.SoftPFReq_miss_rate::total     0.625995                       # miss rate for SoftPFReq accesses
system.cpu63.dcache.SoftPFExReq_hits::.cpu63.data        17632                       # number of SoftPFExReq hits
system.cpu63.dcache.SoftPFExReq_hits::total        17632                       # number of SoftPFExReq hits
system.cpu63.dcache.SoftPFExReq_misses::.cpu63.data         4019                       # number of SoftPFExReq misses
system.cpu63.dcache.SoftPFExReq_misses::total         4019                       # number of SoftPFExReq misses
system.cpu63.dcache.SoftPFExReq_accesses::.cpu63.data        21651                       # number of SoftPFExReq accesses(hits+misses)
system.cpu63.dcache.SoftPFExReq_accesses::total        21651                       # number of SoftPFExReq accesses(hits+misses)
system.cpu63.dcache.SoftPFExReq_miss_rate::.cpu63.data     0.185627                       # miss rate for SoftPFExReq accesses
system.cpu63.dcache.SoftPFExReq_miss_rate::total     0.185627                       # miss rate for SoftPFExReq accesses
system.cpu63.dcache.WriteLineReq_hits::.cpu63.data         1159                       # number of WriteLineReq hits
system.cpu63.dcache.WriteLineReq_hits::total         1159                       # number of WriteLineReq hits
system.cpu63.dcache.WriteLineReq_misses::.cpu63.data         6596                       # number of WriteLineReq misses
system.cpu63.dcache.WriteLineReq_misses::total         6596                       # number of WriteLineReq misses
system.cpu63.dcache.WriteLineReq_accesses::.cpu63.data         7755                       # number of WriteLineReq accesses(hits+misses)
system.cpu63.dcache.WriteLineReq_accesses::total         7755                       # number of WriteLineReq accesses(hits+misses)
system.cpu63.dcache.WriteLineReq_miss_rate::.cpu63.data     0.850548                       # miss rate for WriteLineReq accesses
system.cpu63.dcache.WriteLineReq_miss_rate::total     0.850548                       # miss rate for WriteLineReq accesses
system.cpu63.dcache.LoadLockedReq_hits::.cpu63.data        30252                       # number of LoadLockedReq hits
system.cpu63.dcache.LoadLockedReq_hits::total        30252                       # number of LoadLockedReq hits
system.cpu63.dcache.LoadLockedReq_misses::.cpu63.data         1126                       # number of LoadLockedReq misses
system.cpu63.dcache.LoadLockedReq_misses::total         1126                       # number of LoadLockedReq misses
system.cpu63.dcache.LoadLockedReq_accesses::.cpu63.data        31378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu63.dcache.LoadLockedReq_accesses::total        31378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu63.dcache.LoadLockedReq_miss_rate::.cpu63.data     0.035885                       # miss rate for LoadLockedReq accesses
system.cpu63.dcache.LoadLockedReq_miss_rate::total     0.035885                       # miss rate for LoadLockedReq accesses
system.cpu63.dcache.StoreCondReq_hits::.cpu63.data        30094                       # number of StoreCondReq hits
system.cpu63.dcache.StoreCondReq_hits::total        30094                       # number of StoreCondReq hits
system.cpu63.dcache.StoreCondReq_misses::.cpu63.data          200                       # number of StoreCondReq misses
system.cpu63.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu63.dcache.StoreCondReq_accesses::.cpu63.data        30294                       # number of StoreCondReq accesses(hits+misses)
system.cpu63.dcache.StoreCondReq_accesses::total        30294                       # number of StoreCondReq accesses(hits+misses)
system.cpu63.dcache.StoreCondReq_miss_rate::.cpu63.data     0.006602                       # miss rate for StoreCondReq accesses
system.cpu63.dcache.StoreCondReq_miss_rate::total     0.006602                       # miss rate for StoreCondReq accesses
system.cpu63.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.tags.tagsinuse         292.733001                       # Cycle average of tags in use
system.cpu63.dcache.tags.total_refs           3280968                       # Total number of references to valid blocks.
system.cpu63.dcache.tags.sampled_refs           70375                       # Sample count of references to valid blocks.
system.cpu63.dcache.tags.avg_refs           46.621215                       # Average number of references to valid blocks.
system.cpu63.dcache.tags.warmup_cycle    4422879585396                       # Cycle when the warmup percentage was hit.
system.cpu63.dcache.tags.occ_blocks::.cpu63.data   292.733001                       # Average occupied blocks per requestor
system.cpu63.dcache.tags.occ_percent::.cpu63.data     0.285872                       # Average percentage of cache occupancy
system.cpu63.dcache.tags.occ_percent::total     0.285872                       # Average percentage of cache occupancy
system.cpu63.dcache.tags.occ_task_id_blocks::1024          772                       # Occupied blocks per task id
system.cpu63.dcache.tags.age_task_id_blocks_1024::4          772                       # Occupied blocks per task id
system.cpu63.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu63.dcache.tags.tag_accesses         6632319                       # Number of tag accesses
system.cpu63.dcache.tags.data_accesses        6632319                       # Number of data accesses
system.cpu62.numPwrStateTransitions              3083                       # Number of power state transitions
system.cpu62.pwrStateClkGateDist::samples         1521                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::mean   4596136108.558186                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::stdev  65475295809.241760                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::1000-5e+10         1515     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.74% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::2.5e+11-3e+11            2      0.13%     99.87% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::9e+11-9.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::total          1521                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateResidencyTicks::ON   90606828843                       # Cumulative time (in ticks) in various power states
system.cpu62.pwrStateResidencyTicks::CLK_GATED 6990723021117                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.demand_hits::.cpu62.inst     13654432                       # number of demand (read+write) hits
system.cpu62.icache.demand_hits::total       13654432                       # number of demand (read+write) hits
system.cpu62.icache.overall_hits::.cpu62.inst     13654432                       # number of overall hits
system.cpu62.icache.overall_hits::total      13654432                       # number of overall hits
system.cpu62.icache.demand_misses::.cpu62.inst       206705                       # number of demand (read+write) misses
system.cpu62.icache.demand_misses::total       206705                       # number of demand (read+write) misses
system.cpu62.icache.overall_misses::.cpu62.inst       206705                       # number of overall misses
system.cpu62.icache.overall_misses::total       206705                       # number of overall misses
system.cpu62.icache.demand_accesses::.cpu62.inst     13861137                       # number of demand (read+write) accesses
system.cpu62.icache.demand_accesses::total     13861137                       # number of demand (read+write) accesses
system.cpu62.icache.overall_accesses::.cpu62.inst     13861137                       # number of overall (read+write) accesses
system.cpu62.icache.overall_accesses::total     13861137                       # number of overall (read+write) accesses
system.cpu62.icache.demand_miss_rate::.cpu62.inst     0.014913                       # miss rate for demand accesses
system.cpu62.icache.demand_miss_rate::total     0.014913                       # miss rate for demand accesses
system.cpu62.icache.overall_miss_rate::.cpu62.inst     0.014913                       # miss rate for overall accesses
system.cpu62.icache.overall_miss_rate::total     0.014913                       # miss rate for overall accesses
system.cpu62.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu62.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu62.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu62.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu62.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu62.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu62.icache.writebacks::.writebacks       206182                       # number of writebacks
system.cpu62.icache.writebacks::total          206182                       # number of writebacks
system.cpu62.icache.replacements               206182                       # number of replacements
system.cpu62.icache.ReadReq_hits::.cpu62.inst     13654432                       # number of ReadReq hits
system.cpu62.icache.ReadReq_hits::total      13654432                       # number of ReadReq hits
system.cpu62.icache.ReadReq_misses::.cpu62.inst       206705                       # number of ReadReq misses
system.cpu62.icache.ReadReq_misses::total       206705                       # number of ReadReq misses
system.cpu62.icache.ReadReq_accesses::.cpu62.inst     13861137                       # number of ReadReq accesses(hits+misses)
system.cpu62.icache.ReadReq_accesses::total     13861137                       # number of ReadReq accesses(hits+misses)
system.cpu62.icache.ReadReq_miss_rate::.cpu62.inst     0.014913                       # miss rate for ReadReq accesses
system.cpu62.icache.ReadReq_miss_rate::total     0.014913                       # miss rate for ReadReq accesses
system.cpu62.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.tags.tagsinuse         193.627307                       # Cycle average of tags in use
system.cpu62.icache.tags.total_refs          13861137                       # Total number of references to valid blocks.
system.cpu62.icache.tags.sampled_refs          206705                       # Sample count of references to valid blocks.
system.cpu62.icache.tags.avg_refs           67.057580                       # Average number of references to valid blocks.
system.cpu62.icache.tags.warmup_cycle    4390627844352                       # Cycle when the warmup percentage was hit.
system.cpu62.icache.tags.occ_blocks::.cpu62.inst   193.627307                       # Average occupied blocks per requestor
system.cpu62.icache.tags.occ_percent::.cpu62.inst     0.378178                       # Average percentage of cache occupancy
system.cpu62.icache.tags.occ_percent::total     0.378178                       # Average percentage of cache occupancy
system.cpu62.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu62.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu62.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu62.icache.tags.tag_accesses        27928979                       # Number of tag accesses
system.cpu62.icache.tags.data_accesses       27928979                       # Number of data accesses
system.cpu62.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.demand_hits::.cpu62.data      5273862                       # number of demand (read+write) hits
system.cpu62.dcache.demand_hits::total        5273862                       # number of demand (read+write) hits
system.cpu62.dcache.overall_hits::.cpu62.data      5299723                       # number of overall hits
system.cpu62.dcache.overall_hits::total       5299723                       # number of overall hits
system.cpu62.dcache.demand_misses::.cpu62.data       101299                       # number of demand (read+write) misses
system.cpu62.dcache.demand_misses::total       101299                       # number of demand (read+write) misses
system.cpu62.dcache.overall_misses::.cpu62.data       106793                       # number of overall misses
system.cpu62.dcache.overall_misses::total       106793                       # number of overall misses
system.cpu62.dcache.demand_accesses::.cpu62.data      5375161                       # number of demand (read+write) accesses
system.cpu62.dcache.demand_accesses::total      5375161                       # number of demand (read+write) accesses
system.cpu62.dcache.overall_accesses::.cpu62.data      5406516                       # number of overall (read+write) accesses
system.cpu62.dcache.overall_accesses::total      5406516                       # number of overall (read+write) accesses
system.cpu62.dcache.demand_miss_rate::.cpu62.data     0.018846                       # miss rate for demand accesses
system.cpu62.dcache.demand_miss_rate::total     0.018846                       # miss rate for demand accesses
system.cpu62.dcache.overall_miss_rate::.cpu62.data     0.019753                       # miss rate for overall accesses
system.cpu62.dcache.overall_miss_rate::total     0.019753                       # miss rate for overall accesses
system.cpu62.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu62.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu62.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu62.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu62.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu62.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu62.dcache.writebacks::.writebacks        38646                       # number of writebacks
system.cpu62.dcache.writebacks::total           38646                       # number of writebacks
system.cpu62.dcache.replacements                83884                       # number of replacements
system.cpu62.dcache.ReadReq_hits::.cpu62.data      3187851                       # number of ReadReq hits
system.cpu62.dcache.ReadReq_hits::total       3187851                       # number of ReadReq hits
system.cpu62.dcache.ReadReq_misses::.cpu62.data        68255                       # number of ReadReq misses
system.cpu62.dcache.ReadReq_misses::total        68255                       # number of ReadReq misses
system.cpu62.dcache.ReadReq_accesses::.cpu62.data      3256106                       # number of ReadReq accesses(hits+misses)
system.cpu62.dcache.ReadReq_accesses::total      3256106                       # number of ReadReq accesses(hits+misses)
system.cpu62.dcache.ReadReq_miss_rate::.cpu62.data     0.020962                       # miss rate for ReadReq accesses
system.cpu62.dcache.ReadReq_miss_rate::total     0.020962                       # miss rate for ReadReq accesses
system.cpu62.dcache.WriteReq_hits::.cpu62.data      2075738                       # number of WriteReq hits
system.cpu62.dcache.WriteReq_hits::total      2075738                       # number of WriteReq hits
system.cpu62.dcache.WriteReq_misses::.cpu62.data        20401                       # number of WriteReq misses
system.cpu62.dcache.WriteReq_misses::total        20401                       # number of WriteReq misses
system.cpu62.dcache.WriteReq_accesses::.cpu62.data      2096139                       # number of WriteReq accesses(hits+misses)
system.cpu62.dcache.WriteReq_accesses::total      2096139                       # number of WriteReq accesses(hits+misses)
system.cpu62.dcache.WriteReq_miss_rate::.cpu62.data     0.009733                       # miss rate for WriteReq accesses
system.cpu62.dcache.WriteReq_miss_rate::total     0.009733                       # miss rate for WriteReq accesses
system.cpu62.dcache.SoftPFReq_hits::.cpu62.data          139                       # number of SoftPFReq hits
system.cpu62.dcache.SoftPFReq_hits::total          139                       # number of SoftPFReq hits
system.cpu62.dcache.SoftPFReq_misses::.cpu62.data          422                       # number of SoftPFReq misses
system.cpu62.dcache.SoftPFReq_misses::total          422                       # number of SoftPFReq misses
system.cpu62.dcache.SoftPFReq_accesses::.cpu62.data          561                       # number of SoftPFReq accesses(hits+misses)
system.cpu62.dcache.SoftPFReq_accesses::total          561                       # number of SoftPFReq accesses(hits+misses)
system.cpu62.dcache.SoftPFReq_miss_rate::.cpu62.data     0.752228                       # miss rate for SoftPFReq accesses
system.cpu62.dcache.SoftPFReq_miss_rate::total     0.752228                       # miss rate for SoftPFReq accesses
system.cpu62.dcache.SoftPFExReq_hits::.cpu62.data        25722                       # number of SoftPFExReq hits
system.cpu62.dcache.SoftPFExReq_hits::total        25722                       # number of SoftPFExReq hits
system.cpu62.dcache.SoftPFExReq_misses::.cpu62.data         5072                       # number of SoftPFExReq misses
system.cpu62.dcache.SoftPFExReq_misses::total         5072                       # number of SoftPFExReq misses
system.cpu62.dcache.SoftPFExReq_accesses::.cpu62.data        30794                       # number of SoftPFExReq accesses(hits+misses)
system.cpu62.dcache.SoftPFExReq_accesses::total        30794                       # number of SoftPFExReq accesses(hits+misses)
system.cpu62.dcache.SoftPFExReq_miss_rate::.cpu62.data     0.164707                       # miss rate for SoftPFExReq accesses
system.cpu62.dcache.SoftPFExReq_miss_rate::total     0.164707                       # miss rate for SoftPFExReq accesses
system.cpu62.dcache.WriteLineReq_hits::.cpu62.data        10273                       # number of WriteLineReq hits
system.cpu62.dcache.WriteLineReq_hits::total        10273                       # number of WriteLineReq hits
system.cpu62.dcache.WriteLineReq_misses::.cpu62.data        12643                       # number of WriteLineReq misses
system.cpu62.dcache.WriteLineReq_misses::total        12643                       # number of WriteLineReq misses
system.cpu62.dcache.WriteLineReq_accesses::.cpu62.data        22916                       # number of WriteLineReq accesses(hits+misses)
system.cpu62.dcache.WriteLineReq_accesses::total        22916                       # number of WriteLineReq accesses(hits+misses)
system.cpu62.dcache.WriteLineReq_miss_rate::.cpu62.data     0.551711                       # miss rate for WriteLineReq accesses
system.cpu62.dcache.WriteLineReq_miss_rate::total     0.551711                       # miss rate for WriteLineReq accesses
system.cpu62.dcache.LoadLockedReq_hits::.cpu62.data        39239                       # number of LoadLockedReq hits
system.cpu62.dcache.LoadLockedReq_hits::total        39239                       # number of LoadLockedReq hits
system.cpu62.dcache.LoadLockedReq_misses::.cpu62.data         1077                       # number of LoadLockedReq misses
system.cpu62.dcache.LoadLockedReq_misses::total         1077                       # number of LoadLockedReq misses
system.cpu62.dcache.LoadLockedReq_accesses::.cpu62.data        40316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu62.dcache.LoadLockedReq_accesses::total        40316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu62.dcache.LoadLockedReq_miss_rate::.cpu62.data     0.026714                       # miss rate for LoadLockedReq accesses
system.cpu62.dcache.LoadLockedReq_miss_rate::total     0.026714                       # miss rate for LoadLockedReq accesses
system.cpu62.dcache.StoreCondReq_hits::.cpu62.data        39023                       # number of StoreCondReq hits
system.cpu62.dcache.StoreCondReq_hits::total        39023                       # number of StoreCondReq hits
system.cpu62.dcache.StoreCondReq_misses::.cpu62.data          135                       # number of StoreCondReq misses
system.cpu62.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu62.dcache.StoreCondReq_accesses::.cpu62.data        39158                       # number of StoreCondReq accesses(hits+misses)
system.cpu62.dcache.StoreCondReq_accesses::total        39158                       # number of StoreCondReq accesses(hits+misses)
system.cpu62.dcache.StoreCondReq_miss_rate::.cpu62.data     0.003448                       # miss rate for StoreCondReq accesses
system.cpu62.dcache.StoreCondReq_miss_rate::total     0.003448                       # miss rate for StoreCondReq accesses
system.cpu62.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.tags.tagsinuse         289.516707                       # Cycle average of tags in use
system.cpu62.dcache.tags.total_refs           5496399                       # Total number of references to valid blocks.
system.cpu62.dcache.tags.sampled_refs           97192                       # Sample count of references to valid blocks.
system.cpu62.dcache.tags.avg_refs           56.551969                       # Average number of references to valid blocks.
system.cpu62.dcache.tags.warmup_cycle    4390627872132                       # Cycle when the warmup percentage was hit.
system.cpu62.dcache.tags.occ_blocks::.cpu62.data   289.516707                       # Average occupied blocks per requestor
system.cpu62.dcache.tags.occ_percent::.cpu62.data     0.282731                       # Average percentage of cache occupancy
system.cpu62.dcache.tags.occ_percent::total     0.282731                       # Average percentage of cache occupancy
system.cpu62.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu62.dcache.tags.age_task_id_blocks_1024::4          789                       # Occupied blocks per task id
system.cpu62.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu62.dcache.tags.tag_accesses        11090168                       # Number of tag accesses
system.cpu62.dcache.tags.data_accesses       11090168                       # Number of data accesses
system.cpu64.numPwrStateTransitions              2749                       # Number of power state transitions
system.cpu64.pwrStateClkGateDist::samples         1359                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::mean   5179886570.038263                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::stdev  69436087910.216187                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::1000-5e+10         1351     99.41%     99.41% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::5e+10-1e+11            3      0.22%     99.63% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.71% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.85% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::9e+11-9.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::total          1359                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateResidencyTicks::ON   41864001278                       # Cumulative time (in ticks) in various power states
system.cpu64.pwrStateResidencyTicks::CLK_GATED 7039465848682                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.demand_hits::.cpu64.inst      6362718                       # number of demand (read+write) hits
system.cpu64.icache.demand_hits::total        6362718                       # number of demand (read+write) hits
system.cpu64.icache.overall_hits::.cpu64.inst      6362718                       # number of overall hits
system.cpu64.icache.overall_hits::total       6362718                       # number of overall hits
system.cpu64.icache.demand_misses::.cpu64.inst        77806                       # number of demand (read+write) misses
system.cpu64.icache.demand_misses::total        77806                       # number of demand (read+write) misses
system.cpu64.icache.overall_misses::.cpu64.inst        77806                       # number of overall misses
system.cpu64.icache.overall_misses::total        77806                       # number of overall misses
system.cpu64.icache.demand_accesses::.cpu64.inst      6440524                       # number of demand (read+write) accesses
system.cpu64.icache.demand_accesses::total      6440524                       # number of demand (read+write) accesses
system.cpu64.icache.overall_accesses::.cpu64.inst      6440524                       # number of overall (read+write) accesses
system.cpu64.icache.overall_accesses::total      6440524                       # number of overall (read+write) accesses
system.cpu64.icache.demand_miss_rate::.cpu64.inst     0.012081                       # miss rate for demand accesses
system.cpu64.icache.demand_miss_rate::total     0.012081                       # miss rate for demand accesses
system.cpu64.icache.overall_miss_rate::.cpu64.inst     0.012081                       # miss rate for overall accesses
system.cpu64.icache.overall_miss_rate::total     0.012081                       # miss rate for overall accesses
system.cpu64.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu64.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu64.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu64.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu64.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu64.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu64.icache.writebacks::.writebacks        77282                       # number of writebacks
system.cpu64.icache.writebacks::total           77282                       # number of writebacks
system.cpu64.icache.replacements                77282                       # number of replacements
system.cpu64.icache.ReadReq_hits::.cpu64.inst      6362718                       # number of ReadReq hits
system.cpu64.icache.ReadReq_hits::total       6362718                       # number of ReadReq hits
system.cpu64.icache.ReadReq_misses::.cpu64.inst        77806                       # number of ReadReq misses
system.cpu64.icache.ReadReq_misses::total        77806                       # number of ReadReq misses
system.cpu64.icache.ReadReq_accesses::.cpu64.inst      6440524                       # number of ReadReq accesses(hits+misses)
system.cpu64.icache.ReadReq_accesses::total      6440524                       # number of ReadReq accesses(hits+misses)
system.cpu64.icache.ReadReq_miss_rate::.cpu64.inst     0.012081                       # miss rate for ReadReq accesses
system.cpu64.icache.ReadReq_miss_rate::total     0.012081                       # miss rate for ReadReq accesses
system.cpu64.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.tags.tagsinuse         188.984989                       # Cycle average of tags in use
system.cpu64.icache.tags.total_refs           6440524                       # Total number of references to valid blocks.
system.cpu64.icache.tags.sampled_refs           77806                       # Sample count of references to valid blocks.
system.cpu64.icache.tags.avg_refs           82.776701                       # Average number of references to valid blocks.
system.cpu64.icache.tags.warmup_cycle    4455131309772                       # Cycle when the warmup percentage was hit.
system.cpu64.icache.tags.occ_blocks::.cpu64.inst   188.984989                       # Average occupied blocks per requestor
system.cpu64.icache.tags.occ_percent::.cpu64.inst     0.369111                       # Average percentage of cache occupancy
system.cpu64.icache.tags.occ_percent::total     0.369111                       # Average percentage of cache occupancy
system.cpu64.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu64.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu64.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu64.icache.tags.tag_accesses        12958854                       # Number of tag accesses
system.cpu64.icache.tags.data_accesses       12958854                       # Number of data accesses
system.cpu64.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.demand_hits::.cpu64.data      2363721                       # number of demand (read+write) hits
system.cpu64.dcache.demand_hits::total        2363721                       # number of demand (read+write) hits
system.cpu64.dcache.overall_hits::.cpu64.data      2380746                       # number of overall hits
system.cpu64.dcache.overall_hits::total       2380746                       # number of overall hits
system.cpu64.dcache.demand_misses::.cpu64.data        55631                       # number of demand (read+write) misses
system.cpu64.dcache.demand_misses::total        55631                       # number of demand (read+write) misses
system.cpu64.dcache.overall_misses::.cpu64.data        59874                       # number of overall misses
system.cpu64.dcache.overall_misses::total        59874                       # number of overall misses
system.cpu64.dcache.demand_accesses::.cpu64.data      2419352                       # number of demand (read+write) accesses
system.cpu64.dcache.demand_accesses::total      2419352                       # number of demand (read+write) accesses
system.cpu64.dcache.overall_accesses::.cpu64.data      2440620                       # number of overall (read+write) accesses
system.cpu64.dcache.overall_accesses::total      2440620                       # number of overall (read+write) accesses
system.cpu64.dcache.demand_miss_rate::.cpu64.data     0.022994                       # miss rate for demand accesses
system.cpu64.dcache.demand_miss_rate::total     0.022994                       # miss rate for demand accesses
system.cpu64.dcache.overall_miss_rate::.cpu64.data     0.024532                       # miss rate for overall accesses
system.cpu64.dcache.overall_miss_rate::total     0.024532                       # miss rate for overall accesses
system.cpu64.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu64.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu64.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu64.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu64.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu64.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu64.dcache.writebacks::.writebacks        17829                       # number of writebacks
system.cpu64.dcache.writebacks::total           17829                       # number of writebacks
system.cpu64.dcache.replacements                44665                       # number of replacements
system.cpu64.dcache.ReadReq_hits::.cpu64.data      1496293                       # number of ReadReq hits
system.cpu64.dcache.ReadReq_hits::total       1496293                       # number of ReadReq hits
system.cpu64.dcache.ReadReq_misses::.cpu64.data        37776                       # number of ReadReq misses
system.cpu64.dcache.ReadReq_misses::total        37776                       # number of ReadReq misses
system.cpu64.dcache.ReadReq_accesses::.cpu64.data      1534069                       # number of ReadReq accesses(hits+misses)
system.cpu64.dcache.ReadReq_accesses::total      1534069                       # number of ReadReq accesses(hits+misses)
system.cpu64.dcache.ReadReq_miss_rate::.cpu64.data     0.024625                       # miss rate for ReadReq accesses
system.cpu64.dcache.ReadReq_miss_rate::total     0.024625                       # miss rate for ReadReq accesses
system.cpu64.dcache.WriteReq_hits::.cpu64.data       866950                       # number of WriteReq hits
system.cpu64.dcache.WriteReq_hits::total       866950                       # number of WriteReq hits
system.cpu64.dcache.WriteReq_misses::.cpu64.data        12878                       # number of WriteReq misses
system.cpu64.dcache.WriteReq_misses::total        12878                       # number of WriteReq misses
system.cpu64.dcache.WriteReq_accesses::.cpu64.data       879828                       # number of WriteReq accesses(hits+misses)
system.cpu64.dcache.WriteReq_accesses::total       879828                       # number of WriteReq accesses(hits+misses)
system.cpu64.dcache.WriteReq_miss_rate::.cpu64.data     0.014637                       # miss rate for WriteReq accesses
system.cpu64.dcache.WriteReq_miss_rate::total     0.014637                       # miss rate for WriteReq accesses
system.cpu64.dcache.SoftPFReq_hits::.cpu64.data          104                       # number of SoftPFReq hits
system.cpu64.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu64.dcache.SoftPFReq_misses::.cpu64.data          219                       # number of SoftPFReq misses
system.cpu64.dcache.SoftPFReq_misses::total          219                       # number of SoftPFReq misses
system.cpu64.dcache.SoftPFReq_accesses::.cpu64.data          323                       # number of SoftPFReq accesses(hits+misses)
system.cpu64.dcache.SoftPFReq_accesses::total          323                       # number of SoftPFReq accesses(hits+misses)
system.cpu64.dcache.SoftPFReq_miss_rate::.cpu64.data     0.678019                       # miss rate for SoftPFReq accesses
system.cpu64.dcache.SoftPFReq_miss_rate::total     0.678019                       # miss rate for SoftPFReq accesses
system.cpu64.dcache.SoftPFExReq_hits::.cpu64.data        16921                       # number of SoftPFExReq hits
system.cpu64.dcache.SoftPFExReq_hits::total        16921                       # number of SoftPFExReq hits
system.cpu64.dcache.SoftPFExReq_misses::.cpu64.data         4024                       # number of SoftPFExReq misses
system.cpu64.dcache.SoftPFExReq_misses::total         4024                       # number of SoftPFExReq misses
system.cpu64.dcache.SoftPFExReq_accesses::.cpu64.data        20945                       # number of SoftPFExReq accesses(hits+misses)
system.cpu64.dcache.SoftPFExReq_accesses::total        20945                       # number of SoftPFExReq accesses(hits+misses)
system.cpu64.dcache.SoftPFExReq_miss_rate::.cpu64.data     0.192122                       # miss rate for SoftPFExReq accesses
system.cpu64.dcache.SoftPFExReq_miss_rate::total     0.192122                       # miss rate for SoftPFExReq accesses
system.cpu64.dcache.WriteLineReq_hits::.cpu64.data          478                       # number of WriteLineReq hits
system.cpu64.dcache.WriteLineReq_hits::total          478                       # number of WriteLineReq hits
system.cpu64.dcache.WriteLineReq_misses::.cpu64.data         4977                       # number of WriteLineReq misses
system.cpu64.dcache.WriteLineReq_misses::total         4977                       # number of WriteLineReq misses
system.cpu64.dcache.WriteLineReq_accesses::.cpu64.data         5455                       # number of WriteLineReq accesses(hits+misses)
system.cpu64.dcache.WriteLineReq_accesses::total         5455                       # number of WriteLineReq accesses(hits+misses)
system.cpu64.dcache.WriteLineReq_miss_rate::.cpu64.data     0.912374                       # miss rate for WriteLineReq accesses
system.cpu64.dcache.WriteLineReq_miss_rate::total     0.912374                       # miss rate for WriteLineReq accesses
system.cpu64.dcache.LoadLockedReq_hits::.cpu64.data        25183                       # number of LoadLockedReq hits
system.cpu64.dcache.LoadLockedReq_hits::total        25183                       # number of LoadLockedReq hits
system.cpu64.dcache.LoadLockedReq_misses::.cpu64.data          923                       # number of LoadLockedReq misses
system.cpu64.dcache.LoadLockedReq_misses::total          923                       # number of LoadLockedReq misses
system.cpu64.dcache.LoadLockedReq_accesses::.cpu64.data        26106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu64.dcache.LoadLockedReq_accesses::total        26106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu64.dcache.LoadLockedReq_miss_rate::.cpu64.data     0.035356                       # miss rate for LoadLockedReq accesses
system.cpu64.dcache.LoadLockedReq_miss_rate::total     0.035356                       # miss rate for LoadLockedReq accesses
system.cpu64.dcache.StoreCondReq_hits::.cpu64.data        24932                       # number of StoreCondReq hits
system.cpu64.dcache.StoreCondReq_hits::total        24932                       # number of StoreCondReq hits
system.cpu64.dcache.StoreCondReq_misses::.cpu64.data          139                       # number of StoreCondReq misses
system.cpu64.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu64.dcache.StoreCondReq_accesses::.cpu64.data        25071                       # number of StoreCondReq accesses(hits+misses)
system.cpu64.dcache.StoreCondReq_accesses::total        25071                       # number of StoreCondReq accesses(hits+misses)
system.cpu64.dcache.StoreCondReq_miss_rate::.cpu64.data     0.005544                       # miss rate for StoreCondReq accesses
system.cpu64.dcache.StoreCondReq_miss_rate::total     0.005544                       # miss rate for StoreCondReq accesses
system.cpu64.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.tags.tagsinuse         307.226085                       # Cycle average of tags in use
system.cpu64.dcache.tags.total_refs           2498805                       # Total number of references to valid blocks.
system.cpu64.dcache.tags.sampled_refs           54867                       # Sample count of references to valid blocks.
system.cpu64.dcache.tags.avg_refs           45.542949                       # Average number of references to valid blocks.
system.cpu64.dcache.tags.warmup_cycle    4455131337552                       # Cycle when the warmup percentage was hit.
system.cpu64.dcache.tags.occ_blocks::.cpu64.data   307.226085                       # Average occupied blocks per requestor
system.cpu64.dcache.tags.occ_percent::.cpu64.data     0.300025                       # Average percentage of cache occupancy
system.cpu64.dcache.tags.occ_percent::total     0.300025                       # Average percentage of cache occupancy
system.cpu64.dcache.tags.occ_task_id_blocks::1024          708                       # Occupied blocks per task id
system.cpu64.dcache.tags.age_task_id_blocks_1024::4          708                       # Occupied blocks per task id
system.cpu64.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu64.dcache.tags.tag_accesses         5052545                       # Number of tag accesses
system.cpu64.dcache.tags.data_accesses        5052545                       # Number of data accesses
system.cpu49.numPwrStateTransitions              2790                       # Number of power state transitions
system.cpu49.pwrStateClkGateDist::samples         1382                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::mean   5084723732.191028                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::stdev  66053189280.327515                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::1000-5e+10         1374     99.42%     99.42% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.49% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.57% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.64% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::2.5e+11-3e+11            2      0.14%     99.78% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::4e+11-4.5e+11            2      0.14%     99.93% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::total          1382                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateResidencyTicks::ON   54241652072                       # Cumulative time (in ticks) in various power states
system.cpu49.pwrStateResidencyTicks::CLK_GATED 7027088197888                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.demand_hits::.cpu49.inst      8183965                       # number of demand (read+write) hits
system.cpu49.icache.demand_hits::total        8183965                       # number of demand (read+write) hits
system.cpu49.icache.overall_hits::.cpu49.inst      8183965                       # number of overall hits
system.cpu49.icache.overall_hits::total       8183965                       # number of overall hits
system.cpu49.icache.demand_misses::.cpu49.inst       109365                       # number of demand (read+write) misses
system.cpu49.icache.demand_misses::total       109365                       # number of demand (read+write) misses
system.cpu49.icache.overall_misses::.cpu49.inst       109365                       # number of overall misses
system.cpu49.icache.overall_misses::total       109365                       # number of overall misses
system.cpu49.icache.demand_accesses::.cpu49.inst      8293330                       # number of demand (read+write) accesses
system.cpu49.icache.demand_accesses::total      8293330                       # number of demand (read+write) accesses
system.cpu49.icache.overall_accesses::.cpu49.inst      8293330                       # number of overall (read+write) accesses
system.cpu49.icache.overall_accesses::total      8293330                       # number of overall (read+write) accesses
system.cpu49.icache.demand_miss_rate::.cpu49.inst     0.013187                       # miss rate for demand accesses
system.cpu49.icache.demand_miss_rate::total     0.013187                       # miss rate for demand accesses
system.cpu49.icache.overall_miss_rate::.cpu49.inst     0.013187                       # miss rate for overall accesses
system.cpu49.icache.overall_miss_rate::total     0.013187                       # miss rate for overall accesses
system.cpu49.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu49.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu49.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu49.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu49.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu49.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu49.icache.writebacks::.writebacks       108841                       # number of writebacks
system.cpu49.icache.writebacks::total          108841                       # number of writebacks
system.cpu49.icache.replacements               108841                       # number of replacements
system.cpu49.icache.ReadReq_hits::.cpu49.inst      8183965                       # number of ReadReq hits
system.cpu49.icache.ReadReq_hits::total       8183965                       # number of ReadReq hits
system.cpu49.icache.ReadReq_misses::.cpu49.inst       109365                       # number of ReadReq misses
system.cpu49.icache.ReadReq_misses::total       109365                       # number of ReadReq misses
system.cpu49.icache.ReadReq_accesses::.cpu49.inst      8293330                       # number of ReadReq accesses(hits+misses)
system.cpu49.icache.ReadReq_accesses::total      8293330                       # number of ReadReq accesses(hits+misses)
system.cpu49.icache.ReadReq_miss_rate::.cpu49.inst     0.013187                       # miss rate for ReadReq accesses
system.cpu49.icache.ReadReq_miss_rate::total     0.013187                       # miss rate for ReadReq accesses
system.cpu49.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.tags.tagsinuse         222.696037                       # Cycle average of tags in use
system.cpu49.icache.tags.total_refs           8293330                       # Total number of references to valid blocks.
system.cpu49.icache.tags.sampled_refs          109365                       # Sample count of references to valid blocks.
system.cpu49.icache.tags.avg_refs           75.831665                       # Average number of references to valid blocks.
system.cpu49.icache.tags.warmup_cycle    3971343576516                       # Cycle when the warmup percentage was hit.
system.cpu49.icache.tags.occ_blocks::.cpu49.inst   222.696037                       # Average occupied blocks per requestor
system.cpu49.icache.tags.occ_percent::.cpu49.inst     0.434953                       # Average percentage of cache occupancy
system.cpu49.icache.tags.occ_percent::total     0.434953                       # Average percentage of cache occupancy
system.cpu49.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu49.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu49.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu49.icache.tags.tag_accesses        16696025                       # Number of tag accesses
system.cpu49.icache.tags.data_accesses       16696025                       # Number of data accesses
system.cpu49.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.demand_hits::.cpu49.data      3082502                       # number of demand (read+write) hits
system.cpu49.dcache.demand_hits::total        3082502                       # number of demand (read+write) hits
system.cpu49.dcache.overall_hits::.cpu49.data      3103663                       # number of overall hits
system.cpu49.dcache.overall_hits::total       3103663                       # number of overall hits
system.cpu49.dcache.demand_misses::.cpu49.data        70193                       # number of demand (read+write) misses
system.cpu49.dcache.demand_misses::total        70193                       # number of demand (read+write) misses
system.cpu49.dcache.overall_misses::.cpu49.data        73923                       # number of overall misses
system.cpu49.dcache.overall_misses::total        73923                       # number of overall misses
system.cpu49.dcache.demand_accesses::.cpu49.data      3152695                       # number of demand (read+write) accesses
system.cpu49.dcache.demand_accesses::total      3152695                       # number of demand (read+write) accesses
system.cpu49.dcache.overall_accesses::.cpu49.data      3177586                       # number of overall (read+write) accesses
system.cpu49.dcache.overall_accesses::total      3177586                       # number of overall (read+write) accesses
system.cpu49.dcache.demand_miss_rate::.cpu49.data     0.022264                       # miss rate for demand accesses
system.cpu49.dcache.demand_miss_rate::total     0.022264                       # miss rate for demand accesses
system.cpu49.dcache.overall_miss_rate::.cpu49.data     0.023264                       # miss rate for overall accesses
system.cpu49.dcache.overall_miss_rate::total     0.023264                       # miss rate for overall accesses
system.cpu49.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu49.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu49.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu49.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu49.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu49.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu49.dcache.writebacks::.writebacks        27156                       # number of writebacks
system.cpu49.dcache.writebacks::total           27156                       # number of writebacks
system.cpu49.dcache.replacements                57360                       # number of replacements
system.cpu49.dcache.ReadReq_hits::.cpu49.data      1900511                       # number of ReadReq hits
system.cpu49.dcache.ReadReq_hits::total       1900511                       # number of ReadReq hits
system.cpu49.dcache.ReadReq_misses::.cpu49.data        48525                       # number of ReadReq misses
system.cpu49.dcache.ReadReq_misses::total        48525                       # number of ReadReq misses
system.cpu49.dcache.ReadReq_accesses::.cpu49.data      1949036                       # number of ReadReq accesses(hits+misses)
system.cpu49.dcache.ReadReq_accesses::total      1949036                       # number of ReadReq accesses(hits+misses)
system.cpu49.dcache.ReadReq_miss_rate::.cpu49.data     0.024897                       # miss rate for ReadReq accesses
system.cpu49.dcache.ReadReq_miss_rate::total     0.024897                       # miss rate for ReadReq accesses
system.cpu49.dcache.WriteReq_hits::.cpu49.data      1181673                       # number of WriteReq hits
system.cpu49.dcache.WriteReq_hits::total      1181673                       # number of WriteReq hits
system.cpu49.dcache.WriteReq_misses::.cpu49.data        14481                       # number of WriteReq misses
system.cpu49.dcache.WriteReq_misses::total        14481                       # number of WriteReq misses
system.cpu49.dcache.WriteReq_accesses::.cpu49.data      1196154                       # number of WriteReq accesses(hits+misses)
system.cpu49.dcache.WriteReq_accesses::total      1196154                       # number of WriteReq accesses(hits+misses)
system.cpu49.dcache.WriteReq_miss_rate::.cpu49.data     0.012106                       # miss rate for WriteReq accesses
system.cpu49.dcache.WriteReq_miss_rate::total     0.012106                       # miss rate for WriteReq accesses
system.cpu49.dcache.SoftPFReq_hits::.cpu49.data          164                       # number of SoftPFReq hits
system.cpu49.dcache.SoftPFReq_hits::total          164                       # number of SoftPFReq hits
system.cpu49.dcache.SoftPFReq_misses::.cpu49.data          481                       # number of SoftPFReq misses
system.cpu49.dcache.SoftPFReq_misses::total          481                       # number of SoftPFReq misses
system.cpu49.dcache.SoftPFReq_accesses::.cpu49.data          645                       # number of SoftPFReq accesses(hits+misses)
system.cpu49.dcache.SoftPFReq_accesses::total          645                       # number of SoftPFReq accesses(hits+misses)
system.cpu49.dcache.SoftPFReq_miss_rate::.cpu49.data     0.745736                       # miss rate for SoftPFReq accesses
system.cpu49.dcache.SoftPFReq_miss_rate::total     0.745736                       # miss rate for SoftPFReq accesses
system.cpu49.dcache.SoftPFExReq_hits::.cpu49.data        20997                       # number of SoftPFExReq hits
system.cpu49.dcache.SoftPFExReq_hits::total        20997                       # number of SoftPFExReq hits
system.cpu49.dcache.SoftPFExReq_misses::.cpu49.data         3249                       # number of SoftPFExReq misses
system.cpu49.dcache.SoftPFExReq_misses::total         3249                       # number of SoftPFExReq misses
system.cpu49.dcache.SoftPFExReq_accesses::.cpu49.data        24246                       # number of SoftPFExReq accesses(hits+misses)
system.cpu49.dcache.SoftPFExReq_accesses::total        24246                       # number of SoftPFExReq accesses(hits+misses)
system.cpu49.dcache.SoftPFExReq_miss_rate::.cpu49.data     0.134001                       # miss rate for SoftPFExReq accesses
system.cpu49.dcache.SoftPFExReq_miss_rate::total     0.134001                       # miss rate for SoftPFExReq accesses
system.cpu49.dcache.WriteLineReq_hits::.cpu49.data          318                       # number of WriteLineReq hits
system.cpu49.dcache.WriteLineReq_hits::total          318                       # number of WriteLineReq hits
system.cpu49.dcache.WriteLineReq_misses::.cpu49.data         7187                       # number of WriteLineReq misses
system.cpu49.dcache.WriteLineReq_misses::total         7187                       # number of WriteLineReq misses
system.cpu49.dcache.WriteLineReq_accesses::.cpu49.data         7505                       # number of WriteLineReq accesses(hits+misses)
system.cpu49.dcache.WriteLineReq_accesses::total         7505                       # number of WriteLineReq accesses(hits+misses)
system.cpu49.dcache.WriteLineReq_miss_rate::.cpu49.data     0.957628                       # miss rate for WriteLineReq accesses
system.cpu49.dcache.WriteLineReq_miss_rate::total     0.957628                       # miss rate for WriteLineReq accesses
system.cpu49.dcache.LoadLockedReq_hits::.cpu49.data        27894                       # number of LoadLockedReq hits
system.cpu49.dcache.LoadLockedReq_hits::total        27894                       # number of LoadLockedReq hits
system.cpu49.dcache.LoadLockedReq_misses::.cpu49.data         1064                       # number of LoadLockedReq misses
system.cpu49.dcache.LoadLockedReq_misses::total         1064                       # number of LoadLockedReq misses
system.cpu49.dcache.LoadLockedReq_accesses::.cpu49.data        28958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu49.dcache.LoadLockedReq_accesses::total        28958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu49.dcache.LoadLockedReq_miss_rate::.cpu49.data     0.036743                       # miss rate for LoadLockedReq accesses
system.cpu49.dcache.LoadLockedReq_miss_rate::total     0.036743                       # miss rate for LoadLockedReq accesses
system.cpu49.dcache.StoreCondReq_hits::.cpu49.data        27707                       # number of StoreCondReq hits
system.cpu49.dcache.StoreCondReq_hits::total        27707                       # number of StoreCondReq hits
system.cpu49.dcache.StoreCondReq_misses::.cpu49.data          120                       # number of StoreCondReq misses
system.cpu49.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu49.dcache.StoreCondReq_accesses::.cpu49.data        27827                       # number of StoreCondReq accesses(hits+misses)
system.cpu49.dcache.StoreCondReq_accesses::total        27827                       # number of StoreCondReq accesses(hits+misses)
system.cpu49.dcache.StoreCondReq_miss_rate::.cpu49.data     0.004312                       # miss rate for StoreCondReq accesses
system.cpu49.dcache.StoreCondReq_miss_rate::total     0.004312                       # miss rate for StoreCondReq accesses
system.cpu49.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.tags.tagsinuse         320.886624                       # Cycle average of tags in use
system.cpu49.dcache.tags.total_refs           3240878                       # Total number of references to valid blocks.
system.cpu49.dcache.tags.sampled_refs           70346                       # Sample count of references to valid blocks.
system.cpu49.dcache.tags.avg_refs           46.070537                       # Average number of references to valid blocks.
system.cpu49.dcache.tags.warmup_cycle    3971343604296                       # Cycle when the warmup percentage was hit.
system.cpu49.dcache.tags.occ_blocks::.cpu49.data   320.886624                       # Average occupied blocks per requestor
system.cpu49.dcache.tags.occ_percent::.cpu49.data     0.313366                       # Average percentage of cache occupancy
system.cpu49.dcache.tags.occ_percent::total     0.313366                       # Average percentage of cache occupancy
system.cpu49.dcache.tags.occ_task_id_blocks::1024          578                       # Occupied blocks per task id
system.cpu49.dcache.tags.age_task_id_blocks_1024::4          578                       # Occupied blocks per task id
system.cpu49.dcache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu49.dcache.tags.tag_accesses         6553940                       # Number of tag accesses
system.cpu49.dcache.tags.data_accesses        6553940                       # Number of data accesses
system.cpu48.numPwrStateTransitions              2764                       # Number of power state transitions
system.cpu48.pwrStateClkGateDist::samples         1362                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::mean   5133271076.460353                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::stdev  66455988297.613655                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::1000-5e+10         1355     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.56% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.71% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::3.5e+11-4e+11            2      0.15%     99.93% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::total          1362                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateResidencyTicks::ON   89814643821                       # Cumulative time (in ticks) in various power states
system.cpu48.pwrStateResidencyTicks::CLK_GATED 6991515206139                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.demand_hits::.cpu48.inst     13498200                       # number of demand (read+write) hits
system.cpu48.icache.demand_hits::total       13498200                       # number of demand (read+write) hits
system.cpu48.icache.overall_hits::.cpu48.inst     13498200                       # number of overall hits
system.cpu48.icache.overall_hits::total      13498200                       # number of overall hits
system.cpu48.icache.demand_misses::.cpu48.inst       199080                       # number of demand (read+write) misses
system.cpu48.icache.demand_misses::total       199080                       # number of demand (read+write) misses
system.cpu48.icache.overall_misses::.cpu48.inst       199080                       # number of overall misses
system.cpu48.icache.overall_misses::total       199080                       # number of overall misses
system.cpu48.icache.demand_accesses::.cpu48.inst     13697280                       # number of demand (read+write) accesses
system.cpu48.icache.demand_accesses::total     13697280                       # number of demand (read+write) accesses
system.cpu48.icache.overall_accesses::.cpu48.inst     13697280                       # number of overall (read+write) accesses
system.cpu48.icache.overall_accesses::total     13697280                       # number of overall (read+write) accesses
system.cpu48.icache.demand_miss_rate::.cpu48.inst     0.014534                       # miss rate for demand accesses
system.cpu48.icache.demand_miss_rate::total     0.014534                       # miss rate for demand accesses
system.cpu48.icache.overall_miss_rate::.cpu48.inst     0.014534                       # miss rate for overall accesses
system.cpu48.icache.overall_miss_rate::total     0.014534                       # miss rate for overall accesses
system.cpu48.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu48.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu48.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu48.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu48.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu48.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu48.icache.writebacks::.writebacks       198556                       # number of writebacks
system.cpu48.icache.writebacks::total          198556                       # number of writebacks
system.cpu48.icache.replacements               198556                       # number of replacements
system.cpu48.icache.ReadReq_hits::.cpu48.inst     13498200                       # number of ReadReq hits
system.cpu48.icache.ReadReq_hits::total      13498200                       # number of ReadReq hits
system.cpu48.icache.ReadReq_misses::.cpu48.inst       199080                       # number of ReadReq misses
system.cpu48.icache.ReadReq_misses::total       199080                       # number of ReadReq misses
system.cpu48.icache.ReadReq_accesses::.cpu48.inst     13697280                       # number of ReadReq accesses(hits+misses)
system.cpu48.icache.ReadReq_accesses::total     13697280                       # number of ReadReq accesses(hits+misses)
system.cpu48.icache.ReadReq_miss_rate::.cpu48.inst     0.014534                       # miss rate for ReadReq accesses
system.cpu48.icache.ReadReq_miss_rate::total     0.014534                       # miss rate for ReadReq accesses
system.cpu48.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.tags.tagsinuse         224.934333                       # Cycle average of tags in use
system.cpu48.icache.tags.total_refs          13697280                       # Total number of references to valid blocks.
system.cpu48.icache.tags.sampled_refs          199080                       # Sample count of references to valid blocks.
system.cpu48.icache.tags.avg_refs           68.802893                       # Average number of references to valid blocks.
system.cpu48.icache.tags.warmup_cycle    3939091274316                       # Cycle when the warmup percentage was hit.
system.cpu48.icache.tags.occ_blocks::.cpu48.inst   224.934333                       # Average occupied blocks per requestor
system.cpu48.icache.tags.occ_percent::.cpu48.inst     0.439325                       # Average percentage of cache occupancy
system.cpu48.icache.tags.occ_percent::total     0.439325                       # Average percentage of cache occupancy
system.cpu48.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu48.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu48.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu48.icache.tags.tag_accesses        27593640                       # Number of tag accesses
system.cpu48.icache.tags.data_accesses       27593640                       # Number of data accesses
system.cpu48.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.demand_hits::.cpu48.data      5076651                       # number of demand (read+write) hits
system.cpu48.dcache.demand_hits::total        5076651                       # number of demand (read+write) hits
system.cpu48.dcache.overall_hits::.cpu48.data      5110626                       # number of overall hits
system.cpu48.dcache.overall_hits::total       5110626                       # number of overall hits
system.cpu48.dcache.demand_misses::.cpu48.data       119658                       # number of demand (read+write) misses
system.cpu48.dcache.demand_misses::total       119658                       # number of demand (read+write) misses
system.cpu48.dcache.overall_misses::.cpu48.data       125491                       # number of overall misses
system.cpu48.dcache.overall_misses::total       125491                       # number of overall misses
system.cpu48.dcache.demand_accesses::.cpu48.data      5196309                       # number of demand (read+write) accesses
system.cpu48.dcache.demand_accesses::total      5196309                       # number of demand (read+write) accesses
system.cpu48.dcache.overall_accesses::.cpu48.data      5236117                       # number of overall (read+write) accesses
system.cpu48.dcache.overall_accesses::total      5236117                       # number of overall (read+write) accesses
system.cpu48.dcache.demand_miss_rate::.cpu48.data     0.023027                       # miss rate for demand accesses
system.cpu48.dcache.demand_miss_rate::total     0.023027                       # miss rate for demand accesses
system.cpu48.dcache.overall_miss_rate::.cpu48.data     0.023966                       # miss rate for overall accesses
system.cpu48.dcache.overall_miss_rate::total     0.023966                       # miss rate for overall accesses
system.cpu48.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu48.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu48.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu48.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu48.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu48.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu48.dcache.writebacks::.writebacks        50475                       # number of writebacks
system.cpu48.dcache.writebacks::total           50475                       # number of writebacks
system.cpu48.dcache.replacements                98777                       # number of replacements
system.cpu48.dcache.ReadReq_hits::.cpu48.data      2907127                       # number of ReadReq hits
system.cpu48.dcache.ReadReq_hits::total       2907127                       # number of ReadReq hits
system.cpu48.dcache.ReadReq_misses::.cpu48.data        78638                       # number of ReadReq misses
system.cpu48.dcache.ReadReq_misses::total        78638                       # number of ReadReq misses
system.cpu48.dcache.ReadReq_accesses::.cpu48.data      2985765                       # number of ReadReq accesses(hits+misses)
system.cpu48.dcache.ReadReq_accesses::total      2985765                       # number of ReadReq accesses(hits+misses)
system.cpu48.dcache.ReadReq_miss_rate::.cpu48.data     0.026338                       # miss rate for ReadReq accesses
system.cpu48.dcache.ReadReq_miss_rate::total     0.026338                       # miss rate for ReadReq accesses
system.cpu48.dcache.WriteReq_hits::.cpu48.data      2163588                       # number of WriteReq hits
system.cpu48.dcache.WriteReq_hits::total      2163588                       # number of WriteReq hits
system.cpu48.dcache.WriteReq_misses::.cpu48.data        29006                       # number of WriteReq misses
system.cpu48.dcache.WriteReq_misses::total        29006                       # number of WriteReq misses
system.cpu48.dcache.WriteReq_accesses::.cpu48.data      2192594                       # number of WriteReq accesses(hits+misses)
system.cpu48.dcache.WriteReq_accesses::total      2192594                       # number of WriteReq accesses(hits+misses)
system.cpu48.dcache.WriteReq_miss_rate::.cpu48.data     0.013229                       # miss rate for WriteReq accesses
system.cpu48.dcache.WriteReq_miss_rate::total     0.013229                       # miss rate for WriteReq accesses
system.cpu48.dcache.SoftPFReq_hits::.cpu48.data          468                       # number of SoftPFReq hits
system.cpu48.dcache.SoftPFReq_hits::total          468                       # number of SoftPFReq hits
system.cpu48.dcache.SoftPFReq_misses::.cpu48.data          782                       # number of SoftPFReq misses
system.cpu48.dcache.SoftPFReq_misses::total          782                       # number of SoftPFReq misses
system.cpu48.dcache.SoftPFReq_accesses::.cpu48.data         1250                       # number of SoftPFReq accesses(hits+misses)
system.cpu48.dcache.SoftPFReq_accesses::total         1250                       # number of SoftPFReq accesses(hits+misses)
system.cpu48.dcache.SoftPFReq_miss_rate::.cpu48.data     0.625600                       # miss rate for SoftPFReq accesses
system.cpu48.dcache.SoftPFReq_miss_rate::total     0.625600                       # miss rate for SoftPFReq accesses
system.cpu48.dcache.SoftPFExReq_hits::.cpu48.data        33507                       # number of SoftPFExReq hits
system.cpu48.dcache.SoftPFExReq_hits::total        33507                       # number of SoftPFExReq hits
system.cpu48.dcache.SoftPFExReq_misses::.cpu48.data         5051                       # number of SoftPFExReq misses
system.cpu48.dcache.SoftPFExReq_misses::total         5051                       # number of SoftPFExReq misses
system.cpu48.dcache.SoftPFExReq_accesses::.cpu48.data        38558                       # number of SoftPFExReq accesses(hits+misses)
system.cpu48.dcache.SoftPFExReq_accesses::total        38558                       # number of SoftPFExReq accesses(hits+misses)
system.cpu48.dcache.SoftPFExReq_miss_rate::.cpu48.data     0.130997                       # miss rate for SoftPFExReq accesses
system.cpu48.dcache.SoftPFExReq_miss_rate::total     0.130997                       # miss rate for SoftPFExReq accesses
system.cpu48.dcache.WriteLineReq_hits::.cpu48.data         5936                       # number of WriteLineReq hits
system.cpu48.dcache.WriteLineReq_hits::total         5936                       # number of WriteLineReq hits
system.cpu48.dcache.WriteLineReq_misses::.cpu48.data        12014                       # number of WriteLineReq misses
system.cpu48.dcache.WriteLineReq_misses::total        12014                       # number of WriteLineReq misses
system.cpu48.dcache.WriteLineReq_accesses::.cpu48.data        17950                       # number of WriteLineReq accesses(hits+misses)
system.cpu48.dcache.WriteLineReq_accesses::total        17950                       # number of WriteLineReq accesses(hits+misses)
system.cpu48.dcache.WriteLineReq_miss_rate::.cpu48.data     0.669304                       # miss rate for WriteLineReq accesses
system.cpu48.dcache.WriteLineReq_miss_rate::total     0.669304                       # miss rate for WriteLineReq accesses
system.cpu48.dcache.LoadLockedReq_hits::.cpu48.data        45417                       # number of LoadLockedReq hits
system.cpu48.dcache.LoadLockedReq_hits::total        45417                       # number of LoadLockedReq hits
system.cpu48.dcache.LoadLockedReq_misses::.cpu48.data         1507                       # number of LoadLockedReq misses
system.cpu48.dcache.LoadLockedReq_misses::total         1507                       # number of LoadLockedReq misses
system.cpu48.dcache.LoadLockedReq_accesses::.cpu48.data        46924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu48.dcache.LoadLockedReq_accesses::total        46924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu48.dcache.LoadLockedReq_miss_rate::.cpu48.data     0.032116                       # miss rate for LoadLockedReq accesses
system.cpu48.dcache.LoadLockedReq_miss_rate::total     0.032116                       # miss rate for LoadLockedReq accesses
system.cpu48.dcache.StoreCondReq_hits::.cpu48.data        45412                       # number of StoreCondReq hits
system.cpu48.dcache.StoreCondReq_hits::total        45412                       # number of StoreCondReq hits
system.cpu48.dcache.StoreCondReq_misses::.cpu48.data          200                       # number of StoreCondReq misses
system.cpu48.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu48.dcache.StoreCondReq_accesses::.cpu48.data        45612                       # number of StoreCondReq accesses(hits+misses)
system.cpu48.dcache.StoreCondReq_accesses::total        45612                       # number of StoreCondReq accesses(hits+misses)
system.cpu48.dcache.StoreCondReq_miss_rate::.cpu48.data     0.004385                       # miss rate for StoreCondReq accesses
system.cpu48.dcache.StoreCondReq_miss_rate::total     0.004385                       # miss rate for StoreCondReq accesses
system.cpu48.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.tags.tagsinuse         331.572984                       # Cycle average of tags in use
system.cpu48.dcache.tags.total_refs           5343906                       # Total number of references to valid blocks.
system.cpu48.dcache.tags.sampled_refs          113232                       # Sample count of references to valid blocks.
system.cpu48.dcache.tags.avg_refs           47.194309                       # Average number of references to valid blocks.
system.cpu48.dcache.tags.warmup_cycle    3939091302096                       # Cycle when the warmup percentage was hit.
system.cpu48.dcache.tags.occ_blocks::.cpu48.data   331.572984                       # Average occupied blocks per requestor
system.cpu48.dcache.tags.occ_percent::.cpu48.data     0.323802                       # Average percentage of cache occupancy
system.cpu48.dcache.tags.occ_percent::total     0.323802                       # Average percentage of cache occupancy
system.cpu48.dcache.tags.occ_task_id_blocks::1024          777                       # Occupied blocks per task id
system.cpu48.dcache.tags.age_task_id_blocks_1024::4          777                       # Occupied blocks per task id
system.cpu48.dcache.tags.occ_task_id_percent::1024     0.758789                       # Percentage of cache occupancy per task id
system.cpu48.dcache.tags.tag_accesses        10830958                       # Number of tag accesses
system.cpu48.dcache.tags.data_accesses       10830958                       # Number of data accesses
system.cpu47.numPwrStateTransitions              3804                       # Number of power state transitions
system.cpu47.pwrStateClkGateDist::samples         1884                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::mean   3649043939.357749                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::stdev  56089601745.613220                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::1000-5e+10         1877     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.68% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.73% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::2.5e+11-3e+11            2      0.11%     99.84% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::3.5e+11-4e+11            2      0.11%     99.95% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::total          1884                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateResidencyTicks::ON  206531068210                       # Cumulative time (in ticks) in various power states
system.cpu47.pwrStateResidencyTicks::CLK_GATED 6874798781750                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.demand_hits::.cpu47.inst     30818625                       # number of demand (read+write) hits
system.cpu47.icache.demand_hits::total       30818625                       # number of demand (read+write) hits
system.cpu47.icache.overall_hits::.cpu47.inst     30818625                       # number of overall hits
system.cpu47.icache.overall_hits::total      30818625                       # number of overall hits
system.cpu47.icache.demand_misses::.cpu47.inst       666264                       # number of demand (read+write) misses
system.cpu47.icache.demand_misses::total       666264                       # number of demand (read+write) misses
system.cpu47.icache.overall_misses::.cpu47.inst       666264                       # number of overall misses
system.cpu47.icache.overall_misses::total       666264                       # number of overall misses
system.cpu47.icache.demand_accesses::.cpu47.inst     31484889                       # number of demand (read+write) accesses
system.cpu47.icache.demand_accesses::total     31484889                       # number of demand (read+write) accesses
system.cpu47.icache.overall_accesses::.cpu47.inst     31484889                       # number of overall (read+write) accesses
system.cpu47.icache.overall_accesses::total     31484889                       # number of overall (read+write) accesses
system.cpu47.icache.demand_miss_rate::.cpu47.inst     0.021161                       # miss rate for demand accesses
system.cpu47.icache.demand_miss_rate::total     0.021161                       # miss rate for demand accesses
system.cpu47.icache.overall_miss_rate::.cpu47.inst     0.021161                       # miss rate for overall accesses
system.cpu47.icache.overall_miss_rate::total     0.021161                       # miss rate for overall accesses
system.cpu47.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu47.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu47.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu47.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu47.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu47.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu47.icache.writebacks::.writebacks       665740                       # number of writebacks
system.cpu47.icache.writebacks::total          665740                       # number of writebacks
system.cpu47.icache.replacements               665740                       # number of replacements
system.cpu47.icache.ReadReq_hits::.cpu47.inst     30818625                       # number of ReadReq hits
system.cpu47.icache.ReadReq_hits::total      30818625                       # number of ReadReq hits
system.cpu47.icache.ReadReq_misses::.cpu47.inst       666264                       # number of ReadReq misses
system.cpu47.icache.ReadReq_misses::total       666264                       # number of ReadReq misses
system.cpu47.icache.ReadReq_accesses::.cpu47.inst     31484889                       # number of ReadReq accesses(hits+misses)
system.cpu47.icache.ReadReq_accesses::total     31484889                       # number of ReadReq accesses(hits+misses)
system.cpu47.icache.ReadReq_miss_rate::.cpu47.inst     0.021161                       # miss rate for ReadReq accesses
system.cpu47.icache.ReadReq_miss_rate::total     0.021161                       # miss rate for ReadReq accesses
system.cpu47.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.tags.tagsinuse         227.582567                       # Cycle average of tags in use
system.cpu47.icache.tags.total_refs          31484889                       # Total number of references to valid blocks.
system.cpu47.icache.tags.sampled_refs          666264                       # Sample count of references to valid blocks.
system.cpu47.icache.tags.avg_refs           47.255876                       # Average number of references to valid blocks.
system.cpu47.icache.tags.warmup_cycle    3906839549940                       # Cycle when the warmup percentage was hit.
system.cpu47.icache.tags.occ_blocks::.cpu47.inst   227.582567                       # Average occupied blocks per requestor
system.cpu47.icache.tags.occ_percent::.cpu47.inst     0.444497                       # Average percentage of cache occupancy
system.cpu47.icache.tags.occ_percent::total     0.444497                       # Average percentage of cache occupancy
system.cpu47.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu47.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu47.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu47.icache.tags.tag_accesses        63636042                       # Number of tag accesses
system.cpu47.icache.tags.data_accesses       63636042                       # Number of data accesses
system.cpu47.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.demand_hits::.cpu47.data     11613347                       # number of demand (read+write) hits
system.cpu47.dcache.demand_hits::total       11613347                       # number of demand (read+write) hits
system.cpu47.dcache.overall_hits::.cpu47.data     11692117                       # number of overall hits
system.cpu47.dcache.overall_hits::total      11692117                       # number of overall hits
system.cpu47.dcache.demand_misses::.cpu47.data       304705                       # number of demand (read+write) misses
system.cpu47.dcache.demand_misses::total       304705                       # number of demand (read+write) misses
system.cpu47.dcache.overall_misses::.cpu47.data       323821                       # number of overall misses
system.cpu47.dcache.overall_misses::total       323821                       # number of overall misses
system.cpu47.dcache.demand_accesses::.cpu47.data     11918052                       # number of demand (read+write) accesses
system.cpu47.dcache.demand_accesses::total     11918052                       # number of demand (read+write) accesses
system.cpu47.dcache.overall_accesses::.cpu47.data     12015938                       # number of overall (read+write) accesses
system.cpu47.dcache.overall_accesses::total     12015938                       # number of overall (read+write) accesses
system.cpu47.dcache.demand_miss_rate::.cpu47.data     0.025567                       # miss rate for demand accesses
system.cpu47.dcache.demand_miss_rate::total     0.025567                       # miss rate for demand accesses
system.cpu47.dcache.overall_miss_rate::.cpu47.data     0.026949                       # miss rate for overall accesses
system.cpu47.dcache.overall_miss_rate::total     0.026949                       # miss rate for overall accesses
system.cpu47.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu47.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu47.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu47.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu47.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu47.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu47.dcache.writebacks::.writebacks       123348                       # number of writebacks
system.cpu47.dcache.writebacks::total          123348                       # number of writebacks
system.cpu47.dcache.replacements               277249                       # number of replacements
system.cpu47.dcache.ReadReq_hits::.cpu47.data      6659315                       # number of ReadReq hits
system.cpu47.dcache.ReadReq_hits::total       6659315                       # number of ReadReq hits
system.cpu47.dcache.ReadReq_misses::.cpu47.data       214899                       # number of ReadReq misses
system.cpu47.dcache.ReadReq_misses::total       214899                       # number of ReadReq misses
system.cpu47.dcache.ReadReq_accesses::.cpu47.data      6874214                       # number of ReadReq accesses(hits+misses)
system.cpu47.dcache.ReadReq_accesses::total      6874214                       # number of ReadReq accesses(hits+misses)
system.cpu47.dcache.ReadReq_miss_rate::.cpu47.data     0.031262                       # miss rate for ReadReq accesses
system.cpu47.dcache.ReadReq_miss_rate::total     0.031262                       # miss rate for ReadReq accesses
system.cpu47.dcache.WriteReq_hits::.cpu47.data      4937305                       # number of WriteReq hits
system.cpu47.dcache.WriteReq_hits::total      4937305                       # number of WriteReq hits
system.cpu47.dcache.WriteReq_misses::.cpu47.data        54539                       # number of WriteReq misses
system.cpu47.dcache.WriteReq_misses::total        54539                       # number of WriteReq misses
system.cpu47.dcache.WriteReq_accesses::.cpu47.data      4991844                       # number of WriteReq accesses(hits+misses)
system.cpu47.dcache.WriteReq_accesses::total      4991844                       # number of WriteReq accesses(hits+misses)
system.cpu47.dcache.WriteReq_miss_rate::.cpu47.data     0.010926                       # miss rate for WriteReq accesses
system.cpu47.dcache.WriteReq_miss_rate::total     0.010926                       # miss rate for WriteReq accesses
system.cpu47.dcache.SoftPFReq_hits::.cpu47.data         1053                       # number of SoftPFReq hits
system.cpu47.dcache.SoftPFReq_hits::total         1053                       # number of SoftPFReq hits
system.cpu47.dcache.SoftPFReq_misses::.cpu47.data         2971                       # number of SoftPFReq misses
system.cpu47.dcache.SoftPFReq_misses::total         2971                       # number of SoftPFReq misses
system.cpu47.dcache.SoftPFReq_accesses::.cpu47.data         4024                       # number of SoftPFReq accesses(hits+misses)
system.cpu47.dcache.SoftPFReq_accesses::total         4024                       # number of SoftPFReq accesses(hits+misses)
system.cpu47.dcache.SoftPFReq_miss_rate::.cpu47.data     0.738320                       # miss rate for SoftPFReq accesses
system.cpu47.dcache.SoftPFReq_miss_rate::total     0.738320                       # miss rate for SoftPFReq accesses
system.cpu47.dcache.SoftPFExReq_hits::.cpu47.data        77717                       # number of SoftPFExReq hits
system.cpu47.dcache.SoftPFExReq_hits::total        77717                       # number of SoftPFExReq hits
system.cpu47.dcache.SoftPFExReq_misses::.cpu47.data        16145                       # number of SoftPFExReq misses
system.cpu47.dcache.SoftPFExReq_misses::total        16145                       # number of SoftPFExReq misses
system.cpu47.dcache.SoftPFExReq_accesses::.cpu47.data        93862                       # number of SoftPFExReq accesses(hits+misses)
system.cpu47.dcache.SoftPFExReq_accesses::total        93862                       # number of SoftPFExReq accesses(hits+misses)
system.cpu47.dcache.SoftPFExReq_miss_rate::.cpu47.data     0.172008                       # miss rate for SoftPFExReq accesses
system.cpu47.dcache.SoftPFExReq_miss_rate::total     0.172008                       # miss rate for SoftPFExReq accesses
system.cpu47.dcache.WriteLineReq_hits::.cpu47.data        16727                       # number of WriteLineReq hits
system.cpu47.dcache.WriteLineReq_hits::total        16727                       # number of WriteLineReq hits
system.cpu47.dcache.WriteLineReq_misses::.cpu47.data        35267                       # number of WriteLineReq misses
system.cpu47.dcache.WriteLineReq_misses::total        35267                       # number of WriteLineReq misses
system.cpu47.dcache.WriteLineReq_accesses::.cpu47.data        51994                       # number of WriteLineReq accesses(hits+misses)
system.cpu47.dcache.WriteLineReq_accesses::total        51994                       # number of WriteLineReq accesses(hits+misses)
system.cpu47.dcache.WriteLineReq_miss_rate::.cpu47.data     0.678290                       # miss rate for WriteLineReq accesses
system.cpu47.dcache.WriteLineReq_miss_rate::total     0.678290                       # miss rate for WriteLineReq accesses
system.cpu47.dcache.LoadLockedReq_hits::.cpu47.data       127405                       # number of LoadLockedReq hits
system.cpu47.dcache.LoadLockedReq_hits::total       127405                       # number of LoadLockedReq hits
system.cpu47.dcache.LoadLockedReq_misses::.cpu47.data         2599                       # number of LoadLockedReq misses
system.cpu47.dcache.LoadLockedReq_misses::total         2599                       # number of LoadLockedReq misses
system.cpu47.dcache.LoadLockedReq_accesses::.cpu47.data       130004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu47.dcache.LoadLockedReq_accesses::total       130004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu47.dcache.LoadLockedReq_miss_rate::.cpu47.data     0.019992                       # miss rate for LoadLockedReq accesses
system.cpu47.dcache.LoadLockedReq_miss_rate::total     0.019992                       # miss rate for LoadLockedReq accesses
system.cpu47.dcache.StoreCondReq_hits::.cpu47.data       127428                       # number of StoreCondReq hits
system.cpu47.dcache.StoreCondReq_hits::total       127428                       # number of StoreCondReq hits
system.cpu47.dcache.StoreCondReq_misses::.cpu47.data          586                       # number of StoreCondReq misses
system.cpu47.dcache.StoreCondReq_misses::total          586                       # number of StoreCondReq misses
system.cpu47.dcache.StoreCondReq_accesses::.cpu47.data       128014                       # number of StoreCondReq accesses(hits+misses)
system.cpu47.dcache.StoreCondReq_accesses::total       128014                       # number of StoreCondReq accesses(hits+misses)
system.cpu47.dcache.StoreCondReq_miss_rate::.cpu47.data     0.004578                       # miss rate for StoreCondReq accesses
system.cpu47.dcache.StoreCondReq_miss_rate::total     0.004578                       # miss rate for StoreCondReq accesses
system.cpu47.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.tags.tagsinuse         350.834317                       # Cycle average of tags in use
system.cpu47.dcache.tags.total_refs          12293250                       # Total number of references to valid blocks.
system.cpu47.dcache.tags.sampled_refs          306961                       # Sample count of references to valid blocks.
system.cpu47.dcache.tags.avg_refs           40.048247                       # Average number of references to valid blocks.
system.cpu47.dcache.tags.warmup_cycle    3906839577720                       # Cycle when the warmup percentage was hit.
system.cpu47.dcache.tags.occ_blocks::.cpu47.data   350.834317                       # Average occupied blocks per requestor
system.cpu47.dcache.tags.occ_percent::.cpu47.data     0.342612                       # Average percentage of cache occupancy
system.cpu47.dcache.tags.occ_percent::total     0.342612                       # Average percentage of cache occupancy
system.cpu47.dcache.tags.occ_task_id_blocks::1024          899                       # Occupied blocks per task id
system.cpu47.dcache.tags.age_task_id_blocks_1024::4          899                       # Occupied blocks per task id
system.cpu47.dcache.tags.occ_task_id_percent::1024     0.877930                       # Percentage of cache occupancy per task id
system.cpu47.dcache.tags.tag_accesses        24897501                       # Number of tag accesses
system.cpu47.dcache.tags.data_accesses       24897501                       # Number of data accesses
system.cpu46.numPwrStateTransitions              2600                       # Number of power state transitions
system.cpu46.pwrStateClkGateDist::samples         1287                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::mean   5460638114.254079                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::stdev  69470794481.604095                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::1000-5e+10         1280     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.53% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::2.5e+11-3e+11            2      0.16%     99.69% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.77% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::4e+11-4.5e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::5e+11-5.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::total          1287                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateResidencyTicks::ON   53488596915                       # Cumulative time (in ticks) in various power states
system.cpu46.pwrStateResidencyTicks::CLK_GATED 7027841253045                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.demand_hits::.cpu46.inst      8148324                       # number of demand (read+write) hits
system.cpu46.icache.demand_hits::total        8148324                       # number of demand (read+write) hits
system.cpu46.icache.overall_hits::.cpu46.inst      8148324                       # number of overall hits
system.cpu46.icache.overall_hits::total       8148324                       # number of overall hits
system.cpu46.icache.demand_misses::.cpu46.inst        99184                       # number of demand (read+write) misses
system.cpu46.icache.demand_misses::total        99184                       # number of demand (read+write) misses
system.cpu46.icache.overall_misses::.cpu46.inst        99184                       # number of overall misses
system.cpu46.icache.overall_misses::total        99184                       # number of overall misses
system.cpu46.icache.demand_accesses::.cpu46.inst      8247508                       # number of demand (read+write) accesses
system.cpu46.icache.demand_accesses::total      8247508                       # number of demand (read+write) accesses
system.cpu46.icache.overall_accesses::.cpu46.inst      8247508                       # number of overall (read+write) accesses
system.cpu46.icache.overall_accesses::total      8247508                       # number of overall (read+write) accesses
system.cpu46.icache.demand_miss_rate::.cpu46.inst     0.012026                       # miss rate for demand accesses
system.cpu46.icache.demand_miss_rate::total     0.012026                       # miss rate for demand accesses
system.cpu46.icache.overall_miss_rate::.cpu46.inst     0.012026                       # miss rate for overall accesses
system.cpu46.icache.overall_miss_rate::total     0.012026                       # miss rate for overall accesses
system.cpu46.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu46.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu46.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu46.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu46.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu46.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu46.icache.writebacks::.writebacks        98660                       # number of writebacks
system.cpu46.icache.writebacks::total           98660                       # number of writebacks
system.cpu46.icache.replacements                98660                       # number of replacements
system.cpu46.icache.ReadReq_hits::.cpu46.inst      8148324                       # number of ReadReq hits
system.cpu46.icache.ReadReq_hits::total       8148324                       # number of ReadReq hits
system.cpu46.icache.ReadReq_misses::.cpu46.inst        99184                       # number of ReadReq misses
system.cpu46.icache.ReadReq_misses::total        99184                       # number of ReadReq misses
system.cpu46.icache.ReadReq_accesses::.cpu46.inst      8247508                       # number of ReadReq accesses(hits+misses)
system.cpu46.icache.ReadReq_accesses::total      8247508                       # number of ReadReq accesses(hits+misses)
system.cpu46.icache.ReadReq_miss_rate::.cpu46.inst     0.012026                       # miss rate for ReadReq accesses
system.cpu46.icache.ReadReq_miss_rate::total     0.012026                       # miss rate for ReadReq accesses
system.cpu46.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.tags.tagsinuse         229.820003                       # Cycle average of tags in use
system.cpu46.icache.tags.total_refs           8247508                       # Total number of references to valid blocks.
system.cpu46.icache.tags.sampled_refs           99184                       # Sample count of references to valid blocks.
system.cpu46.icache.tags.avg_refs           83.153613                       # Average number of references to valid blocks.
system.cpu46.icache.tags.warmup_cycle    3874584864216                       # Cycle when the warmup percentage was hit.
system.cpu46.icache.tags.occ_blocks::.cpu46.inst   229.820003                       # Average occupied blocks per requestor
system.cpu46.icache.tags.occ_percent::.cpu46.inst     0.448867                       # Average percentage of cache occupancy
system.cpu46.icache.tags.occ_percent::total     0.448867                       # Average percentage of cache occupancy
system.cpu46.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu46.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu46.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu46.icache.tags.tag_accesses        16594200                       # Number of tag accesses
system.cpu46.icache.tags.data_accesses       16594200                       # Number of data accesses
system.cpu46.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.demand_hits::.cpu46.data      2991505                       # number of demand (read+write) hits
system.cpu46.dcache.demand_hits::total        2991505                       # number of demand (read+write) hits
system.cpu46.dcache.overall_hits::.cpu46.data      3017017                       # number of overall hits
system.cpu46.dcache.overall_hits::total       3017017                       # number of overall hits
system.cpu46.dcache.demand_misses::.cpu46.data        74182                       # number of demand (read+write) misses
system.cpu46.dcache.demand_misses::total        74182                       # number of demand (read+write) misses
system.cpu46.dcache.overall_misses::.cpu46.data        78139                       # number of overall misses
system.cpu46.dcache.overall_misses::total        78139                       # number of overall misses
system.cpu46.dcache.demand_accesses::.cpu46.data      3065687                       # number of demand (read+write) accesses
system.cpu46.dcache.demand_accesses::total      3065687                       # number of demand (read+write) accesses
system.cpu46.dcache.overall_accesses::.cpu46.data      3095156                       # number of overall (read+write) accesses
system.cpu46.dcache.overall_accesses::total      3095156                       # number of overall (read+write) accesses
system.cpu46.dcache.demand_miss_rate::.cpu46.data     0.024198                       # miss rate for demand accesses
system.cpu46.dcache.demand_miss_rate::total     0.024198                       # miss rate for demand accesses
system.cpu46.dcache.overall_miss_rate::.cpu46.data     0.025246                       # miss rate for overall accesses
system.cpu46.dcache.overall_miss_rate::total     0.025246                       # miss rate for overall accesses
system.cpu46.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu46.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu46.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu46.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu46.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu46.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu46.dcache.writebacks::.writebacks        26215                       # number of writebacks
system.cpu46.dcache.writebacks::total           26215                       # number of writebacks
system.cpu46.dcache.replacements                61190                       # number of replacements
system.cpu46.dcache.ReadReq_hits::.cpu46.data      1899580                       # number of ReadReq hits
system.cpu46.dcache.ReadReq_hits::total       1899580                       # number of ReadReq hits
system.cpu46.dcache.ReadReq_misses::.cpu46.data        52914                       # number of ReadReq misses
system.cpu46.dcache.ReadReq_misses::total        52914                       # number of ReadReq misses
system.cpu46.dcache.ReadReq_accesses::.cpu46.data      1952494                       # number of ReadReq accesses(hits+misses)
system.cpu46.dcache.ReadReq_accesses::total      1952494                       # number of ReadReq accesses(hits+misses)
system.cpu46.dcache.ReadReq_miss_rate::.cpu46.data     0.027101                       # miss rate for ReadReq accesses
system.cpu46.dcache.ReadReq_miss_rate::total     0.027101                       # miss rate for ReadReq accesses
system.cpu46.dcache.WriteReq_hits::.cpu46.data      1091536                       # number of WriteReq hits
system.cpu46.dcache.WriteReq_hits::total      1091536                       # number of WriteReq hits
system.cpu46.dcache.WriteReq_misses::.cpu46.data        14150                       # number of WriteReq misses
system.cpu46.dcache.WriteReq_misses::total        14150                       # number of WriteReq misses
system.cpu46.dcache.WriteReq_accesses::.cpu46.data      1105686                       # number of WriteReq accesses(hits+misses)
system.cpu46.dcache.WriteReq_accesses::total      1105686                       # number of WriteReq accesses(hits+misses)
system.cpu46.dcache.WriteReq_miss_rate::.cpu46.data     0.012797                       # miss rate for WriteReq accesses
system.cpu46.dcache.WriteReq_miss_rate::total     0.012797                       # miss rate for WriteReq accesses
system.cpu46.dcache.SoftPFReq_hits::.cpu46.data          116                       # number of SoftPFReq hits
system.cpu46.dcache.SoftPFReq_hits::total          116                       # number of SoftPFReq hits
system.cpu46.dcache.SoftPFReq_misses::.cpu46.data          282                       # number of SoftPFReq misses
system.cpu46.dcache.SoftPFReq_misses::total          282                       # number of SoftPFReq misses
system.cpu46.dcache.SoftPFReq_accesses::.cpu46.data          398                       # number of SoftPFReq accesses(hits+misses)
system.cpu46.dcache.SoftPFReq_accesses::total          398                       # number of SoftPFReq accesses(hits+misses)
system.cpu46.dcache.SoftPFReq_miss_rate::.cpu46.data     0.708543                       # miss rate for SoftPFReq accesses
system.cpu46.dcache.SoftPFReq_miss_rate::total     0.708543                       # miss rate for SoftPFReq accesses
system.cpu46.dcache.SoftPFExReq_hits::.cpu46.data        25396                       # number of SoftPFExReq hits
system.cpu46.dcache.SoftPFExReq_hits::total        25396                       # number of SoftPFExReq hits
system.cpu46.dcache.SoftPFExReq_misses::.cpu46.data         3675                       # number of SoftPFExReq misses
system.cpu46.dcache.SoftPFExReq_misses::total         3675                       # number of SoftPFExReq misses
system.cpu46.dcache.SoftPFExReq_accesses::.cpu46.data        29071                       # number of SoftPFExReq accesses(hits+misses)
system.cpu46.dcache.SoftPFExReq_accesses::total        29071                       # number of SoftPFExReq accesses(hits+misses)
system.cpu46.dcache.SoftPFExReq_miss_rate::.cpu46.data     0.126415                       # miss rate for SoftPFExReq accesses
system.cpu46.dcache.SoftPFExReq_miss_rate::total     0.126415                       # miss rate for SoftPFExReq accesses
system.cpu46.dcache.WriteLineReq_hits::.cpu46.data          389                       # number of WriteLineReq hits
system.cpu46.dcache.WriteLineReq_hits::total          389                       # number of WriteLineReq hits
system.cpu46.dcache.WriteLineReq_misses::.cpu46.data         7118                       # number of WriteLineReq misses
system.cpu46.dcache.WriteLineReq_misses::total         7118                       # number of WriteLineReq misses
system.cpu46.dcache.WriteLineReq_accesses::.cpu46.data         7507                       # number of WriteLineReq accesses(hits+misses)
system.cpu46.dcache.WriteLineReq_accesses::total         7507                       # number of WriteLineReq accesses(hits+misses)
system.cpu46.dcache.WriteLineReq_miss_rate::.cpu46.data     0.948182                       # miss rate for WriteLineReq accesses
system.cpu46.dcache.WriteLineReq_miss_rate::total     0.948182                       # miss rate for WriteLineReq accesses
system.cpu46.dcache.LoadLockedReq_hits::.cpu46.data        30567                       # number of LoadLockedReq hits
system.cpu46.dcache.LoadLockedReq_hits::total        30567                       # number of LoadLockedReq hits
system.cpu46.dcache.LoadLockedReq_misses::.cpu46.data         1077                       # number of LoadLockedReq misses
system.cpu46.dcache.LoadLockedReq_misses::total         1077                       # number of LoadLockedReq misses
system.cpu46.dcache.LoadLockedReq_accesses::.cpu46.data        31644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu46.dcache.LoadLockedReq_accesses::total        31644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu46.dcache.LoadLockedReq_miss_rate::.cpu46.data     0.034035                       # miss rate for LoadLockedReq accesses
system.cpu46.dcache.LoadLockedReq_miss_rate::total     0.034035                       # miss rate for LoadLockedReq accesses
system.cpu46.dcache.StoreCondReq_hits::.cpu46.data        30419                       # number of StoreCondReq hits
system.cpu46.dcache.StoreCondReq_hits::total        30419                       # number of StoreCondReq hits
system.cpu46.dcache.StoreCondReq_misses::.cpu46.data          103                       # number of StoreCondReq misses
system.cpu46.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu46.dcache.StoreCondReq_accesses::.cpu46.data        30522                       # number of StoreCondReq accesses(hits+misses)
system.cpu46.dcache.StoreCondReq_accesses::total        30522                       # number of StoreCondReq accesses(hits+misses)
system.cpu46.dcache.StoreCondReq_miss_rate::.cpu46.data     0.003375                       # miss rate for StoreCondReq accesses
system.cpu46.dcache.StoreCondReq_miss_rate::total     0.003375                       # miss rate for StoreCondReq accesses
system.cpu46.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.tags.tagsinuse         319.251394                       # Cycle average of tags in use
system.cpu46.dcache.tags.total_refs           3164858                       # Total number of references to valid blocks.
system.cpu46.dcache.tags.sampled_refs           72812                       # Sample count of references to valid blocks.
system.cpu46.dcache.tags.avg_refs           43.466159                       # Average number of references to valid blocks.
system.cpu46.dcache.tags.warmup_cycle    3874584891996                       # Cycle when the warmup percentage was hit.
system.cpu46.dcache.tags.occ_blocks::.cpu46.data   319.251394                       # Average occupied blocks per requestor
system.cpu46.dcache.tags.occ_percent::.cpu46.data     0.311769                       # Average percentage of cache occupancy
system.cpu46.dcache.tags.occ_percent::total     0.311769                       # Average percentage of cache occupancy
system.cpu46.dcache.tags.occ_task_id_blocks::1024          706                       # Occupied blocks per task id
system.cpu46.dcache.tags.age_task_id_blocks_1024::4          706                       # Occupied blocks per task id
system.cpu46.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu46.dcache.tags.tag_accesses         6402576                       # Number of tag accesses
system.cpu46.dcache.tags.data_accesses        6402576                       # Number of data accesses
system.cpu45.numPwrStateTransitions              3434                       # Number of power state transitions
system.cpu45.pwrStateClkGateDist::samples         1701                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::mean   4061056908.475015                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::stdev  59363048494.066315                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::1000-5e+10         1693     99.53%     99.53% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.65% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.71% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::2.5e+11-3e+11            2      0.12%     99.82% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::3.5e+11-4e+11            2      0.12%     99.94% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::total          1701                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateResidencyTicks::ON  173472048644                       # Cumulative time (in ticks) in various power states
system.cpu45.pwrStateResidencyTicks::CLK_GATED 6907857801316                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.demand_hits::.cpu45.inst     25856955                       # number of demand (read+write) hits
system.cpu45.icache.demand_hits::total       25856955                       # number of demand (read+write) hits
system.cpu45.icache.overall_hits::.cpu45.inst     25856955                       # number of overall hits
system.cpu45.icache.overall_hits::total      25856955                       # number of overall hits
system.cpu45.icache.demand_misses::.cpu45.inst       573918                       # number of demand (read+write) misses
system.cpu45.icache.demand_misses::total       573918                       # number of demand (read+write) misses
system.cpu45.icache.overall_misses::.cpu45.inst       573918                       # number of overall misses
system.cpu45.icache.overall_misses::total       573918                       # number of overall misses
system.cpu45.icache.demand_accesses::.cpu45.inst     26430873                       # number of demand (read+write) accesses
system.cpu45.icache.demand_accesses::total     26430873                       # number of demand (read+write) accesses
system.cpu45.icache.overall_accesses::.cpu45.inst     26430873                       # number of overall (read+write) accesses
system.cpu45.icache.overall_accesses::total     26430873                       # number of overall (read+write) accesses
system.cpu45.icache.demand_miss_rate::.cpu45.inst     0.021714                       # miss rate for demand accesses
system.cpu45.icache.demand_miss_rate::total     0.021714                       # miss rate for demand accesses
system.cpu45.icache.overall_miss_rate::.cpu45.inst     0.021714                       # miss rate for overall accesses
system.cpu45.icache.overall_miss_rate::total     0.021714                       # miss rate for overall accesses
system.cpu45.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu45.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu45.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu45.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu45.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu45.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu45.icache.writebacks::.writebacks       573394                       # number of writebacks
system.cpu45.icache.writebacks::total          573394                       # number of writebacks
system.cpu45.icache.replacements               573394                       # number of replacements
system.cpu45.icache.ReadReq_hits::.cpu45.inst     25856955                       # number of ReadReq hits
system.cpu45.icache.ReadReq_hits::total      25856955                       # number of ReadReq hits
system.cpu45.icache.ReadReq_misses::.cpu45.inst       573918                       # number of ReadReq misses
system.cpu45.icache.ReadReq_misses::total       573918                       # number of ReadReq misses
system.cpu45.icache.ReadReq_accesses::.cpu45.inst     26430873                       # number of ReadReq accesses(hits+misses)
system.cpu45.icache.ReadReq_accesses::total     26430873                       # number of ReadReq accesses(hits+misses)
system.cpu45.icache.ReadReq_miss_rate::.cpu45.inst     0.021714                       # miss rate for ReadReq accesses
system.cpu45.icache.ReadReq_miss_rate::total     0.021714                       # miss rate for ReadReq accesses
system.cpu45.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.tags.tagsinuse         232.158812                       # Cycle average of tags in use
system.cpu45.icache.tags.total_refs          26430873                       # Total number of references to valid blocks.
system.cpu45.icache.tags.sampled_refs          573918                       # Sample count of references to valid blocks.
system.cpu45.icache.tags.avg_refs           46.053396                       # Average number of references to valid blocks.
system.cpu45.icache.tags.warmup_cycle    3842332895376                       # Cycle when the warmup percentage was hit.
system.cpu45.icache.tags.occ_blocks::.cpu45.inst   232.158812                       # Average occupied blocks per requestor
system.cpu45.icache.tags.occ_percent::.cpu45.inst     0.453435                       # Average percentage of cache occupancy
system.cpu45.icache.tags.occ_percent::total     0.453435                       # Average percentage of cache occupancy
system.cpu45.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu45.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu45.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu45.icache.tags.tag_accesses        53435664                       # Number of tag accesses
system.cpu45.icache.tags.data_accesses       53435664                       # Number of data accesses
system.cpu45.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.demand_hits::.cpu45.data      9674970                       # number of demand (read+write) hits
system.cpu45.dcache.demand_hits::total        9674970                       # number of demand (read+write) hits
system.cpu45.dcache.overall_hits::.cpu45.data      9744074                       # number of overall hits
system.cpu45.dcache.overall_hits::total       9744074                       # number of overall hits
system.cpu45.dcache.demand_misses::.cpu45.data       255512                       # number of demand (read+write) misses
system.cpu45.dcache.demand_misses::total       255512                       # number of demand (read+write) misses
system.cpu45.dcache.overall_misses::.cpu45.data       273004                       # number of overall misses
system.cpu45.dcache.overall_misses::total       273004                       # number of overall misses
system.cpu45.dcache.demand_accesses::.cpu45.data      9930482                       # number of demand (read+write) accesses
system.cpu45.dcache.demand_accesses::total      9930482                       # number of demand (read+write) accesses
system.cpu45.dcache.overall_accesses::.cpu45.data     10017078                       # number of overall (read+write) accesses
system.cpu45.dcache.overall_accesses::total     10017078                       # number of overall (read+write) accesses
system.cpu45.dcache.demand_miss_rate::.cpu45.data     0.025730                       # miss rate for demand accesses
system.cpu45.dcache.demand_miss_rate::total     0.025730                       # miss rate for demand accesses
system.cpu45.dcache.overall_miss_rate::.cpu45.data     0.027254                       # miss rate for overall accesses
system.cpu45.dcache.overall_miss_rate::total     0.027254                       # miss rate for overall accesses
system.cpu45.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu45.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu45.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu45.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu45.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu45.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu45.dcache.writebacks::.writebacks       101380                       # number of writebacks
system.cpu45.dcache.writebacks::total          101380                       # number of writebacks
system.cpu45.dcache.replacements               230441                       # number of replacements
system.cpu45.dcache.ReadReq_hits::.cpu45.data      5521740                       # number of ReadReq hits
system.cpu45.dcache.ReadReq_hits::total       5521740                       # number of ReadReq hits
system.cpu45.dcache.ReadReq_misses::.cpu45.data       173715                       # number of ReadReq misses
system.cpu45.dcache.ReadReq_misses::total       173715                       # number of ReadReq misses
system.cpu45.dcache.ReadReq_accesses::.cpu45.data      5695455                       # number of ReadReq accesses(hits+misses)
system.cpu45.dcache.ReadReq_accesses::total      5695455                       # number of ReadReq accesses(hits+misses)
system.cpu45.dcache.ReadReq_miss_rate::.cpu45.data     0.030501                       # miss rate for ReadReq accesses
system.cpu45.dcache.ReadReq_miss_rate::total     0.030501                       # miss rate for ReadReq accesses
system.cpu45.dcache.WriteReq_hits::.cpu45.data      4146245                       # number of WriteReq hits
system.cpu45.dcache.WriteReq_hits::total      4146245                       # number of WriteReq hits
system.cpu45.dcache.WriteReq_misses::.cpu45.data        50557                       # number of WriteReq misses
system.cpu45.dcache.WriteReq_misses::total        50557                       # number of WriteReq misses
system.cpu45.dcache.WriteReq_accesses::.cpu45.data      4196802                       # number of WriteReq accesses(hits+misses)
system.cpu45.dcache.WriteReq_accesses::total      4196802                       # number of WriteReq accesses(hits+misses)
system.cpu45.dcache.WriteReq_miss_rate::.cpu45.data     0.012047                       # miss rate for WriteReq accesses
system.cpu45.dcache.WriteReq_miss_rate::total     0.012047                       # miss rate for WriteReq accesses
system.cpu45.dcache.SoftPFReq_hits::.cpu45.data         1523                       # number of SoftPFReq hits
system.cpu45.dcache.SoftPFReq_hits::total         1523                       # number of SoftPFReq hits
system.cpu45.dcache.SoftPFReq_misses::.cpu45.data         2470                       # number of SoftPFReq misses
system.cpu45.dcache.SoftPFReq_misses::total         2470                       # number of SoftPFReq misses
system.cpu45.dcache.SoftPFReq_accesses::.cpu45.data         3993                       # number of SoftPFReq accesses(hits+misses)
system.cpu45.dcache.SoftPFReq_accesses::total         3993                       # number of SoftPFReq accesses(hits+misses)
system.cpu45.dcache.SoftPFReq_miss_rate::.cpu45.data     0.618583                       # miss rate for SoftPFReq accesses
system.cpu45.dcache.SoftPFReq_miss_rate::total     0.618583                       # miss rate for SoftPFReq accesses
system.cpu45.dcache.SoftPFExReq_hits::.cpu45.data        67581                       # number of SoftPFExReq hits
system.cpu45.dcache.SoftPFExReq_hits::total        67581                       # number of SoftPFExReq hits
system.cpu45.dcache.SoftPFExReq_misses::.cpu45.data        15022                       # number of SoftPFExReq misses
system.cpu45.dcache.SoftPFExReq_misses::total        15022                       # number of SoftPFExReq misses
system.cpu45.dcache.SoftPFExReq_accesses::.cpu45.data        82603                       # number of SoftPFExReq accesses(hits+misses)
system.cpu45.dcache.SoftPFExReq_accesses::total        82603                       # number of SoftPFExReq accesses(hits+misses)
system.cpu45.dcache.SoftPFExReq_miss_rate::.cpu45.data     0.181858                       # miss rate for SoftPFExReq accesses
system.cpu45.dcache.SoftPFExReq_miss_rate::total     0.181858                       # miss rate for SoftPFExReq accesses
system.cpu45.dcache.WriteLineReq_hits::.cpu45.data         6985                       # number of WriteLineReq hits
system.cpu45.dcache.WriteLineReq_hits::total         6985                       # number of WriteLineReq hits
system.cpu45.dcache.WriteLineReq_misses::.cpu45.data        31240                       # number of WriteLineReq misses
system.cpu45.dcache.WriteLineReq_misses::total        31240                       # number of WriteLineReq misses
system.cpu45.dcache.WriteLineReq_accesses::.cpu45.data        38225                       # number of WriteLineReq accesses(hits+misses)
system.cpu45.dcache.WriteLineReq_accesses::total        38225                       # number of WriteLineReq accesses(hits+misses)
system.cpu45.dcache.WriteLineReq_miss_rate::.cpu45.data     0.817266                       # miss rate for WriteLineReq accesses
system.cpu45.dcache.WriteLineReq_miss_rate::total     0.817266                       # miss rate for WriteLineReq accesses
system.cpu45.dcache.LoadLockedReq_hits::.cpu45.data       116827                       # number of LoadLockedReq hits
system.cpu45.dcache.LoadLockedReq_hits::total       116827                       # number of LoadLockedReq hits
system.cpu45.dcache.LoadLockedReq_misses::.cpu45.data         2629                       # number of LoadLockedReq misses
system.cpu45.dcache.LoadLockedReq_misses::total         2629                       # number of LoadLockedReq misses
system.cpu45.dcache.LoadLockedReq_accesses::.cpu45.data       119456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu45.dcache.LoadLockedReq_accesses::total       119456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu45.dcache.LoadLockedReq_miss_rate::.cpu45.data     0.022008                       # miss rate for LoadLockedReq accesses
system.cpu45.dcache.LoadLockedReq_miss_rate::total     0.022008                       # miss rate for LoadLockedReq accesses
system.cpu45.dcache.StoreCondReq_hits::.cpu45.data       117065                       # number of StoreCondReq hits
system.cpu45.dcache.StoreCondReq_hits::total       117065                       # number of StoreCondReq hits
system.cpu45.dcache.StoreCondReq_misses::.cpu45.data          635                       # number of StoreCondReq misses
system.cpu45.dcache.StoreCondReq_misses::total          635                       # number of StoreCondReq misses
system.cpu45.dcache.StoreCondReq_accesses::.cpu45.data       117700                       # number of StoreCondReq accesses(hits+misses)
system.cpu45.dcache.StoreCondReq_accesses::total       117700                       # number of StoreCondReq accesses(hits+misses)
system.cpu45.dcache.StoreCondReq_miss_rate::.cpu45.data     0.005395                       # miss rate for StoreCondReq accesses
system.cpu45.dcache.StoreCondReq_miss_rate::total     0.005395                       # miss rate for StoreCondReq accesses
system.cpu45.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.tags.tagsinuse         344.534679                       # Cycle average of tags in use
system.cpu45.dcache.tags.total_refs          10271957                       # Total number of references to valid blocks.
system.cpu45.dcache.tags.sampled_refs          258298                       # Sample count of references to valid blocks.
system.cpu45.dcache.tags.avg_refs           39.767853                       # Average number of references to valid blocks.
system.cpu45.dcache.tags.warmup_cycle    3842332923156                       # Cycle when the warmup percentage was hit.
system.cpu45.dcache.tags.occ_blocks::.cpu45.data   344.534679                       # Average occupied blocks per requestor
system.cpu45.dcache.tags.occ_percent::.cpu45.data     0.336460                       # Average percentage of cache occupancy
system.cpu45.dcache.tags.occ_percent::total     0.336460                       # Average percentage of cache occupancy
system.cpu45.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu45.dcache.tags.age_task_id_blocks_1024::4          829                       # Occupied blocks per task id
system.cpu45.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu45.dcache.tags.tag_accesses        20802482                       # Number of tag accesses
system.cpu45.dcache.tags.data_accesses       20802482                       # Number of data accesses
system.cpu44.numPwrStateTransitions              3062                       # Number of power state transitions
system.cpu44.pwrStateClkGateDist::samples         1518                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::mean   4573300691.957181                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::stdev  63260774826.501198                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::1000-5e+10         1511     99.54%     99.54% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.60% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::2.5e+11-3e+11            2      0.13%     99.74% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.80% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.87% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::4e+11-4.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::total          1518                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateResidencyTicks::ON  139059399569                       # Cumulative time (in ticks) in various power states
system.cpu44.pwrStateResidencyTicks::CLK_GATED 6942270450391                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.demand_hits::.cpu44.inst     20707008                       # number of demand (read+write) hits
system.cpu44.icache.demand_hits::total       20707008                       # number of demand (read+write) hits
system.cpu44.icache.overall_hits::.cpu44.inst     20707008                       # number of overall hits
system.cpu44.icache.overall_hits::total      20707008                       # number of overall hits
system.cpu44.icache.demand_misses::.cpu44.inst       458607                       # number of demand (read+write) misses
system.cpu44.icache.demand_misses::total       458607                       # number of demand (read+write) misses
system.cpu44.icache.overall_misses::.cpu44.inst       458607                       # number of overall misses
system.cpu44.icache.overall_misses::total       458607                       # number of overall misses
system.cpu44.icache.demand_accesses::.cpu44.inst     21165615                       # number of demand (read+write) accesses
system.cpu44.icache.demand_accesses::total     21165615                       # number of demand (read+write) accesses
system.cpu44.icache.overall_accesses::.cpu44.inst     21165615                       # number of overall (read+write) accesses
system.cpu44.icache.overall_accesses::total     21165615                       # number of overall (read+write) accesses
system.cpu44.icache.demand_miss_rate::.cpu44.inst     0.021668                       # miss rate for demand accesses
system.cpu44.icache.demand_miss_rate::total     0.021668                       # miss rate for demand accesses
system.cpu44.icache.overall_miss_rate::.cpu44.inst     0.021668                       # miss rate for overall accesses
system.cpu44.icache.overall_miss_rate::total     0.021668                       # miss rate for overall accesses
system.cpu44.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu44.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu44.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu44.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu44.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu44.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu44.icache.writebacks::.writebacks       458083                       # number of writebacks
system.cpu44.icache.writebacks::total          458083                       # number of writebacks
system.cpu44.icache.replacements               458083                       # number of replacements
system.cpu44.icache.ReadReq_hits::.cpu44.inst     20707008                       # number of ReadReq hits
system.cpu44.icache.ReadReq_hits::total      20707008                       # number of ReadReq hits
system.cpu44.icache.ReadReq_misses::.cpu44.inst       458607                       # number of ReadReq misses
system.cpu44.icache.ReadReq_misses::total       458607                       # number of ReadReq misses
system.cpu44.icache.ReadReq_accesses::.cpu44.inst     21165615                       # number of ReadReq accesses(hits+misses)
system.cpu44.icache.ReadReq_accesses::total     21165615                       # number of ReadReq accesses(hits+misses)
system.cpu44.icache.ReadReq_miss_rate::.cpu44.inst     0.021668                       # miss rate for ReadReq accesses
system.cpu44.icache.ReadReq_miss_rate::total     0.021668                       # miss rate for ReadReq accesses
system.cpu44.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.tags.tagsinuse         234.295403                       # Cycle average of tags in use
system.cpu44.icache.tags.total_refs          21165615                       # Total number of references to valid blocks.
system.cpu44.icache.tags.sampled_refs          458607                       # Sample count of references to valid blocks.
system.cpu44.icache.tags.avg_refs           46.151967                       # Average number of references to valid blocks.
system.cpu44.icache.tags.warmup_cycle    3810081137664                       # Cycle when the warmup percentage was hit.
system.cpu44.icache.tags.occ_blocks::.cpu44.inst   234.295403                       # Average occupied blocks per requestor
system.cpu44.icache.tags.occ_percent::.cpu44.inst     0.457608                       # Average percentage of cache occupancy
system.cpu44.icache.tags.occ_percent::total     0.457608                       # Average percentage of cache occupancy
system.cpu44.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu44.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu44.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu44.icache.tags.tag_accesses        42789837                       # Number of tag accesses
system.cpu44.icache.tags.data_accesses       42789837                       # Number of data accesses
system.cpu44.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.demand_hits::.cpu44.data      7783933                       # number of demand (read+write) hits
system.cpu44.dcache.demand_hits::total        7783933                       # number of demand (read+write) hits
system.cpu44.dcache.overall_hits::.cpu44.data      7833950                       # number of overall hits
system.cpu44.dcache.overall_hits::total       7833950                       # number of overall hits
system.cpu44.dcache.demand_misses::.cpu44.data       192317                       # number of demand (read+write) misses
system.cpu44.dcache.demand_misses::total       192317                       # number of demand (read+write) misses
system.cpu44.dcache.overall_misses::.cpu44.data       206455                       # number of overall misses
system.cpu44.dcache.overall_misses::total       206455                       # number of overall misses
system.cpu44.dcache.demand_accesses::.cpu44.data      7976250                       # number of demand (read+write) accesses
system.cpu44.dcache.demand_accesses::total      7976250                       # number of demand (read+write) accesses
system.cpu44.dcache.overall_accesses::.cpu44.data      8040405                       # number of overall (read+write) accesses
system.cpu44.dcache.overall_accesses::total      8040405                       # number of overall (read+write) accesses
system.cpu44.dcache.demand_miss_rate::.cpu44.data     0.024111                       # miss rate for demand accesses
system.cpu44.dcache.demand_miss_rate::total     0.024111                       # miss rate for demand accesses
system.cpu44.dcache.overall_miss_rate::.cpu44.data     0.025677                       # miss rate for overall accesses
system.cpu44.dcache.overall_miss_rate::total     0.025677                       # miss rate for overall accesses
system.cpu44.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu44.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu44.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu44.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu44.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu44.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu44.dcache.writebacks::.writebacks        81453                       # number of writebacks
system.cpu44.dcache.writebacks::total           81453                       # number of writebacks
system.cpu44.dcache.replacements               171154                       # number of replacements
system.cpu44.dcache.ReadReq_hits::.cpu44.data      4446048                       # number of ReadReq hits
system.cpu44.dcache.ReadReq_hits::total       4446048                       # number of ReadReq hits
system.cpu44.dcache.ReadReq_misses::.cpu44.data       130545                       # number of ReadReq misses
system.cpu44.dcache.ReadReq_misses::total       130545                       # number of ReadReq misses
system.cpu44.dcache.ReadReq_accesses::.cpu44.data      4576593                       # number of ReadReq accesses(hits+misses)
system.cpu44.dcache.ReadReq_accesses::total      4576593                       # number of ReadReq accesses(hits+misses)
system.cpu44.dcache.ReadReq_miss_rate::.cpu44.data     0.028524                       # miss rate for ReadReq accesses
system.cpu44.dcache.ReadReq_miss_rate::total     0.028524                       # miss rate for ReadReq accesses
system.cpu44.dcache.WriteReq_hits::.cpu44.data      3333716                       # number of WriteReq hits
system.cpu44.dcache.WriteReq_hits::total      3333716                       # number of WriteReq hits
system.cpu44.dcache.WriteReq_misses::.cpu44.data        38089                       # number of WriteReq misses
system.cpu44.dcache.WriteReq_misses::total        38089                       # number of WriteReq misses
system.cpu44.dcache.WriteReq_accesses::.cpu44.data      3371805                       # number of WriteReq accesses(hits+misses)
system.cpu44.dcache.WriteReq_accesses::total      3371805                       # number of WriteReq accesses(hits+misses)
system.cpu44.dcache.WriteReq_miss_rate::.cpu44.data     0.011296                       # miss rate for WriteReq accesses
system.cpu44.dcache.WriteReq_miss_rate::total     0.011296                       # miss rate for WriteReq accesses
system.cpu44.dcache.SoftPFReq_hits::.cpu44.data         1355                       # number of SoftPFReq hits
system.cpu44.dcache.SoftPFReq_hits::total         1355                       # number of SoftPFReq hits
system.cpu44.dcache.SoftPFReq_misses::.cpu44.data         2021                       # number of SoftPFReq misses
system.cpu44.dcache.SoftPFReq_misses::total         2021                       # number of SoftPFReq misses
system.cpu44.dcache.SoftPFReq_accesses::.cpu44.data         3376                       # number of SoftPFReq accesses(hits+misses)
system.cpu44.dcache.SoftPFReq_accesses::total         3376                       # number of SoftPFReq accesses(hits+misses)
system.cpu44.dcache.SoftPFReq_miss_rate::.cpu44.data     0.598637                       # miss rate for SoftPFReq accesses
system.cpu44.dcache.SoftPFReq_miss_rate::total     0.598637                       # miss rate for SoftPFReq accesses
system.cpu44.dcache.SoftPFExReq_hits::.cpu44.data        48662                       # number of SoftPFExReq hits
system.cpu44.dcache.SoftPFExReq_hits::total        48662                       # number of SoftPFExReq hits
system.cpu44.dcache.SoftPFExReq_misses::.cpu44.data        12117                       # number of SoftPFExReq misses
system.cpu44.dcache.SoftPFExReq_misses::total        12117                       # number of SoftPFExReq misses
system.cpu44.dcache.SoftPFExReq_accesses::.cpu44.data        60779                       # number of SoftPFExReq accesses(hits+misses)
system.cpu44.dcache.SoftPFExReq_accesses::total        60779                       # number of SoftPFExReq accesses(hits+misses)
system.cpu44.dcache.SoftPFExReq_miss_rate::.cpu44.data     0.199362                       # miss rate for SoftPFExReq accesses
system.cpu44.dcache.SoftPFExReq_miss_rate::total     0.199362                       # miss rate for SoftPFExReq accesses
system.cpu44.dcache.WriteLineReq_hits::.cpu44.data         4169                       # number of WriteLineReq hits
system.cpu44.dcache.WriteLineReq_hits::total         4169                       # number of WriteLineReq hits
system.cpu44.dcache.WriteLineReq_misses::.cpu44.data        23683                       # number of WriteLineReq misses
system.cpu44.dcache.WriteLineReq_misses::total        23683                       # number of WriteLineReq misses
system.cpu44.dcache.WriteLineReq_accesses::.cpu44.data        27852                       # number of WriteLineReq accesses(hits+misses)
system.cpu44.dcache.WriteLineReq_accesses::total        27852                       # number of WriteLineReq accesses(hits+misses)
system.cpu44.dcache.WriteLineReq_miss_rate::.cpu44.data     0.850316                       # miss rate for WriteLineReq accesses
system.cpu44.dcache.WriteLineReq_miss_rate::total     0.850316                       # miss rate for WriteLineReq accesses
system.cpu44.dcache.LoadLockedReq_hits::.cpu44.data        90108                       # number of LoadLockedReq hits
system.cpu44.dcache.LoadLockedReq_hits::total        90108                       # number of LoadLockedReq hits
system.cpu44.dcache.LoadLockedReq_misses::.cpu44.data         1885                       # number of LoadLockedReq misses
system.cpu44.dcache.LoadLockedReq_misses::total         1885                       # number of LoadLockedReq misses
system.cpu44.dcache.LoadLockedReq_accesses::.cpu44.data        91993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu44.dcache.LoadLockedReq_accesses::total        91993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu44.dcache.LoadLockedReq_miss_rate::.cpu44.data     0.020491                       # miss rate for LoadLockedReq accesses
system.cpu44.dcache.LoadLockedReq_miss_rate::total     0.020491                       # miss rate for LoadLockedReq accesses
system.cpu44.dcache.StoreCondReq_hits::.cpu44.data        89868                       # number of StoreCondReq hits
system.cpu44.dcache.StoreCondReq_hits::total        89868                       # number of StoreCondReq hits
system.cpu44.dcache.StoreCondReq_misses::.cpu44.data          548                       # number of StoreCondReq misses
system.cpu44.dcache.StoreCondReq_misses::total          548                       # number of StoreCondReq misses
system.cpu44.dcache.StoreCondReq_accesses::.cpu44.data        90416                       # number of StoreCondReq accesses(hits+misses)
system.cpu44.dcache.StoreCondReq_accesses::total        90416                       # number of StoreCondReq accesses(hits+misses)
system.cpu44.dcache.StoreCondReq_miss_rate::.cpu44.data     0.006061                       # miss rate for StoreCondReq accesses
system.cpu44.dcache.StoreCondReq_miss_rate::total     0.006061                       # miss rate for StoreCondReq accesses
system.cpu44.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.tags.tagsinuse         346.852543                       # Cycle average of tags in use
system.cpu44.dcache.tags.total_refs           8232071                       # Total number of references to valid blocks.
system.cpu44.dcache.tags.sampled_refs          194705                       # Sample count of references to valid blocks.
system.cpu44.dcache.tags.avg_refs           42.279710                       # Average number of references to valid blocks.
system.cpu44.dcache.tags.warmup_cycle    3810081165444                       # Cycle when the warmup percentage was hit.
system.cpu44.dcache.tags.occ_blocks::.cpu44.data   346.852543                       # Average occupied blocks per requestor
system.cpu44.dcache.tags.occ_percent::.cpu44.data     0.338723                       # Average percentage of cache occupancy
system.cpu44.dcache.tags.occ_percent::total     0.338723                       # Average percentage of cache occupancy
system.cpu44.dcache.tags.occ_task_id_blocks::1024          758                       # Occupied blocks per task id
system.cpu44.dcache.tags.age_task_id_blocks_1024::4          758                       # Occupied blocks per task id
system.cpu44.dcache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu44.dcache.tags.tag_accesses        16658897                       # Number of tag accesses
system.cpu44.dcache.tags.data_accesses       16658897                       # Number of data accesses
system.cpu43.numPwrStateTransitions              3351                       # Number of power state transitions
system.cpu43.pwrStateClkGateDist::samples         1656                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::mean   4199729087.141908                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::stdev  60311345418.452789                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::1000-5e+10         1649     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.64% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::2.5e+11-3e+11            2      0.12%     99.76% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::total          1656                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateResidencyTicks::ON  126578481653                       # Cumulative time (in ticks) in various power states
system.cpu43.pwrStateResidencyTicks::CLK_GATED 6954751368307                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.demand_hits::.cpu43.inst     18808200                       # number of demand (read+write) hits
system.cpu43.icache.demand_hits::total       18808200                       # number of demand (read+write) hits
system.cpu43.icache.overall_hits::.cpu43.inst     18808200                       # number of overall hits
system.cpu43.icache.overall_hits::total      18808200                       # number of overall hits
system.cpu43.icache.demand_misses::.cpu43.inst       438328                       # number of demand (read+write) misses
system.cpu43.icache.demand_misses::total       438328                       # number of demand (read+write) misses
system.cpu43.icache.overall_misses::.cpu43.inst       438328                       # number of overall misses
system.cpu43.icache.overall_misses::total       438328                       # number of overall misses
system.cpu43.icache.demand_accesses::.cpu43.inst     19246528                       # number of demand (read+write) accesses
system.cpu43.icache.demand_accesses::total     19246528                       # number of demand (read+write) accesses
system.cpu43.icache.overall_accesses::.cpu43.inst     19246528                       # number of overall (read+write) accesses
system.cpu43.icache.overall_accesses::total     19246528                       # number of overall (read+write) accesses
system.cpu43.icache.demand_miss_rate::.cpu43.inst     0.022774                       # miss rate for demand accesses
system.cpu43.icache.demand_miss_rate::total     0.022774                       # miss rate for demand accesses
system.cpu43.icache.overall_miss_rate::.cpu43.inst     0.022774                       # miss rate for overall accesses
system.cpu43.icache.overall_miss_rate::total     0.022774                       # miss rate for overall accesses
system.cpu43.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu43.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu43.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu43.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu43.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu43.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu43.icache.writebacks::.writebacks       437804                       # number of writebacks
system.cpu43.icache.writebacks::total          437804                       # number of writebacks
system.cpu43.icache.replacements               437804                       # number of replacements
system.cpu43.icache.ReadReq_hits::.cpu43.inst     18808200                       # number of ReadReq hits
system.cpu43.icache.ReadReq_hits::total      18808200                       # number of ReadReq hits
system.cpu43.icache.ReadReq_misses::.cpu43.inst       438328                       # number of ReadReq misses
system.cpu43.icache.ReadReq_misses::total       438328                       # number of ReadReq misses
system.cpu43.icache.ReadReq_accesses::.cpu43.inst     19246528                       # number of ReadReq accesses(hits+misses)
system.cpu43.icache.ReadReq_accesses::total     19246528                       # number of ReadReq accesses(hits+misses)
system.cpu43.icache.ReadReq_miss_rate::.cpu43.inst     0.022774                       # miss rate for ReadReq accesses
system.cpu43.icache.ReadReq_miss_rate::total     0.022774                       # miss rate for ReadReq accesses
system.cpu43.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.tags.tagsinuse         236.533143                       # Cycle average of tags in use
system.cpu43.icache.tags.total_refs          19246528                       # Total number of references to valid blocks.
system.cpu43.icache.tags.sampled_refs          438328                       # Sample count of references to valid blocks.
system.cpu43.icache.tags.avg_refs           43.908963                       # Average number of references to valid blocks.
system.cpu43.icache.tags.warmup_cycle    3777825874116                       # Cycle when the warmup percentage was hit.
system.cpu43.icache.tags.occ_blocks::.cpu43.inst   236.533143                       # Average occupied blocks per requestor
system.cpu43.icache.tags.occ_percent::.cpu43.inst     0.461979                       # Average percentage of cache occupancy
system.cpu43.icache.tags.occ_percent::total     0.461979                       # Average percentage of cache occupancy
system.cpu43.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu43.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu43.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu43.icache.tags.tag_accesses        38931384                       # Number of tag accesses
system.cpu43.icache.tags.data_accesses       38931384                       # Number of data accesses
system.cpu43.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.demand_hits::.cpu43.data      7158250                       # number of demand (read+write) hits
system.cpu43.dcache.demand_hits::total        7158250                       # number of demand (read+write) hits
system.cpu43.dcache.overall_hits::.cpu43.data      7208371                       # number of overall hits
system.cpu43.dcache.overall_hits::total       7208371                       # number of overall hits
system.cpu43.dcache.demand_misses::.cpu43.data       179676                       # number of demand (read+write) misses
system.cpu43.dcache.demand_misses::total       179676                       # number of demand (read+write) misses
system.cpu43.dcache.overall_misses::.cpu43.data       190904                       # number of overall misses
system.cpu43.dcache.overall_misses::total       190904                       # number of overall misses
system.cpu43.dcache.demand_accesses::.cpu43.data      7337926                       # number of demand (read+write) accesses
system.cpu43.dcache.demand_accesses::total      7337926                       # number of demand (read+write) accesses
system.cpu43.dcache.overall_accesses::.cpu43.data      7399275                       # number of overall (read+write) accesses
system.cpu43.dcache.overall_accesses::total      7399275                       # number of overall (read+write) accesses
system.cpu43.dcache.demand_miss_rate::.cpu43.data     0.024486                       # miss rate for demand accesses
system.cpu43.dcache.demand_miss_rate::total     0.024486                       # miss rate for demand accesses
system.cpu43.dcache.overall_miss_rate::.cpu43.data     0.025800                       # miss rate for overall accesses
system.cpu43.dcache.overall_miss_rate::total     0.025800                       # miss rate for overall accesses
system.cpu43.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu43.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu43.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu43.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu43.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu43.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu43.dcache.writebacks::.writebacks        76051                       # number of writebacks
system.cpu43.dcache.writebacks::total           76051                       # number of writebacks
system.cpu43.dcache.replacements               156912                       # number of replacements
system.cpu43.dcache.ReadReq_hits::.cpu43.data      4153577                       # number of ReadReq hits
system.cpu43.dcache.ReadReq_hits::total       4153577                       # number of ReadReq hits
system.cpu43.dcache.ReadReq_misses::.cpu43.data       119424                       # number of ReadReq misses
system.cpu43.dcache.ReadReq_misses::total       119424                       # number of ReadReq misses
system.cpu43.dcache.ReadReq_accesses::.cpu43.data      4273001                       # number of ReadReq accesses(hits+misses)
system.cpu43.dcache.ReadReq_accesses::total      4273001                       # number of ReadReq accesses(hits+misses)
system.cpu43.dcache.ReadReq_miss_rate::.cpu43.data     0.027949                       # miss rate for ReadReq accesses
system.cpu43.dcache.ReadReq_miss_rate::total     0.027949                       # miss rate for ReadReq accesses
system.cpu43.dcache.WriteReq_hits::.cpu43.data      3000730                       # number of WriteReq hits
system.cpu43.dcache.WriteReq_hits::total      3000730                       # number of WriteReq hits
system.cpu43.dcache.WriteReq_misses::.cpu43.data        38866                       # number of WriteReq misses
system.cpu43.dcache.WriteReq_misses::total        38866                       # number of WriteReq misses
system.cpu43.dcache.WriteReq_accesses::.cpu43.data      3039596                       # number of WriteReq accesses(hits+misses)
system.cpu43.dcache.WriteReq_accesses::total      3039596                       # number of WriteReq accesses(hits+misses)
system.cpu43.dcache.WriteReq_miss_rate::.cpu43.data     0.012787                       # miss rate for WriteReq accesses
system.cpu43.dcache.WriteReq_miss_rate::total     0.012787                       # miss rate for WriteReq accesses
system.cpu43.dcache.SoftPFReq_hits::.cpu43.data         1105                       # number of SoftPFReq hits
system.cpu43.dcache.SoftPFReq_hits::total         1105                       # number of SoftPFReq hits
system.cpu43.dcache.SoftPFReq_misses::.cpu43.data         1617                       # number of SoftPFReq misses
system.cpu43.dcache.SoftPFReq_misses::total         1617                       # number of SoftPFReq misses
system.cpu43.dcache.SoftPFReq_accesses::.cpu43.data         2722                       # number of SoftPFReq accesses(hits+misses)
system.cpu43.dcache.SoftPFReq_accesses::total         2722                       # number of SoftPFReq accesses(hits+misses)
system.cpu43.dcache.SoftPFReq_miss_rate::.cpu43.data     0.594048                       # miss rate for SoftPFReq accesses
system.cpu43.dcache.SoftPFReq_miss_rate::total     0.594048                       # miss rate for SoftPFReq accesses
system.cpu43.dcache.SoftPFExReq_hits::.cpu43.data        49016                       # number of SoftPFExReq hits
system.cpu43.dcache.SoftPFExReq_hits::total        49016                       # number of SoftPFExReq hits
system.cpu43.dcache.SoftPFExReq_misses::.cpu43.data         9611                       # number of SoftPFExReq misses
system.cpu43.dcache.SoftPFExReq_misses::total         9611                       # number of SoftPFExReq misses
system.cpu43.dcache.SoftPFExReq_accesses::.cpu43.data        58627                       # number of SoftPFExReq accesses(hits+misses)
system.cpu43.dcache.SoftPFExReq_accesses::total        58627                       # number of SoftPFExReq accesses(hits+misses)
system.cpu43.dcache.SoftPFExReq_miss_rate::.cpu43.data     0.163935                       # miss rate for SoftPFExReq accesses
system.cpu43.dcache.SoftPFExReq_miss_rate::total     0.163935                       # miss rate for SoftPFExReq accesses
system.cpu43.dcache.WriteLineReq_hits::.cpu43.data         3943                       # number of WriteLineReq hits
system.cpu43.dcache.WriteLineReq_hits::total         3943                       # number of WriteLineReq hits
system.cpu43.dcache.WriteLineReq_misses::.cpu43.data        21386                       # number of WriteLineReq misses
system.cpu43.dcache.WriteLineReq_misses::total        21386                       # number of WriteLineReq misses
system.cpu43.dcache.WriteLineReq_accesses::.cpu43.data        25329                       # number of WriteLineReq accesses(hits+misses)
system.cpu43.dcache.WriteLineReq_accesses::total        25329                       # number of WriteLineReq accesses(hits+misses)
system.cpu43.dcache.WriteLineReq_miss_rate::.cpu43.data     0.844329                       # miss rate for WriteLineReq accesses
system.cpu43.dcache.WriteLineReq_miss_rate::total     0.844329                       # miss rate for WriteLineReq accesses
system.cpu43.dcache.LoadLockedReq_hits::.cpu43.data        75881                       # number of LoadLockedReq hits
system.cpu43.dcache.LoadLockedReq_hits::total        75881                       # number of LoadLockedReq hits
system.cpu43.dcache.LoadLockedReq_misses::.cpu43.data         1899                       # number of LoadLockedReq misses
system.cpu43.dcache.LoadLockedReq_misses::total         1899                       # number of LoadLockedReq misses
system.cpu43.dcache.LoadLockedReq_accesses::.cpu43.data        77780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu43.dcache.LoadLockedReq_accesses::total        77780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu43.dcache.LoadLockedReq_miss_rate::.cpu43.data     0.024415                       # miss rate for LoadLockedReq accesses
system.cpu43.dcache.LoadLockedReq_miss_rate::total     0.024415                       # miss rate for LoadLockedReq accesses
system.cpu43.dcache.StoreCondReq_hits::.cpu43.data        75735                       # number of StoreCondReq hits
system.cpu43.dcache.StoreCondReq_hits::total        75735                       # number of StoreCondReq hits
system.cpu43.dcache.StoreCondReq_misses::.cpu43.data          367                       # number of StoreCondReq misses
system.cpu43.dcache.StoreCondReq_misses::total          367                       # number of StoreCondReq misses
system.cpu43.dcache.StoreCondReq_accesses::.cpu43.data        76102                       # number of StoreCondReq accesses(hits+misses)
system.cpu43.dcache.StoreCondReq_accesses::total        76102                       # number of StoreCondReq accesses(hits+misses)
system.cpu43.dcache.StoreCondReq_miss_rate::.cpu43.data     0.004822                       # miss rate for StoreCondReq accesses
system.cpu43.dcache.StoreCondReq_miss_rate::total     0.004822                       # miss rate for StoreCondReq accesses
system.cpu43.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.tags.tagsinuse         346.511983                       # Cycle average of tags in use
system.cpu43.dcache.tags.total_refs           7565952                       # Total number of references to valid blocks.
system.cpu43.dcache.tags.sampled_refs          180430                       # Sample count of references to valid blocks.
system.cpu43.dcache.tags.avg_refs           41.932894                       # Average number of references to valid blocks.
system.cpu43.dcache.tags.warmup_cycle    3777825901896                       # Cycle when the warmup percentage was hit.
system.cpu43.dcache.tags.occ_blocks::.cpu43.data   346.511983                       # Average occupied blocks per requestor
system.cpu43.dcache.tags.occ_percent::.cpu43.data     0.338391                       # Average percentage of cache occupancy
system.cpu43.dcache.tags.occ_percent::total     0.338391                       # Average percentage of cache occupancy
system.cpu43.dcache.tags.occ_task_id_blocks::1024          732                       # Occupied blocks per task id
system.cpu43.dcache.tags.age_task_id_blocks_1024::4          732                       # Occupied blocks per task id
system.cpu43.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu43.dcache.tags.tag_accesses        15312476                       # Number of tag accesses
system.cpu43.dcache.tags.data_accesses       15312476                       # Number of data accesses
system.cpu42.numPwrStateTransitions              3335                       # Number of power state transitions
system.cpu42.pwrStateClkGateDist::samples         1651                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::mean   4212545857.580860                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::stdev  60133694808.241203                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::1000-5e+10         1643     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.64% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::2.5e+11-3e+11            3      0.18%     99.82% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::total          1651                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateResidencyTicks::ON  126416639094                       # Cumulative time (in ticks) in various power states
system.cpu42.pwrStateResidencyTicks::CLK_GATED 6954913210866                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.demand_hits::.cpu42.inst     18746671                       # number of demand (read+write) hits
system.cpu42.icache.demand_hits::total       18746671                       # number of demand (read+write) hits
system.cpu42.icache.overall_hits::.cpu42.inst     18746671                       # number of overall hits
system.cpu42.icache.overall_hits::total      18746671                       # number of overall hits
system.cpu42.icache.demand_misses::.cpu42.inst       512597                       # number of demand (read+write) misses
system.cpu42.icache.demand_misses::total       512597                       # number of demand (read+write) misses
system.cpu42.icache.overall_misses::.cpu42.inst       512597                       # number of overall misses
system.cpu42.icache.overall_misses::total       512597                       # number of overall misses
system.cpu42.icache.demand_accesses::.cpu42.inst     19259268                       # number of demand (read+write) accesses
system.cpu42.icache.demand_accesses::total     19259268                       # number of demand (read+write) accesses
system.cpu42.icache.overall_accesses::.cpu42.inst     19259268                       # number of overall (read+write) accesses
system.cpu42.icache.overall_accesses::total     19259268                       # number of overall (read+write) accesses
system.cpu42.icache.demand_miss_rate::.cpu42.inst     0.026616                       # miss rate for demand accesses
system.cpu42.icache.demand_miss_rate::total     0.026616                       # miss rate for demand accesses
system.cpu42.icache.overall_miss_rate::.cpu42.inst     0.026616                       # miss rate for overall accesses
system.cpu42.icache.overall_miss_rate::total     0.026616                       # miss rate for overall accesses
system.cpu42.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu42.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu42.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu42.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu42.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu42.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu42.icache.writebacks::.writebacks       512073                       # number of writebacks
system.cpu42.icache.writebacks::total          512073                       # number of writebacks
system.cpu42.icache.replacements               512073                       # number of replacements
system.cpu42.icache.ReadReq_hits::.cpu42.inst     18746671                       # number of ReadReq hits
system.cpu42.icache.ReadReq_hits::total      18746671                       # number of ReadReq hits
system.cpu42.icache.ReadReq_misses::.cpu42.inst       512597                       # number of ReadReq misses
system.cpu42.icache.ReadReq_misses::total       512597                       # number of ReadReq misses
system.cpu42.icache.ReadReq_accesses::.cpu42.inst     19259268                       # number of ReadReq accesses(hits+misses)
system.cpu42.icache.ReadReq_accesses::total     19259268                       # number of ReadReq accesses(hits+misses)
system.cpu42.icache.ReadReq_miss_rate::.cpu42.inst     0.026616                       # miss rate for ReadReq accesses
system.cpu42.icache.ReadReq_miss_rate::total     0.026616                       # miss rate for ReadReq accesses
system.cpu42.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.tags.tagsinuse         238.770880                       # Cycle average of tags in use
system.cpu42.icache.tags.total_refs          19259268                       # Total number of references to valid blocks.
system.cpu42.icache.tags.sampled_refs          512597                       # Sample count of references to valid blocks.
system.cpu42.icache.tags.avg_refs           37.571948                       # Average number of references to valid blocks.
system.cpu42.icache.tags.warmup_cycle    3745571527308                       # Cycle when the warmup percentage was hit.
system.cpu42.icache.tags.occ_blocks::.cpu42.inst   238.770880                       # Average occupied blocks per requestor
system.cpu42.icache.tags.occ_percent::.cpu42.inst     0.466349                       # Average percentage of cache occupancy
system.cpu42.icache.tags.occ_percent::total     0.466349                       # Average percentage of cache occupancy
system.cpu42.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu42.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu42.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu42.icache.tags.tag_accesses        39031133                       # Number of tag accesses
system.cpu42.icache.tags.data_accesses       39031133                       # Number of data accesses
system.cpu42.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.demand_hits::.cpu42.data      7145867                       # number of demand (read+write) hits
system.cpu42.dcache.demand_hits::total        7145867                       # number of demand (read+write) hits
system.cpu42.dcache.overall_hits::.cpu42.data      7193841                       # number of overall hits
system.cpu42.dcache.overall_hits::total       7193841                       # number of overall hits
system.cpu42.dcache.demand_misses::.cpu42.data       168829                       # number of demand (read+write) misses
system.cpu42.dcache.demand_misses::total       168829                       # number of demand (read+write) misses
system.cpu42.dcache.overall_misses::.cpu42.data       179775                       # number of overall misses
system.cpu42.dcache.overall_misses::total       179775                       # number of overall misses
system.cpu42.dcache.demand_accesses::.cpu42.data      7314696                       # number of demand (read+write) accesses
system.cpu42.dcache.demand_accesses::total      7314696                       # number of demand (read+write) accesses
system.cpu42.dcache.overall_accesses::.cpu42.data      7373616                       # number of overall (read+write) accesses
system.cpu42.dcache.overall_accesses::total      7373616                       # number of overall (read+write) accesses
system.cpu42.dcache.demand_miss_rate::.cpu42.data     0.023081                       # miss rate for demand accesses
system.cpu42.dcache.demand_miss_rate::total     0.023081                       # miss rate for demand accesses
system.cpu42.dcache.overall_miss_rate::.cpu42.data     0.024381                       # miss rate for overall accesses
system.cpu42.dcache.overall_miss_rate::total     0.024381                       # miss rate for overall accesses
system.cpu42.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu42.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu42.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu42.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu42.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu42.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu42.dcache.writebacks::.writebacks        66964                       # number of writebacks
system.cpu42.dcache.writebacks::total           66964                       # number of writebacks
system.cpu42.dcache.replacements               145198                       # number of replacements
system.cpu42.dcache.ReadReq_hits::.cpu42.data      4171834                       # number of ReadReq hits
system.cpu42.dcache.ReadReq_hits::total       4171834                       # number of ReadReq hits
system.cpu42.dcache.ReadReq_misses::.cpu42.data       124513                       # number of ReadReq misses
system.cpu42.dcache.ReadReq_misses::total       124513                       # number of ReadReq misses
system.cpu42.dcache.ReadReq_accesses::.cpu42.data      4296347                       # number of ReadReq accesses(hits+misses)
system.cpu42.dcache.ReadReq_accesses::total      4296347                       # number of ReadReq accesses(hits+misses)
system.cpu42.dcache.ReadReq_miss_rate::.cpu42.data     0.028981                       # miss rate for ReadReq accesses
system.cpu42.dcache.ReadReq_miss_rate::total     0.028981                       # miss rate for ReadReq accesses
system.cpu42.dcache.WriteReq_hits::.cpu42.data      2969107                       # number of WriteReq hits
system.cpu42.dcache.WriteReq_hits::total      2969107                       # number of WriteReq hits
system.cpu42.dcache.WriteReq_misses::.cpu42.data        30591                       # number of WriteReq misses
system.cpu42.dcache.WriteReq_misses::total        30591                       # number of WriteReq misses
system.cpu42.dcache.WriteReq_accesses::.cpu42.data      2999698                       # number of WriteReq accesses(hits+misses)
system.cpu42.dcache.WriteReq_accesses::total      2999698                       # number of WriteReq accesses(hits+misses)
system.cpu42.dcache.WriteReq_miss_rate::.cpu42.data     0.010198                       # miss rate for WriteReq accesses
system.cpu42.dcache.WriteReq_miss_rate::total     0.010198                       # miss rate for WriteReq accesses
system.cpu42.dcache.SoftPFReq_hits::.cpu42.data          934                       # number of SoftPFReq hits
system.cpu42.dcache.SoftPFReq_hits::total          934                       # number of SoftPFReq hits
system.cpu42.dcache.SoftPFReq_misses::.cpu42.data         1263                       # number of SoftPFReq misses
system.cpu42.dcache.SoftPFReq_misses::total         1263                       # number of SoftPFReq misses
system.cpu42.dcache.SoftPFReq_accesses::.cpu42.data         2197                       # number of SoftPFReq accesses(hits+misses)
system.cpu42.dcache.SoftPFReq_accesses::total         2197                       # number of SoftPFReq accesses(hits+misses)
system.cpu42.dcache.SoftPFReq_miss_rate::.cpu42.data     0.574875                       # miss rate for SoftPFReq accesses
system.cpu42.dcache.SoftPFReq_miss_rate::total     0.574875                       # miss rate for SoftPFReq accesses
system.cpu42.dcache.SoftPFExReq_hits::.cpu42.data        47040                       # number of SoftPFExReq hits
system.cpu42.dcache.SoftPFExReq_hits::total        47040                       # number of SoftPFExReq hits
system.cpu42.dcache.SoftPFExReq_misses::.cpu42.data         9683                       # number of SoftPFExReq misses
system.cpu42.dcache.SoftPFExReq_misses::total         9683                       # number of SoftPFExReq misses
system.cpu42.dcache.SoftPFExReq_accesses::.cpu42.data        56723                       # number of SoftPFExReq accesses(hits+misses)
system.cpu42.dcache.SoftPFExReq_accesses::total        56723                       # number of SoftPFExReq accesses(hits+misses)
system.cpu42.dcache.SoftPFExReq_miss_rate::.cpu42.data     0.170707                       # miss rate for SoftPFExReq accesses
system.cpu42.dcache.SoftPFExReq_miss_rate::total     0.170707                       # miss rate for SoftPFExReq accesses
system.cpu42.dcache.WriteLineReq_hits::.cpu42.data         4926                       # number of WriteLineReq hits
system.cpu42.dcache.WriteLineReq_hits::total         4926                       # number of WriteLineReq hits
system.cpu42.dcache.WriteLineReq_misses::.cpu42.data        13725                       # number of WriteLineReq misses
system.cpu42.dcache.WriteLineReq_misses::total        13725                       # number of WriteLineReq misses
system.cpu42.dcache.WriteLineReq_accesses::.cpu42.data        18651                       # number of WriteLineReq accesses(hits+misses)
system.cpu42.dcache.WriteLineReq_accesses::total        18651                       # number of WriteLineReq accesses(hits+misses)
system.cpu42.dcache.WriteLineReq_miss_rate::.cpu42.data     0.735885                       # miss rate for WriteLineReq accesses
system.cpu42.dcache.WriteLineReq_miss_rate::total     0.735885                       # miss rate for WriteLineReq accesses
system.cpu42.dcache.LoadLockedReq_hits::.cpu42.data        68541                       # number of LoadLockedReq hits
system.cpu42.dcache.LoadLockedReq_hits::total        68541                       # number of LoadLockedReq hits
system.cpu42.dcache.LoadLockedReq_misses::.cpu42.data         2147                       # number of LoadLockedReq misses
system.cpu42.dcache.LoadLockedReq_misses::total         2147                       # number of LoadLockedReq misses
system.cpu42.dcache.LoadLockedReq_accesses::.cpu42.data        70688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu42.dcache.LoadLockedReq_accesses::total        70688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu42.dcache.LoadLockedReq_miss_rate::.cpu42.data     0.030373                       # miss rate for LoadLockedReq accesses
system.cpu42.dcache.LoadLockedReq_miss_rate::total     0.030373                       # miss rate for LoadLockedReq accesses
system.cpu42.dcache.StoreCondReq_hits::.cpu42.data        68763                       # number of StoreCondReq hits
system.cpu42.dcache.StoreCondReq_hits::total        68763                       # number of StoreCondReq hits
system.cpu42.dcache.StoreCondReq_misses::.cpu42.data          327                       # number of StoreCondReq misses
system.cpu42.dcache.StoreCondReq_misses::total          327                       # number of StoreCondReq misses
system.cpu42.dcache.StoreCondReq_accesses::.cpu42.data        69090                       # number of StoreCondReq accesses(hits+misses)
system.cpu42.dcache.StoreCondReq_accesses::total        69090                       # number of StoreCondReq accesses(hits+misses)
system.cpu42.dcache.StoreCondReq_miss_rate::.cpu42.data     0.004733                       # miss rate for StoreCondReq accesses
system.cpu42.dcache.StoreCondReq_miss_rate::total     0.004733                       # miss rate for StoreCondReq accesses
system.cpu42.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.tags.tagsinuse         348.537990                       # Cycle average of tags in use
system.cpu42.dcache.tags.total_refs           7519472                       # Total number of references to valid blocks.
system.cpu42.dcache.tags.sampled_refs          169501                       # Sample count of references to valid blocks.
system.cpu42.dcache.tags.avg_refs           44.362405                       # Average number of references to valid blocks.
system.cpu42.dcache.tags.warmup_cycle    3745571555088                       # Cycle when the warmup percentage was hit.
system.cpu42.dcache.tags.occ_blocks::.cpu42.data   348.537990                       # Average occupied blocks per requestor
system.cpu42.dcache.tags.occ_percent::.cpu42.data     0.340369                       # Average percentage of cache occupancy
system.cpu42.dcache.tags.occ_percent::total     0.340369                       # Average percentage of cache occupancy
system.cpu42.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu42.dcache.tags.age_task_id_blocks_1024::4          828                       # Occupied blocks per task id
system.cpu42.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu42.dcache.tags.tag_accesses        15228165                       # Number of tag accesses
system.cpu42.dcache.tags.data_accesses       15228165                       # Number of data accesses
system.cpu41.numPwrStateTransitions              3675                       # Number of power state transitions
system.cpu41.pwrStateClkGateDist::samples         1823                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::mean   3713785780.010422                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::stdev  56820192911.418533                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::1000-5e+10         1815     99.56%     99.56% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.62% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::1e+11-1.5e+11            2      0.11%     99.73% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.78% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.84% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::3e+11-3.5e+11            2      0.11%     99.95% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::total          1823                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateResidencyTicks::ON  311098373001                       # Cumulative time (in ticks) in various power states
system.cpu41.pwrStateResidencyTicks::CLK_GATED 6770231476959                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.demand_hits::.cpu41.inst     46277972                       # number of demand (read+write) hits
system.cpu41.icache.demand_hits::total       46277972                       # number of demand (read+write) hits
system.cpu41.icache.overall_hits::.cpu41.inst     46277972                       # number of overall hits
system.cpu41.icache.overall_hits::total      46277972                       # number of overall hits
system.cpu41.icache.demand_misses::.cpu41.inst      1275995                       # number of demand (read+write) misses
system.cpu41.icache.demand_misses::total      1275995                       # number of demand (read+write) misses
system.cpu41.icache.overall_misses::.cpu41.inst      1275995                       # number of overall misses
system.cpu41.icache.overall_misses::total      1275995                       # number of overall misses
system.cpu41.icache.demand_accesses::.cpu41.inst     47553967                       # number of demand (read+write) accesses
system.cpu41.icache.demand_accesses::total     47553967                       # number of demand (read+write) accesses
system.cpu41.icache.overall_accesses::.cpu41.inst     47553967                       # number of overall (read+write) accesses
system.cpu41.icache.overall_accesses::total     47553967                       # number of overall (read+write) accesses
system.cpu41.icache.demand_miss_rate::.cpu41.inst     0.026833                       # miss rate for demand accesses
system.cpu41.icache.demand_miss_rate::total     0.026833                       # miss rate for demand accesses
system.cpu41.icache.overall_miss_rate::.cpu41.inst     0.026833                       # miss rate for overall accesses
system.cpu41.icache.overall_miss_rate::total     0.026833                       # miss rate for overall accesses
system.cpu41.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu41.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu41.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu41.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu41.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu41.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu41.icache.writebacks::.writebacks      1275471                       # number of writebacks
system.cpu41.icache.writebacks::total         1275471                       # number of writebacks
system.cpu41.icache.replacements              1275471                       # number of replacements
system.cpu41.icache.ReadReq_hits::.cpu41.inst     46277972                       # number of ReadReq hits
system.cpu41.icache.ReadReq_hits::total      46277972                       # number of ReadReq hits
system.cpu41.icache.ReadReq_misses::.cpu41.inst      1275995                       # number of ReadReq misses
system.cpu41.icache.ReadReq_misses::total      1275995                       # number of ReadReq misses
system.cpu41.icache.ReadReq_accesses::.cpu41.inst     47553967                       # number of ReadReq accesses(hits+misses)
system.cpu41.icache.ReadReq_accesses::total     47553967                       # number of ReadReq accesses(hits+misses)
system.cpu41.icache.ReadReq_miss_rate::.cpu41.inst     0.026833                       # miss rate for ReadReq accesses
system.cpu41.icache.ReadReq_miss_rate::total     0.026833                       # miss rate for ReadReq accesses
system.cpu41.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.tags.tagsinuse         241.127477                       # Cycle average of tags in use
system.cpu41.icache.tags.total_refs          47553967                       # Total number of references to valid blocks.
system.cpu41.icache.tags.sampled_refs         1275995                       # Sample count of references to valid blocks.
system.cpu41.icache.tags.avg_refs           37.268145                       # Average number of references to valid blocks.
system.cpu41.icache.tags.warmup_cycle    3713319258444                       # Cycle when the warmup percentage was hit.
system.cpu41.icache.tags.occ_blocks::.cpu41.inst   241.127477                       # Average occupied blocks per requestor
system.cpu41.icache.tags.occ_percent::.cpu41.inst     0.470952                       # Average percentage of cache occupancy
system.cpu41.icache.tags.occ_percent::total     0.470952                       # Average percentage of cache occupancy
system.cpu41.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu41.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu41.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu41.icache.tags.tag_accesses        96383929                       # Number of tag accesses
system.cpu41.icache.tags.data_accesses       96383929                       # Number of data accesses
system.cpu41.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.demand_hits::.cpu41.data     16760385                       # number of demand (read+write) hits
system.cpu41.dcache.demand_hits::total       16760385                       # number of demand (read+write) hits
system.cpu41.dcache.overall_hits::.cpu41.data     16878428                       # number of overall hits
system.cpu41.dcache.overall_hits::total      16878428                       # number of overall hits
system.cpu41.dcache.demand_misses::.cpu41.data       553712                       # number of demand (read+write) misses
system.cpu41.dcache.demand_misses::total       553712                       # number of demand (read+write) misses
system.cpu41.dcache.overall_misses::.cpu41.data       579664                       # number of overall misses
system.cpu41.dcache.overall_misses::total       579664                       # number of overall misses
system.cpu41.dcache.demand_accesses::.cpu41.data     17314097                       # number of demand (read+write) accesses
system.cpu41.dcache.demand_accesses::total     17314097                       # number of demand (read+write) accesses
system.cpu41.dcache.overall_accesses::.cpu41.data     17458092                       # number of overall (read+write) accesses
system.cpu41.dcache.overall_accesses::total     17458092                       # number of overall (read+write) accesses
system.cpu41.dcache.demand_miss_rate::.cpu41.data     0.031980                       # miss rate for demand accesses
system.cpu41.dcache.demand_miss_rate::total     0.031980                       # miss rate for demand accesses
system.cpu41.dcache.overall_miss_rate::.cpu41.data     0.033203                       # miss rate for overall accesses
system.cpu41.dcache.overall_miss_rate::total     0.033203                       # miss rate for overall accesses
system.cpu41.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu41.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu41.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu41.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu41.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu41.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu41.dcache.writebacks::.writebacks       271087                       # number of writebacks
system.cpu41.dcache.writebacks::total          271087                       # number of writebacks
system.cpu41.dcache.replacements               518294                       # number of replacements
system.cpu41.dcache.ReadReq_hits::.cpu41.data      9279926                       # number of ReadReq hits
system.cpu41.dcache.ReadReq_hits::total       9279926                       # number of ReadReq hits
system.cpu41.dcache.ReadReq_misses::.cpu41.data       371181                       # number of ReadReq misses
system.cpu41.dcache.ReadReq_misses::total       371181                       # number of ReadReq misses
system.cpu41.dcache.ReadReq_accesses::.cpu41.data      9651107                       # number of ReadReq accesses(hits+misses)
system.cpu41.dcache.ReadReq_accesses::total      9651107                       # number of ReadReq accesses(hits+misses)
system.cpu41.dcache.ReadReq_miss_rate::.cpu41.data     0.038460                       # miss rate for ReadReq accesses
system.cpu41.dcache.ReadReq_miss_rate::total     0.038460                       # miss rate for ReadReq accesses
system.cpu41.dcache.WriteReq_hits::.cpu41.data      7453665                       # number of WriteReq hits
system.cpu41.dcache.WriteReq_hits::total      7453665                       # number of WriteReq hits
system.cpu41.dcache.WriteReq_misses::.cpu41.data       105745                       # number of WriteReq misses
system.cpu41.dcache.WriteReq_misses::total       105745                       # number of WriteReq misses
system.cpu41.dcache.WriteReq_accesses::.cpu41.data      7559410                       # number of WriteReq accesses(hits+misses)
system.cpu41.dcache.WriteReq_accesses::total      7559410                       # number of WriteReq accesses(hits+misses)
system.cpu41.dcache.WriteReq_miss_rate::.cpu41.data     0.013989                       # miss rate for WriteReq accesses
system.cpu41.dcache.WriteReq_miss_rate::total     0.013989                       # miss rate for WriteReq accesses
system.cpu41.dcache.SoftPFReq_hits::.cpu41.data         4025                       # number of SoftPFReq hits
system.cpu41.dcache.SoftPFReq_hits::total         4025                       # number of SoftPFReq hits
system.cpu41.dcache.SoftPFReq_misses::.cpu41.data         5797                       # number of SoftPFReq misses
system.cpu41.dcache.SoftPFReq_misses::total         5797                       # number of SoftPFReq misses
system.cpu41.dcache.SoftPFReq_accesses::.cpu41.data         9822                       # number of SoftPFReq accesses(hits+misses)
system.cpu41.dcache.SoftPFReq_accesses::total         9822                       # number of SoftPFReq accesses(hits+misses)
system.cpu41.dcache.SoftPFReq_miss_rate::.cpu41.data     0.590206                       # miss rate for SoftPFReq accesses
system.cpu41.dcache.SoftPFReq_miss_rate::total     0.590206                       # miss rate for SoftPFReq accesses
system.cpu41.dcache.SoftPFExReq_hits::.cpu41.data       114018                       # number of SoftPFExReq hits
system.cpu41.dcache.SoftPFExReq_hits::total       114018                       # number of SoftPFExReq hits
system.cpu41.dcache.SoftPFExReq_misses::.cpu41.data        20155                       # number of SoftPFExReq misses
system.cpu41.dcache.SoftPFExReq_misses::total        20155                       # number of SoftPFExReq misses
system.cpu41.dcache.SoftPFExReq_accesses::.cpu41.data       134173                       # number of SoftPFExReq accesses(hits+misses)
system.cpu41.dcache.SoftPFExReq_accesses::total       134173                       # number of SoftPFExReq accesses(hits+misses)
system.cpu41.dcache.SoftPFExReq_miss_rate::.cpu41.data     0.150217                       # miss rate for SoftPFExReq accesses
system.cpu41.dcache.SoftPFExReq_miss_rate::total     0.150217                       # miss rate for SoftPFExReq accesses
system.cpu41.dcache.WriteLineReq_hits::.cpu41.data        26794                       # number of WriteLineReq hits
system.cpu41.dcache.WriteLineReq_hits::total        26794                       # number of WriteLineReq hits
system.cpu41.dcache.WriteLineReq_misses::.cpu41.data        76786                       # number of WriteLineReq misses
system.cpu41.dcache.WriteLineReq_misses::total        76786                       # number of WriteLineReq misses
system.cpu41.dcache.WriteLineReq_accesses::.cpu41.data       103580                       # number of WriteLineReq accesses(hits+misses)
system.cpu41.dcache.WriteLineReq_accesses::total       103580                       # number of WriteLineReq accesses(hits+misses)
system.cpu41.dcache.WriteLineReq_miss_rate::.cpu41.data     0.741321                       # miss rate for WriteLineReq accesses
system.cpu41.dcache.WriteLineReq_miss_rate::total     0.741321                       # miss rate for WriteLineReq accesses
system.cpu41.dcache.LoadLockedReq_hits::.cpu41.data       231177                       # number of LoadLockedReq hits
system.cpu41.dcache.LoadLockedReq_hits::total       231177                       # number of LoadLockedReq hits
system.cpu41.dcache.LoadLockedReq_misses::.cpu41.data         3635                       # number of LoadLockedReq misses
system.cpu41.dcache.LoadLockedReq_misses::total         3635                       # number of LoadLockedReq misses
system.cpu41.dcache.LoadLockedReq_accesses::.cpu41.data       234812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu41.dcache.LoadLockedReq_accesses::total       234812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu41.dcache.LoadLockedReq_miss_rate::.cpu41.data     0.015480                       # miss rate for LoadLockedReq accesses
system.cpu41.dcache.LoadLockedReq_miss_rate::total     0.015480                       # miss rate for LoadLockedReq accesses
system.cpu41.dcache.StoreCondReq_hits::.cpu41.data       232025                       # number of StoreCondReq hits
system.cpu41.dcache.StoreCondReq_hits::total       232025                       # number of StoreCondReq hits
system.cpu41.dcache.StoreCondReq_misses::.cpu41.data          903                       # number of StoreCondReq misses
system.cpu41.dcache.StoreCondReq_misses::total          903                       # number of StoreCondReq misses
system.cpu41.dcache.StoreCondReq_accesses::.cpu41.data       232928                       # number of StoreCondReq accesses(hits+misses)
system.cpu41.dcache.StoreCondReq_accesses::total       232928                       # number of StoreCondReq accesses(hits+misses)
system.cpu41.dcache.StoreCondReq_miss_rate::.cpu41.data     0.003877                       # miss rate for StoreCondReq accesses
system.cpu41.dcache.StoreCondReq_miss_rate::total     0.003877                       # miss rate for StoreCondReq accesses
system.cpu41.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.tags.tagsinuse         365.408665                       # Cycle average of tags in use
system.cpu41.dcache.tags.total_refs          17973126                       # Total number of references to valid blocks.
system.cpu41.dcache.tags.sampled_refs          553973                       # Sample count of references to valid blocks.
system.cpu41.dcache.tags.avg_refs           32.444047                       # Average number of references to valid blocks.
system.cpu41.dcache.tags.warmup_cycle    3713319286224                       # Cycle when the warmup percentage was hit.
system.cpu41.dcache.tags.occ_blocks::.cpu41.data   365.408665                       # Average occupied blocks per requestor
system.cpu41.dcache.tags.occ_percent::.cpu41.data     0.356844                       # Average percentage of cache occupancy
system.cpu41.dcache.tags.occ_percent::total     0.356844                       # Average percentage of cache occupancy
system.cpu41.dcache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::4          849                       # Occupied blocks per task id
system.cpu41.dcache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu41.dcache.tags.tag_accesses        36503945                       # Number of tag accesses
system.cpu41.dcache.tags.data_accesses       36503945                       # Number of data accesses
system.cpu40.numPwrStateTransitions              2760                       # Number of power state transitions
system.cpu40.pwrStateClkGateDist::samples         1367                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::mean   5133951899.736650                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::stdev  66042359491.053886                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1000-5e+10         1356     99.20%     99.20% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::5e+10-1e+11            3      0.22%     99.41% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1e+11-1.5e+11            3      0.22%     99.63% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.71% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::3e+11-3.5e+11            2      0.15%     99.85% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::total          1367                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateResidencyTicks::ON   63217603020                       # Cumulative time (in ticks) in various power states
system.cpu40.pwrStateResidencyTicks::CLK_GATED 7018112246940                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.demand_hits::.cpu40.inst      9636253                       # number of demand (read+write) hits
system.cpu40.icache.demand_hits::total        9636253                       # number of demand (read+write) hits
system.cpu40.icache.overall_hits::.cpu40.inst      9636253                       # number of overall hits
system.cpu40.icache.overall_hits::total       9636253                       # number of overall hits
system.cpu40.icache.demand_misses::.cpu40.inst       108967                       # number of demand (read+write) misses
system.cpu40.icache.demand_misses::total       108967                       # number of demand (read+write) misses
system.cpu40.icache.overall_misses::.cpu40.inst       108967                       # number of overall misses
system.cpu40.icache.overall_misses::total       108967                       # number of overall misses
system.cpu40.icache.demand_accesses::.cpu40.inst      9745220                       # number of demand (read+write) accesses
system.cpu40.icache.demand_accesses::total      9745220                       # number of demand (read+write) accesses
system.cpu40.icache.overall_accesses::.cpu40.inst      9745220                       # number of overall (read+write) accesses
system.cpu40.icache.overall_accesses::total      9745220                       # number of overall (read+write) accesses
system.cpu40.icache.demand_miss_rate::.cpu40.inst     0.011182                       # miss rate for demand accesses
system.cpu40.icache.demand_miss_rate::total     0.011182                       # miss rate for demand accesses
system.cpu40.icache.overall_miss_rate::.cpu40.inst     0.011182                       # miss rate for overall accesses
system.cpu40.icache.overall_miss_rate::total     0.011182                       # miss rate for overall accesses
system.cpu40.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu40.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu40.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu40.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu40.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu40.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu40.icache.writebacks::.writebacks       108443                       # number of writebacks
system.cpu40.icache.writebacks::total          108443                       # number of writebacks
system.cpu40.icache.replacements               108443                       # number of replacements
system.cpu40.icache.ReadReq_hits::.cpu40.inst      9636253                       # number of ReadReq hits
system.cpu40.icache.ReadReq_hits::total       9636253                       # number of ReadReq hits
system.cpu40.icache.ReadReq_misses::.cpu40.inst       108967                       # number of ReadReq misses
system.cpu40.icache.ReadReq_misses::total       108967                       # number of ReadReq misses
system.cpu40.icache.ReadReq_accesses::.cpu40.inst      9745220                       # number of ReadReq accesses(hits+misses)
system.cpu40.icache.ReadReq_accesses::total      9745220                       # number of ReadReq accesses(hits+misses)
system.cpu40.icache.ReadReq_miss_rate::.cpu40.inst     0.011182                       # miss rate for ReadReq accesses
system.cpu40.icache.ReadReq_miss_rate::total     0.011182                       # miss rate for ReadReq accesses
system.cpu40.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.tags.tagsinuse         243.246014                       # Cycle average of tags in use
system.cpu40.icache.tags.total_refs           9745220                       # Total number of references to valid blocks.
system.cpu40.icache.tags.sampled_refs          108967                       # Sample count of references to valid blocks.
system.cpu40.icache.tags.avg_refs           89.432764                       # Average number of references to valid blocks.
system.cpu40.icache.tags.warmup_cycle    3681066978468                       # Cycle when the warmup percentage was hit.
system.cpu40.icache.tags.occ_blocks::.cpu40.inst   243.246014                       # Average occupied blocks per requestor
system.cpu40.icache.tags.occ_percent::.cpu40.inst     0.475090                       # Average percentage of cache occupancy
system.cpu40.icache.tags.occ_percent::total     0.475090                       # Average percentage of cache occupancy
system.cpu40.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu40.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu40.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu40.icache.tags.tag_accesses        19599407                       # Number of tag accesses
system.cpu40.icache.tags.data_accesses       19599407                       # Number of data accesses
system.cpu40.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.demand_hits::.cpu40.data      3494770                       # number of demand (read+write) hits
system.cpu40.dcache.demand_hits::total        3494770                       # number of demand (read+write) hits
system.cpu40.dcache.overall_hits::.cpu40.data      3521539                       # number of overall hits
system.cpu40.dcache.overall_hits::total       3521539                       # number of overall hits
system.cpu40.dcache.demand_misses::.cpu40.data        89988                       # number of demand (read+write) misses
system.cpu40.dcache.demand_misses::total        89988                       # number of demand (read+write) misses
system.cpu40.dcache.overall_misses::.cpu40.data        94529                       # number of overall misses
system.cpu40.dcache.overall_misses::total        94529                       # number of overall misses
system.cpu40.dcache.demand_accesses::.cpu40.data      3584758                       # number of demand (read+write) accesses
system.cpu40.dcache.demand_accesses::total      3584758                       # number of demand (read+write) accesses
system.cpu40.dcache.overall_accesses::.cpu40.data      3616068                       # number of overall (read+write) accesses
system.cpu40.dcache.overall_accesses::total      3616068                       # number of overall (read+write) accesses
system.cpu40.dcache.demand_miss_rate::.cpu40.data     0.025103                       # miss rate for demand accesses
system.cpu40.dcache.demand_miss_rate::total     0.025103                       # miss rate for demand accesses
system.cpu40.dcache.overall_miss_rate::.cpu40.data     0.026141                       # miss rate for overall accesses
system.cpu40.dcache.overall_miss_rate::total     0.026141                       # miss rate for overall accesses
system.cpu40.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu40.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu40.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu40.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu40.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu40.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu40.dcache.writebacks::.writebacks        30576                       # number of writebacks
system.cpu40.dcache.writebacks::total           30576                       # number of writebacks
system.cpu40.dcache.replacements                72821                       # number of replacements
system.cpu40.dcache.ReadReq_hits::.cpu40.data      2186571                       # number of ReadReq hits
system.cpu40.dcache.ReadReq_hits::total       2186571                       # number of ReadReq hits
system.cpu40.dcache.ReadReq_misses::.cpu40.data        63032                       # number of ReadReq misses
system.cpu40.dcache.ReadReq_misses::total        63032                       # number of ReadReq misses
system.cpu40.dcache.ReadReq_accesses::.cpu40.data      2249603                       # number of ReadReq accesses(hits+misses)
system.cpu40.dcache.ReadReq_accesses::total      2249603                       # number of ReadReq accesses(hits+misses)
system.cpu40.dcache.ReadReq_miss_rate::.cpu40.data     0.028019                       # miss rate for ReadReq accesses
system.cpu40.dcache.ReadReq_miss_rate::total     0.028019                       # miss rate for ReadReq accesses
system.cpu40.dcache.WriteReq_hits::.cpu40.data      1307770                       # number of WriteReq hits
system.cpu40.dcache.WriteReq_hits::total      1307770                       # number of WriteReq hits
system.cpu40.dcache.WriteReq_misses::.cpu40.data        16887                       # number of WriteReq misses
system.cpu40.dcache.WriteReq_misses::total        16887                       # number of WriteReq misses
system.cpu40.dcache.WriteReq_accesses::.cpu40.data      1324657                       # number of WriteReq accesses(hits+misses)
system.cpu40.dcache.WriteReq_accesses::total      1324657                       # number of WriteReq accesses(hits+misses)
system.cpu40.dcache.WriteReq_miss_rate::.cpu40.data     0.012748                       # miss rate for WriteReq accesses
system.cpu40.dcache.WriteReq_miss_rate::total     0.012748                       # miss rate for WriteReq accesses
system.cpu40.dcache.SoftPFReq_hits::.cpu40.data          144                       # number of SoftPFReq hits
system.cpu40.dcache.SoftPFReq_hits::total          144                       # number of SoftPFReq hits
system.cpu40.dcache.SoftPFReq_misses::.cpu40.data          362                       # number of SoftPFReq misses
system.cpu40.dcache.SoftPFReq_misses::total          362                       # number of SoftPFReq misses
system.cpu40.dcache.SoftPFReq_accesses::.cpu40.data          506                       # number of SoftPFReq accesses(hits+misses)
system.cpu40.dcache.SoftPFReq_accesses::total          506                       # number of SoftPFReq accesses(hits+misses)
system.cpu40.dcache.SoftPFReq_miss_rate::.cpu40.data     0.715415                       # miss rate for SoftPFReq accesses
system.cpu40.dcache.SoftPFReq_miss_rate::total     0.715415                       # miss rate for SoftPFReq accesses
system.cpu40.dcache.SoftPFExReq_hits::.cpu40.data        26625                       # number of SoftPFExReq hits
system.cpu40.dcache.SoftPFExReq_hits::total        26625                       # number of SoftPFExReq hits
system.cpu40.dcache.SoftPFExReq_misses::.cpu40.data         4179                       # number of SoftPFExReq misses
system.cpu40.dcache.SoftPFExReq_misses::total         4179                       # number of SoftPFExReq misses
system.cpu40.dcache.SoftPFExReq_accesses::.cpu40.data        30804                       # number of SoftPFExReq accesses(hits+misses)
system.cpu40.dcache.SoftPFExReq_accesses::total        30804                       # number of SoftPFExReq accesses(hits+misses)
system.cpu40.dcache.SoftPFExReq_miss_rate::.cpu40.data     0.135664                       # miss rate for SoftPFExReq accesses
system.cpu40.dcache.SoftPFExReq_miss_rate::total     0.135664                       # miss rate for SoftPFExReq accesses
system.cpu40.dcache.WriteLineReq_hits::.cpu40.data          429                       # number of WriteLineReq hits
system.cpu40.dcache.WriteLineReq_hits::total          429                       # number of WriteLineReq hits
system.cpu40.dcache.WriteLineReq_misses::.cpu40.data        10069                       # number of WriteLineReq misses
system.cpu40.dcache.WriteLineReq_misses::total        10069                       # number of WriteLineReq misses
system.cpu40.dcache.WriteLineReq_accesses::.cpu40.data        10498                       # number of WriteLineReq accesses(hits+misses)
system.cpu40.dcache.WriteLineReq_accesses::total        10498                       # number of WriteLineReq accesses(hits+misses)
system.cpu40.dcache.WriteLineReq_miss_rate::.cpu40.data     0.959135                       # miss rate for WriteLineReq accesses
system.cpu40.dcache.WriteLineReq_miss_rate::total     0.959135                       # miss rate for WriteLineReq accesses
system.cpu40.dcache.LoadLockedReq_hits::.cpu40.data        35422                       # number of LoadLockedReq hits
system.cpu40.dcache.LoadLockedReq_hits::total        35422                       # number of LoadLockedReq hits
system.cpu40.dcache.LoadLockedReq_misses::.cpu40.data         1031                       # number of LoadLockedReq misses
system.cpu40.dcache.LoadLockedReq_misses::total         1031                       # number of LoadLockedReq misses
system.cpu40.dcache.LoadLockedReq_accesses::.cpu40.data        36453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu40.dcache.LoadLockedReq_accesses::total        36453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu40.dcache.LoadLockedReq_miss_rate::.cpu40.data     0.028283                       # miss rate for LoadLockedReq accesses
system.cpu40.dcache.LoadLockedReq_miss_rate::total     0.028283                       # miss rate for LoadLockedReq accesses
system.cpu40.dcache.StoreCondReq_hits::.cpu40.data        35252                       # number of StoreCondReq hits
system.cpu40.dcache.StoreCondReq_hits::total        35252                       # number of StoreCondReq hits
system.cpu40.dcache.StoreCondReq_misses::.cpu40.data          135                       # number of StoreCondReq misses
system.cpu40.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu40.dcache.StoreCondReq_accesses::.cpu40.data        35387                       # number of StoreCondReq accesses(hits+misses)
system.cpu40.dcache.StoreCondReq_accesses::total        35387                       # number of StoreCondReq accesses(hits+misses)
system.cpu40.dcache.StoreCondReq_miss_rate::.cpu40.data     0.003815                       # miss rate for StoreCondReq accesses
system.cpu40.dcache.StoreCondReq_miss_rate::total     0.003815                       # miss rate for StoreCondReq accesses
system.cpu40.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.tags.tagsinuse         351.110793                       # Cycle average of tags in use
system.cpu40.dcache.tags.total_refs           3697372                       # Total number of references to valid blocks.
system.cpu40.dcache.tags.sampled_refs           87456                       # Sample count of references to valid blocks.
system.cpu40.dcache.tags.avg_refs           42.276939                       # Average number of references to valid blocks.
system.cpu40.dcache.tags.warmup_cycle    3681067006248                       # Cycle when the warmup percentage was hit.
system.cpu40.dcache.tags.occ_blocks::.cpu40.data   351.110793                       # Average occupied blocks per requestor
system.cpu40.dcache.tags.occ_percent::.cpu40.data     0.342882                       # Average percentage of cache occupancy
system.cpu40.dcache.tags.occ_percent::total     0.342882                       # Average percentage of cache occupancy
system.cpu40.dcache.tags.occ_task_id_blocks::1024          682                       # Occupied blocks per task id
system.cpu40.dcache.tags.age_task_id_blocks_1024::4          682                       # Occupied blocks per task id
system.cpu40.dcache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu40.dcache.tags.tag_accesses         7482860                       # Number of tag accesses
system.cpu40.dcache.tags.data_accesses        7482860                       # Number of data accesses
system.cpu58.numPwrStateTransitions              2617                       # Number of power state transitions
system.cpu58.pwrStateClkGateDist::samples         1295                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::mean   5397770072.836293                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::stdev  69444893185.841888                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::1000-5e+10         1288     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.54% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.61% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::2.5e+11-3e+11            3      0.23%     99.85% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::7e+11-7.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::total          1295                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateResidencyTicks::ON   91217605637                       # Cumulative time (in ticks) in various power states
system.cpu58.pwrStateResidencyTicks::CLK_GATED 6990112244323                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.demand_hits::.cpu58.inst     13699393                       # number of demand (read+write) hits
system.cpu58.icache.demand_hits::total       13699393                       # number of demand (read+write) hits
system.cpu58.icache.overall_hits::.cpu58.inst     13699393                       # number of overall hits
system.cpu58.icache.overall_hits::total      13699393                       # number of overall hits
system.cpu58.icache.demand_misses::.cpu58.inst       246168                       # number of demand (read+write) misses
system.cpu58.icache.demand_misses::total       246168                       # number of demand (read+write) misses
system.cpu58.icache.overall_misses::.cpu58.inst       246168                       # number of overall misses
system.cpu58.icache.overall_misses::total       246168                       # number of overall misses
system.cpu58.icache.demand_accesses::.cpu58.inst     13945561                       # number of demand (read+write) accesses
system.cpu58.icache.demand_accesses::total     13945561                       # number of demand (read+write) accesses
system.cpu58.icache.overall_accesses::.cpu58.inst     13945561                       # number of overall (read+write) accesses
system.cpu58.icache.overall_accesses::total     13945561                       # number of overall (read+write) accesses
system.cpu58.icache.demand_miss_rate::.cpu58.inst     0.017652                       # miss rate for demand accesses
system.cpu58.icache.demand_miss_rate::total     0.017652                       # miss rate for demand accesses
system.cpu58.icache.overall_miss_rate::.cpu58.inst     0.017652                       # miss rate for overall accesses
system.cpu58.icache.overall_miss_rate::total     0.017652                       # miss rate for overall accesses
system.cpu58.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu58.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu58.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu58.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu58.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu58.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu58.icache.writebacks::.writebacks       245644                       # number of writebacks
system.cpu58.icache.writebacks::total          245644                       # number of writebacks
system.cpu58.icache.replacements               245644                       # number of replacements
system.cpu58.icache.ReadReq_hits::.cpu58.inst     13699393                       # number of ReadReq hits
system.cpu58.icache.ReadReq_hits::total      13699393                       # number of ReadReq hits
system.cpu58.icache.ReadReq_misses::.cpu58.inst       246168                       # number of ReadReq misses
system.cpu58.icache.ReadReq_misses::total       246168                       # number of ReadReq misses
system.cpu58.icache.ReadReq_accesses::.cpu58.inst     13945561                       # number of ReadReq accesses(hits+misses)
system.cpu58.icache.ReadReq_accesses::total     13945561                       # number of ReadReq accesses(hits+misses)
system.cpu58.icache.ReadReq_miss_rate::.cpu58.inst     0.017652                       # miss rate for ReadReq accesses
system.cpu58.icache.ReadReq_miss_rate::total     0.017652                       # miss rate for ReadReq accesses
system.cpu58.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.tags.tagsinuse         202.616038                       # Cycle average of tags in use
system.cpu58.icache.tags.total_refs          13945561                       # Total number of references to valid blocks.
system.cpu58.icache.tags.sampled_refs          246168                       # Sample count of references to valid blocks.
system.cpu58.icache.tags.avg_refs           56.650584                       # Average number of references to valid blocks.
system.cpu58.icache.tags.warmup_cycle    4261620430140                       # Cycle when the warmup percentage was hit.
system.cpu58.icache.tags.occ_blocks::.cpu58.inst   202.616038                       # Average occupied blocks per requestor
system.cpu58.icache.tags.occ_percent::.cpu58.inst     0.395734                       # Average percentage of cache occupancy
system.cpu58.icache.tags.occ_percent::total     0.395734                       # Average percentage of cache occupancy
system.cpu58.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu58.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu58.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu58.icache.tags.tag_accesses        28137290                       # Number of tag accesses
system.cpu58.icache.tags.data_accesses       28137290                       # Number of data accesses
system.cpu58.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.demand_hits::.cpu58.data      5093737                       # number of demand (read+write) hits
system.cpu58.dcache.demand_hits::total        5093737                       # number of demand (read+write) hits
system.cpu58.dcache.overall_hits::.cpu58.data      5128872                       # number of overall hits
system.cpu58.dcache.overall_hits::total       5128872                       # number of overall hits
system.cpu58.dcache.demand_misses::.cpu58.data       129964                       # number of demand (read+write) misses
system.cpu58.dcache.demand_misses::total       129964                       # number of demand (read+write) misses
system.cpu58.dcache.overall_misses::.cpu58.data       139640                       # number of overall misses
system.cpu58.dcache.overall_misses::total       139640                       # number of overall misses
system.cpu58.dcache.demand_accesses::.cpu58.data      5223701                       # number of demand (read+write) accesses
system.cpu58.dcache.demand_accesses::total      5223701                       # number of demand (read+write) accesses
system.cpu58.dcache.overall_accesses::.cpu58.data      5268512                       # number of overall (read+write) accesses
system.cpu58.dcache.overall_accesses::total      5268512                       # number of overall (read+write) accesses
system.cpu58.dcache.demand_miss_rate::.cpu58.data     0.024880                       # miss rate for demand accesses
system.cpu58.dcache.demand_miss_rate::total     0.024880                       # miss rate for demand accesses
system.cpu58.dcache.overall_miss_rate::.cpu58.data     0.026505                       # miss rate for overall accesses
system.cpu58.dcache.overall_miss_rate::total     0.026505                       # miss rate for overall accesses
system.cpu58.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu58.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu58.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu58.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu58.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu58.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu58.dcache.writebacks::.writebacks        49889                       # number of writebacks
system.cpu58.dcache.writebacks::total           49889                       # number of writebacks
system.cpu58.dcache.replacements               112892                       # number of replacements
system.cpu58.dcache.ReadReq_hits::.cpu58.data      2998498                       # number of ReadReq hits
system.cpu58.dcache.ReadReq_hits::total       2998498                       # number of ReadReq hits
system.cpu58.dcache.ReadReq_misses::.cpu58.data        89760                       # number of ReadReq misses
system.cpu58.dcache.ReadReq_misses::total        89760                       # number of ReadReq misses
system.cpu58.dcache.ReadReq_accesses::.cpu58.data      3088258                       # number of ReadReq accesses(hits+misses)
system.cpu58.dcache.ReadReq_accesses::total      3088258                       # number of ReadReq accesses(hits+misses)
system.cpu58.dcache.ReadReq_miss_rate::.cpu58.data     0.029065                       # miss rate for ReadReq accesses
system.cpu58.dcache.ReadReq_miss_rate::total     0.029065                       # miss rate for ReadReq accesses
system.cpu58.dcache.WriteReq_hits::.cpu58.data      2092693                       # number of WriteReq hits
system.cpu58.dcache.WriteReq_hits::total      2092693                       # number of WriteReq hits
system.cpu58.dcache.WriteReq_misses::.cpu58.data        25405                       # number of WriteReq misses
system.cpu58.dcache.WriteReq_misses::total        25405                       # number of WriteReq misses
system.cpu58.dcache.WriteReq_accesses::.cpu58.data      2118098                       # number of WriteReq accesses(hits+misses)
system.cpu58.dcache.WriteReq_accesses::total      2118098                       # number of WriteReq accesses(hits+misses)
system.cpu58.dcache.WriteReq_miss_rate::.cpu58.data     0.011994                       # miss rate for WriteReq accesses
system.cpu58.dcache.WriteReq_miss_rate::total     0.011994                       # miss rate for WriteReq accesses
system.cpu58.dcache.SoftPFReq_hits::.cpu58.data          753                       # number of SoftPFReq hits
system.cpu58.dcache.SoftPFReq_hits::total          753                       # number of SoftPFReq hits
system.cpu58.dcache.SoftPFReq_misses::.cpu58.data         1059                       # number of SoftPFReq misses
system.cpu58.dcache.SoftPFReq_misses::total         1059                       # number of SoftPFReq misses
system.cpu58.dcache.SoftPFReq_accesses::.cpu58.data         1812                       # number of SoftPFReq accesses(hits+misses)
system.cpu58.dcache.SoftPFReq_accesses::total         1812                       # number of SoftPFReq accesses(hits+misses)
system.cpu58.dcache.SoftPFReq_miss_rate::.cpu58.data     0.584437                       # miss rate for SoftPFReq accesses
system.cpu58.dcache.SoftPFReq_miss_rate::total     0.584437                       # miss rate for SoftPFReq accesses
system.cpu58.dcache.SoftPFExReq_hits::.cpu58.data        34382                       # number of SoftPFExReq hits
system.cpu58.dcache.SoftPFExReq_hits::total        34382                       # number of SoftPFExReq hits
system.cpu58.dcache.SoftPFExReq_misses::.cpu58.data         8617                       # number of SoftPFExReq misses
system.cpu58.dcache.SoftPFExReq_misses::total         8617                       # number of SoftPFExReq misses
system.cpu58.dcache.SoftPFExReq_accesses::.cpu58.data        42999                       # number of SoftPFExReq accesses(hits+misses)
system.cpu58.dcache.SoftPFExReq_accesses::total        42999                       # number of SoftPFExReq accesses(hits+misses)
system.cpu58.dcache.SoftPFExReq_miss_rate::.cpu58.data     0.200400                       # miss rate for SoftPFExReq accesses
system.cpu58.dcache.SoftPFExReq_miss_rate::total     0.200400                       # miss rate for SoftPFExReq accesses
system.cpu58.dcache.WriteLineReq_hits::.cpu58.data         2546                       # number of WriteLineReq hits
system.cpu58.dcache.WriteLineReq_hits::total         2546                       # number of WriteLineReq hits
system.cpu58.dcache.WriteLineReq_misses::.cpu58.data        14799                       # number of WriteLineReq misses
system.cpu58.dcache.WriteLineReq_misses::total        14799                       # number of WriteLineReq misses
system.cpu58.dcache.WriteLineReq_accesses::.cpu58.data        17345                       # number of WriteLineReq accesses(hits+misses)
system.cpu58.dcache.WriteLineReq_accesses::total        17345                       # number of WriteLineReq accesses(hits+misses)
system.cpu58.dcache.WriteLineReq_miss_rate::.cpu58.data     0.853214                       # miss rate for WriteLineReq accesses
system.cpu58.dcache.WriteLineReq_miss_rate::total     0.853214                       # miss rate for WriteLineReq accesses
system.cpu58.dcache.LoadLockedReq_hits::.cpu58.data        59046                       # number of LoadLockedReq hits
system.cpu58.dcache.LoadLockedReq_hits::total        59046                       # number of LoadLockedReq hits
system.cpu58.dcache.LoadLockedReq_misses::.cpu58.data         1558                       # number of LoadLockedReq misses
system.cpu58.dcache.LoadLockedReq_misses::total         1558                       # number of LoadLockedReq misses
system.cpu58.dcache.LoadLockedReq_accesses::.cpu58.data        60604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu58.dcache.LoadLockedReq_accesses::total        60604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu58.dcache.LoadLockedReq_miss_rate::.cpu58.data     0.025708                       # miss rate for LoadLockedReq accesses
system.cpu58.dcache.LoadLockedReq_miss_rate::total     0.025708                       # miss rate for LoadLockedReq accesses
system.cpu58.dcache.StoreCondReq_hits::.cpu58.data        58798                       # number of StoreCondReq hits
system.cpu58.dcache.StoreCondReq_hits::total        58798                       # number of StoreCondReq hits
system.cpu58.dcache.StoreCondReq_misses::.cpu58.data          341                       # number of StoreCondReq misses
system.cpu58.dcache.StoreCondReq_misses::total          341                       # number of StoreCondReq misses
system.cpu58.dcache.StoreCondReq_accesses::.cpu58.data        59139                       # number of StoreCondReq accesses(hits+misses)
system.cpu58.dcache.StoreCondReq_accesses::total        59139                       # number of StoreCondReq accesses(hits+misses)
system.cpu58.dcache.StoreCondReq_miss_rate::.cpu58.data     0.005766                       # miss rate for StoreCondReq accesses
system.cpu58.dcache.StoreCondReq_miss_rate::total     0.005766                       # miss rate for StoreCondReq accesses
system.cpu58.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.tags.tagsinuse         315.632113                       # Cycle average of tags in use
system.cpu58.dcache.tags.total_refs           5398092                       # Total number of references to valid blocks.
system.cpu58.dcache.tags.sampled_refs          131324                       # Sample count of references to valid blocks.
system.cpu58.dcache.tags.avg_refs           41.105145                       # Average number of references to valid blocks.
system.cpu58.dcache.tags.warmup_cycle    4261620457920                       # Cycle when the warmup percentage was hit.
system.cpu58.dcache.tags.occ_blocks::.cpu58.data   315.632113                       # Average occupied blocks per requestor
system.cpu58.dcache.tags.occ_percent::.cpu58.data     0.308234                       # Average percentage of cache occupancy
system.cpu58.dcache.tags.occ_percent::total     0.308234                       # Average percentage of cache occupancy
system.cpu58.dcache.tags.occ_task_id_blocks::1024          714                       # Occupied blocks per task id
system.cpu58.dcache.tags.age_task_id_blocks_1024::4          714                       # Occupied blocks per task id
system.cpu58.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu58.dcache.tags.tag_accesses        10927550                       # Number of tag accesses
system.cpu58.dcache.tags.data_accesses       10927550                       # Number of data accesses
system.cpu29.numPwrStateTransitions              3159                       # Number of power state transitions
system.cpu29.pwrStateClkGateDist::samples         1570                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::mean   4469811814.943949                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::stdev  61232368126.707970                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::1000-5e+10         1560     99.36%     99.36% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::5e+10-1e+11            4      0.25%     99.62% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::2e+11-2.5e+11            3      0.19%     99.81% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::total          1570                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateResidencyTicks::ON   63725300498                       # Cumulative time (in ticks) in various power states
system.cpu29.pwrStateResidencyTicks::CLK_GATED 7017604549462                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.demand_hits::.cpu29.inst      9551106                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total        9551106                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::.cpu29.inst      9551106                       # number of overall hits
system.cpu29.icache.overall_hits::total       9551106                       # number of overall hits
system.cpu29.icache.demand_misses::.cpu29.inst       124668                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total       124668                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::.cpu29.inst       124668                       # number of overall misses
system.cpu29.icache.overall_misses::total       124668                       # number of overall misses
system.cpu29.icache.demand_accesses::.cpu29.inst      9675774                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total      9675774                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::.cpu29.inst      9675774                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total      9675774                       # number of overall (read+write) accesses
system.cpu29.icache.demand_miss_rate::.cpu29.inst     0.012885                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.012885                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::.cpu29.inst     0.012885                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.012885                       # miss rate for overall accesses
system.cpu29.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.writebacks::.writebacks       124145                       # number of writebacks
system.cpu29.icache.writebacks::total          124145                       # number of writebacks
system.cpu29.icache.replacements               124145                       # number of replacements
system.cpu29.icache.ReadReq_hits::.cpu29.inst      9551106                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total       9551106                       # number of ReadReq hits
system.cpu29.icache.ReadReq_misses::.cpu29.inst       124668                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total       124668                       # number of ReadReq misses
system.cpu29.icache.ReadReq_accesses::.cpu29.inst      9675774                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total      9675774                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_miss_rate::.cpu29.inst     0.012885                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.012885                       # miss rate for ReadReq accesses
system.cpu29.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.tags.tagsinuse         268.033842                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs           9675774                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs          124668                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs           77.612330                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle    3326297015808                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::.cpu29.inst   268.033842                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::.cpu29.inst     0.523504                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.523504                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses        19476216                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses       19476216                       # Number of data accesses
system.cpu29.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.demand_hits::.cpu29.data      3618859                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total        3618859                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::.cpu29.data      3643658                       # number of overall hits
system.cpu29.dcache.overall_hits::total       3643658                       # number of overall hits
system.cpu29.dcache.demand_misses::.cpu29.data        88735                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total        88735                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::.cpu29.data        93971                       # number of overall misses
system.cpu29.dcache.overall_misses::total        93971                       # number of overall misses
system.cpu29.dcache.demand_accesses::.cpu29.data      3707594                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total      3707594                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::.cpu29.data      3737629                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total      3737629                       # number of overall (read+write) accesses
system.cpu29.dcache.demand_miss_rate::.cpu29.data     0.023933                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.023933                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::.cpu29.data     0.025142                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.025142                       # miss rate for overall accesses
system.cpu29.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.dcache.writebacks::.writebacks        31305                       # number of writebacks
system.cpu29.dcache.writebacks::total           31305                       # number of writebacks
system.cpu29.dcache.replacements                71132                       # number of replacements
system.cpu29.dcache.ReadReq_hits::.cpu29.data      2206537                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total       2206537                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_misses::.cpu29.data        60657                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total        60657                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_accesses::.cpu29.data      2267194                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total      2267194                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_miss_rate::.cpu29.data     0.026754                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.026754                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_hits::.cpu29.data      1411823                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total      1411823                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_misses::.cpu29.data        19649                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total        19649                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_accesses::.cpu29.data      1431472                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total      1431472                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_miss_rate::.cpu29.data     0.013726                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.013726                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_hits::.cpu29.data          217                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total          217                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_misses::.cpu29.data          633                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total          633                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_accesses::.cpu29.data          850                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total          850                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_miss_rate::.cpu29.data     0.744706                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.744706                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFExReq_hits::.cpu29.data        24582                       # number of SoftPFExReq hits
system.cpu29.dcache.SoftPFExReq_hits::total        24582                       # number of SoftPFExReq hits
system.cpu29.dcache.SoftPFExReq_misses::.cpu29.data         4603                       # number of SoftPFExReq misses
system.cpu29.dcache.SoftPFExReq_misses::total         4603                       # number of SoftPFExReq misses
system.cpu29.dcache.SoftPFExReq_accesses::.cpu29.data        29185                       # number of SoftPFExReq accesses(hits+misses)
system.cpu29.dcache.SoftPFExReq_accesses::total        29185                       # number of SoftPFExReq accesses(hits+misses)
system.cpu29.dcache.SoftPFExReq_miss_rate::.cpu29.data     0.157718                       # miss rate for SoftPFExReq accesses
system.cpu29.dcache.SoftPFExReq_miss_rate::total     0.157718                       # miss rate for SoftPFExReq accesses
system.cpu29.dcache.WriteLineReq_hits::.cpu29.data          499                       # number of WriteLineReq hits
system.cpu29.dcache.WriteLineReq_hits::total          499                       # number of WriteLineReq hits
system.cpu29.dcache.WriteLineReq_misses::.cpu29.data         8429                       # number of WriteLineReq misses
system.cpu29.dcache.WriteLineReq_misses::total         8429                       # number of WriteLineReq misses
system.cpu29.dcache.WriteLineReq_accesses::.cpu29.data         8928                       # number of WriteLineReq accesses(hits+misses)
system.cpu29.dcache.WriteLineReq_accesses::total         8928                       # number of WriteLineReq accesses(hits+misses)
system.cpu29.dcache.WriteLineReq_miss_rate::.cpu29.data     0.944108                       # miss rate for WriteLineReq accesses
system.cpu29.dcache.WriteLineReq_miss_rate::total     0.944108                       # miss rate for WriteLineReq accesses
system.cpu29.dcache.LoadLockedReq_hits::.cpu29.data        30793                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_hits::total        30793                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_misses::.cpu29.data         1256                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total         1256                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_accesses::.cpu29.data        32049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total        32049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_miss_rate::.cpu29.data     0.039190                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total     0.039190                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_hits::.cpu29.data        30570                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_hits::total        30570                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_misses::.cpu29.data          139                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_accesses::.cpu29.data        30709                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total        30709                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_miss_rate::.cpu29.data     0.004526                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total     0.004526                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.tags.tagsinuse         370.099366                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs           3808561                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs           89236                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           42.679647                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle    3326297043588                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::.cpu29.data   370.099366                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::.cpu29.data     0.361425                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.361425                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          692                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::4          692                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses         7706654                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses        7706654                       # Number of data accesses
system.cpu28.numPwrStateTransitions              3419                       # Number of power state transitions
system.cpu28.pwrStateClkGateDist::samples         1696                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::mean   4117786503.241745                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::stdev  60224924653.125824                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::1000-5e+10         1688     99.53%     99.53% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.59% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::1e+11-1.5e+11            2      0.12%     99.71% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::2.5e+11-3e+11            2      0.12%     99.82% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::5.5e+11-6e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::total          1696                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateResidencyTicks::ON   97563940462                       # Cumulative time (in ticks) in various power states
system.cpu28.pwrStateResidencyTicks::CLK_GATED 6983765909498                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.demand_hits::.cpu28.inst     14895276                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total       14895276                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::.cpu28.inst     14895276                       # number of overall hits
system.cpu28.icache.overall_hits::total      14895276                       # number of overall hits
system.cpu28.icache.demand_misses::.cpu28.inst       219849                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total       219849                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::.cpu28.inst       219849                       # number of overall misses
system.cpu28.icache.overall_misses::total       219849                       # number of overall misses
system.cpu28.icache.demand_accesses::.cpu28.inst     15115125                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total     15115125                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::.cpu28.inst     15115125                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total     15115125                       # number of overall (read+write) accesses
system.cpu28.icache.demand_miss_rate::.cpu28.inst     0.014545                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.014545                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::.cpu28.inst     0.014545                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.014545                       # miss rate for overall accesses
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.writebacks::.writebacks       219325                       # number of writebacks
system.cpu28.icache.writebacks::total          219325                       # number of writebacks
system.cpu28.icache.replacements               219325                       # number of replacements
system.cpu28.icache.ReadReq_hits::.cpu28.inst     14895276                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total      14895276                       # number of ReadReq hits
system.cpu28.icache.ReadReq_misses::.cpu28.inst       219849                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total       219849                       # number of ReadReq misses
system.cpu28.icache.ReadReq_accesses::.cpu28.inst     15115125                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total     15115125                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_miss_rate::.cpu28.inst     0.014545                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.014545                       # miss rate for ReadReq accesses
system.cpu28.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.tags.tagsinuse         270.098186                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs          15115125                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs          219849                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs           68.752303                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle    3294045341436                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::.cpu28.inst   270.098186                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::.cpu28.inst     0.527536                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.527536                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses        30450099                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses       30450099                       # Number of data accesses
system.cpu28.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.demand_hits::.cpu28.data      5278769                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total        5278769                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::.cpu28.data      5303433                       # number of overall hits
system.cpu28.dcache.overall_hits::total       5303433                       # number of overall hits
system.cpu28.dcache.demand_misses::.cpu28.data       232697                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total       232697                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::.cpu28.data       241979                       # number of overall misses
system.cpu28.dcache.overall_misses::total       241979                       # number of overall misses
system.cpu28.dcache.demand_accesses::.cpu28.data      5511466                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total      5511466                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::.cpu28.data      5545412                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total      5545412                       # number of overall (read+write) accesses
system.cpu28.dcache.demand_miss_rate::.cpu28.data     0.042221                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.042221                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::.cpu28.data     0.043636                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.043636                       # miss rate for overall accesses
system.cpu28.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.dcache.writebacks::.writebacks        97840                       # number of writebacks
system.cpu28.dcache.writebacks::total           97840                       # number of writebacks
system.cpu28.dcache.replacements               189310                       # number of replacements
system.cpu28.dcache.ReadReq_hits::.cpu28.data      3218239                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total       3218239                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_misses::.cpu28.data       131922                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total       131922                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_accesses::.cpu28.data      3350161                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total      3350161                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_miss_rate::.cpu28.data     0.039378                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.039378                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_hits::.cpu28.data      2058084                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total      2058084                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_misses::.cpu28.data        41974                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total        41974                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_accesses::.cpu28.data      2100058                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total      2100058                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_miss_rate::.cpu28.data     0.019987                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.019987                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_hits::.cpu28.data          159                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total          159                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_misses::.cpu28.data         1776                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total         1776                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_accesses::.cpu28.data         1935                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total         1935                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_miss_rate::.cpu28.data     0.917829                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.917829                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFExReq_hits::.cpu28.data        24505                       # number of SoftPFExReq hits
system.cpu28.dcache.SoftPFExReq_hits::total        24505                       # number of SoftPFExReq hits
system.cpu28.dcache.SoftPFExReq_misses::.cpu28.data         7506                       # number of SoftPFExReq misses
system.cpu28.dcache.SoftPFExReq_misses::total         7506                       # number of SoftPFExReq misses
system.cpu28.dcache.SoftPFExReq_accesses::.cpu28.data        32011                       # number of SoftPFExReq accesses(hits+misses)
system.cpu28.dcache.SoftPFExReq_accesses::total        32011                       # number of SoftPFExReq accesses(hits+misses)
system.cpu28.dcache.SoftPFExReq_miss_rate::.cpu28.data     0.234482                       # miss rate for SoftPFExReq accesses
system.cpu28.dcache.SoftPFExReq_miss_rate::total     0.234482                       # miss rate for SoftPFExReq accesses
system.cpu28.dcache.WriteLineReq_hits::.cpu28.data         2446                       # number of WriteLineReq hits
system.cpu28.dcache.WriteLineReq_hits::total         2446                       # number of WriteLineReq hits
system.cpu28.dcache.WriteLineReq_misses::.cpu28.data        58801                       # number of WriteLineReq misses
system.cpu28.dcache.WriteLineReq_misses::total        58801                       # number of WriteLineReq misses
system.cpu28.dcache.WriteLineReq_accesses::.cpu28.data        61247                       # number of WriteLineReq accesses(hits+misses)
system.cpu28.dcache.WriteLineReq_accesses::total        61247                       # number of WriteLineReq accesses(hits+misses)
system.cpu28.dcache.WriteLineReq_miss_rate::.cpu28.data     0.960063                       # miss rate for WriteLineReq accesses
system.cpu28.dcache.WriteLineReq_miss_rate::total     0.960063                       # miss rate for WriteLineReq accesses
system.cpu28.dcache.LoadLockedReq_hits::.cpu28.data        36523                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_hits::total        36523                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_misses::.cpu28.data         1289                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total         1289                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_accesses::.cpu28.data        37812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total        37812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_miss_rate::.cpu28.data     0.034090                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total     0.034090                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_hits::.cpu28.data        36320                       # number of StoreCondReq hits
system.cpu28.dcache.StoreCondReq_hits::total        36320                       # number of StoreCondReq hits
system.cpu28.dcache.StoreCondReq_misses::.cpu28.data          109                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_accesses::.cpu28.data        36429                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total        36429                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_miss_rate::.cpu28.data     0.002992                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total     0.002992                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.tags.tagsinuse         368.799169                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs           5623162                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs          229511                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           24.500621                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle    3294045369216                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::.cpu28.data   368.799169                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::.cpu28.data     0.360155                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.360155                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::4          649                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses        11476885                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses       11476885                       # Number of data accesses
system.cpu59.numPwrStateTransitions              3125                       # Number of power state transitions
system.cpu59.pwrStateClkGateDist::samples         1540                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::mean   4566711979.566883                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::stdev  64808750722.886940                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::1000-5e+10         1534     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.68% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::2.5e+11-3e+11            2      0.13%     99.81% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::8e+11-8.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::total          1540                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateResidencyTicks::ON   48593401427                       # Cumulative time (in ticks) in various power states
system.cpu59.pwrStateResidencyTicks::CLK_GATED 7032736448533                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.demand_hits::.cpu59.inst      7361013                       # number of demand (read+write) hits
system.cpu59.icache.demand_hits::total        7361013                       # number of demand (read+write) hits
system.cpu59.icache.overall_hits::.cpu59.inst      7361013                       # number of overall hits
system.cpu59.icache.overall_hits::total       7361013                       # number of overall hits
system.cpu59.icache.demand_misses::.cpu59.inst        88427                       # number of demand (read+write) misses
system.cpu59.icache.demand_misses::total        88427                       # number of demand (read+write) misses
system.cpu59.icache.overall_misses::.cpu59.inst        88427                       # number of overall misses
system.cpu59.icache.overall_misses::total        88427                       # number of overall misses
system.cpu59.icache.demand_accesses::.cpu59.inst      7449440                       # number of demand (read+write) accesses
system.cpu59.icache.demand_accesses::total      7449440                       # number of demand (read+write) accesses
system.cpu59.icache.overall_accesses::.cpu59.inst      7449440                       # number of overall (read+write) accesses
system.cpu59.icache.overall_accesses::total      7449440                       # number of overall (read+write) accesses
system.cpu59.icache.demand_miss_rate::.cpu59.inst     0.011870                       # miss rate for demand accesses
system.cpu59.icache.demand_miss_rate::total     0.011870                       # miss rate for demand accesses
system.cpu59.icache.overall_miss_rate::.cpu59.inst     0.011870                       # miss rate for overall accesses
system.cpu59.icache.overall_miss_rate::total     0.011870                       # miss rate for overall accesses
system.cpu59.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu59.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu59.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu59.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu59.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu59.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu59.icache.writebacks::.writebacks        87903                       # number of writebacks
system.cpu59.icache.writebacks::total           87903                       # number of writebacks
system.cpu59.icache.replacements                87903                       # number of replacements
system.cpu59.icache.ReadReq_hits::.cpu59.inst      7361013                       # number of ReadReq hits
system.cpu59.icache.ReadReq_hits::total       7361013                       # number of ReadReq hits
system.cpu59.icache.ReadReq_misses::.cpu59.inst        88427                       # number of ReadReq misses
system.cpu59.icache.ReadReq_misses::total        88427                       # number of ReadReq misses
system.cpu59.icache.ReadReq_accesses::.cpu59.inst      7449440                       # number of ReadReq accesses(hits+misses)
system.cpu59.icache.ReadReq_accesses::total      7449440                       # number of ReadReq accesses(hits+misses)
system.cpu59.icache.ReadReq_miss_rate::.cpu59.inst     0.011870                       # miss rate for ReadReq accesses
system.cpu59.icache.ReadReq_miss_rate::total     0.011870                       # miss rate for ReadReq accesses
system.cpu59.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.tags.tagsinuse         200.307042                       # Cycle average of tags in use
system.cpu59.icache.tags.total_refs           7449440                       # Total number of references to valid blocks.
system.cpu59.icache.tags.sampled_refs           88427                       # Sample count of references to valid blocks.
system.cpu59.icache.tags.avg_refs           84.243953                       # Average number of references to valid blocks.
system.cpu59.icache.tags.warmup_cycle    4293872160072                       # Cycle when the warmup percentage was hit.
system.cpu59.icache.tags.occ_blocks::.cpu59.inst   200.307042                       # Average occupied blocks per requestor
system.cpu59.icache.tags.occ_percent::.cpu59.inst     0.391225                       # Average percentage of cache occupancy
system.cpu59.icache.tags.occ_percent::total     0.391225                       # Average percentage of cache occupancy
system.cpu59.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu59.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu59.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu59.icache.tags.tag_accesses        14987307                       # Number of tag accesses
system.cpu59.icache.tags.data_accesses       14987307                       # Number of data accesses
system.cpu59.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.demand_hits::.cpu59.data      2790768                       # number of demand (read+write) hits
system.cpu59.dcache.demand_hits::total        2790768                       # number of demand (read+write) hits
system.cpu59.dcache.overall_hits::.cpu59.data      2807684                       # number of overall hits
system.cpu59.dcache.overall_hits::total       2807684                       # number of overall hits
system.cpu59.dcache.demand_misses::.cpu59.data        62078                       # number of demand (read+write) misses
system.cpu59.dcache.demand_misses::total        62078                       # number of demand (read+write) misses
system.cpu59.dcache.overall_misses::.cpu59.data        65811                       # number of overall misses
system.cpu59.dcache.overall_misses::total        65811                       # number of overall misses
system.cpu59.dcache.demand_accesses::.cpu59.data      2852846                       # number of demand (read+write) accesses
system.cpu59.dcache.demand_accesses::total      2852846                       # number of demand (read+write) accesses
system.cpu59.dcache.overall_accesses::.cpu59.data      2873495                       # number of overall (read+write) accesses
system.cpu59.dcache.overall_accesses::total      2873495                       # number of overall (read+write) accesses
system.cpu59.dcache.demand_miss_rate::.cpu59.data     0.021760                       # miss rate for demand accesses
system.cpu59.dcache.demand_miss_rate::total     0.021760                       # miss rate for demand accesses
system.cpu59.dcache.overall_miss_rate::.cpu59.data     0.022903                       # miss rate for overall accesses
system.cpu59.dcache.overall_miss_rate::total     0.022903                       # miss rate for overall accesses
system.cpu59.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu59.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu59.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu59.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu59.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu59.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu59.dcache.writebacks::.writebacks        22811                       # number of writebacks
system.cpu59.dcache.writebacks::total           22811                       # number of writebacks
system.cpu59.dcache.replacements                49496                       # number of replacements
system.cpu59.dcache.ReadReq_hits::.cpu59.data      1746669                       # number of ReadReq hits
system.cpu59.dcache.ReadReq_hits::total       1746669                       # number of ReadReq hits
system.cpu59.dcache.ReadReq_misses::.cpu59.data        40977                       # number of ReadReq misses
system.cpu59.dcache.ReadReq_misses::total        40977                       # number of ReadReq misses
system.cpu59.dcache.ReadReq_accesses::.cpu59.data      1787646                       # number of ReadReq accesses(hits+misses)
system.cpu59.dcache.ReadReq_accesses::total      1787646                       # number of ReadReq accesses(hits+misses)
system.cpu59.dcache.ReadReq_miss_rate::.cpu59.data     0.022922                       # miss rate for ReadReq accesses
system.cpu59.dcache.ReadReq_miss_rate::total     0.022922                       # miss rate for ReadReq accesses
system.cpu59.dcache.WriteReq_hits::.cpu59.data      1043866                       # number of WriteReq hits
system.cpu59.dcache.WriteReq_hits::total      1043866                       # number of WriteReq hits
system.cpu59.dcache.WriteReq_misses::.cpu59.data        14262                       # number of WriteReq misses
system.cpu59.dcache.WriteReq_misses::total        14262                       # number of WriteReq misses
system.cpu59.dcache.WriteReq_accesses::.cpu59.data      1058128                       # number of WriteReq accesses(hits+misses)
system.cpu59.dcache.WriteReq_accesses::total      1058128                       # number of WriteReq accesses(hits+misses)
system.cpu59.dcache.WriteReq_miss_rate::.cpu59.data     0.013479                       # miss rate for WriteReq accesses
system.cpu59.dcache.WriteReq_miss_rate::total     0.013479                       # miss rate for WriteReq accesses
system.cpu59.dcache.SoftPFReq_hits::.cpu59.data          132                       # number of SoftPFReq hits
system.cpu59.dcache.SoftPFReq_hits::total          132                       # number of SoftPFReq hits
system.cpu59.dcache.SoftPFReq_misses::.cpu59.data          373                       # number of SoftPFReq misses
system.cpu59.dcache.SoftPFReq_misses::total          373                       # number of SoftPFReq misses
system.cpu59.dcache.SoftPFReq_accesses::.cpu59.data          505                       # number of SoftPFReq accesses(hits+misses)
system.cpu59.dcache.SoftPFReq_accesses::total          505                       # number of SoftPFReq accesses(hits+misses)
system.cpu59.dcache.SoftPFReq_miss_rate::.cpu59.data     0.738614                       # miss rate for SoftPFReq accesses
system.cpu59.dcache.SoftPFReq_miss_rate::total     0.738614                       # miss rate for SoftPFReq accesses
system.cpu59.dcache.SoftPFExReq_hits::.cpu59.data        16784                       # number of SoftPFExReq hits
system.cpu59.dcache.SoftPFExReq_hits::total        16784                       # number of SoftPFExReq hits
system.cpu59.dcache.SoftPFExReq_misses::.cpu59.data         3360                       # number of SoftPFExReq misses
system.cpu59.dcache.SoftPFExReq_misses::total         3360                       # number of SoftPFExReq misses
system.cpu59.dcache.SoftPFExReq_accesses::.cpu59.data        20144                       # number of SoftPFExReq accesses(hits+misses)
system.cpu59.dcache.SoftPFExReq_accesses::total        20144                       # number of SoftPFExReq accesses(hits+misses)
system.cpu59.dcache.SoftPFExReq_miss_rate::.cpu59.data     0.166799                       # miss rate for SoftPFExReq accesses
system.cpu59.dcache.SoftPFExReq_miss_rate::total     0.166799                       # miss rate for SoftPFExReq accesses
system.cpu59.dcache.WriteLineReq_hits::.cpu59.data          233                       # number of WriteLineReq hits
system.cpu59.dcache.WriteLineReq_hits::total          233                       # number of WriteLineReq hits
system.cpu59.dcache.WriteLineReq_misses::.cpu59.data         6839                       # number of WriteLineReq misses
system.cpu59.dcache.WriteLineReq_misses::total         6839                       # number of WriteLineReq misses
system.cpu59.dcache.WriteLineReq_accesses::.cpu59.data         7072                       # number of WriteLineReq accesses(hits+misses)
system.cpu59.dcache.WriteLineReq_accesses::total         7072                       # number of WriteLineReq accesses(hits+misses)
system.cpu59.dcache.WriteLineReq_miss_rate::.cpu59.data     0.967053                       # miss rate for WriteLineReq accesses
system.cpu59.dcache.WriteLineReq_miss_rate::total     0.967053                       # miss rate for WriteLineReq accesses
system.cpu59.dcache.LoadLockedReq_hits::.cpu59.data        21984                       # number of LoadLockedReq hits
system.cpu59.dcache.LoadLockedReq_hits::total        21984                       # number of LoadLockedReq hits
system.cpu59.dcache.LoadLockedReq_misses::.cpu59.data         1174                       # number of LoadLockedReq misses
system.cpu59.dcache.LoadLockedReq_misses::total         1174                       # number of LoadLockedReq misses
system.cpu59.dcache.LoadLockedReq_accesses::.cpu59.data        23158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu59.dcache.LoadLockedReq_accesses::total        23158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu59.dcache.LoadLockedReq_miss_rate::.cpu59.data     0.050695                       # miss rate for LoadLockedReq accesses
system.cpu59.dcache.LoadLockedReq_miss_rate::total     0.050695                       # miss rate for LoadLockedReq accesses
system.cpu59.dcache.StoreCondReq_hits::.cpu59.data        21645                       # number of StoreCondReq hits
system.cpu59.dcache.StoreCondReq_hits::total        21645                       # number of StoreCondReq hits
system.cpu59.dcache.StoreCondReq_misses::.cpu59.data          125                       # number of StoreCondReq misses
system.cpu59.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu59.dcache.StoreCondReq_accesses::.cpu59.data        21770                       # number of StoreCondReq accesses(hits+misses)
system.cpu59.dcache.StoreCondReq_accesses::total        21770                       # number of StoreCondReq accesses(hits+misses)
system.cpu59.dcache.StoreCondReq_miss_rate::.cpu59.data     0.005742                       # miss rate for StoreCondReq accesses
system.cpu59.dcache.StoreCondReq_miss_rate::total     0.005742                       # miss rate for StoreCondReq accesses
system.cpu59.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.tags.tagsinuse         293.663009                       # Cycle average of tags in use
system.cpu59.dcache.tags.total_refs           2923984                       # Total number of references to valid blocks.
system.cpu59.dcache.tags.sampled_refs           61878                       # Sample count of references to valid blocks.
system.cpu59.dcache.tags.avg_refs           47.254016                       # Average number of references to valid blocks.
system.cpu59.dcache.tags.warmup_cycle    4293872187852                       # Cycle when the warmup percentage was hit.
system.cpu59.dcache.tags.occ_blocks::.cpu59.data   293.663009                       # Average occupied blocks per requestor
system.cpu59.dcache.tags.occ_percent::.cpu59.data     0.286780                       # Average percentage of cache occupancy
system.cpu59.dcache.tags.occ_percent::total     0.286780                       # Average percentage of cache occupancy
system.cpu59.dcache.tags.occ_task_id_blocks::1024          645                       # Occupied blocks per task id
system.cpu59.dcache.tags.age_task_id_blocks_1024::4          645                       # Occupied blocks per task id
system.cpu59.dcache.tags.occ_task_id_percent::1024     0.629883                       # Percentage of cache occupancy per task id
system.cpu59.dcache.tags.tag_accesses         5909992                       # Number of tag accesses
system.cpu59.dcache.tags.data_accesses        5909992                       # Number of data accesses
system.cpu25.numPwrStateTransitions              3174                       # Number of power state transitions
system.cpu25.pwrStateClkGateDist::samples         1571                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::mean   4454350565.700191                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::stdev  61993847429.443649                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::1000-5e+10         1563     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.62% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::2.5e+11-3e+11            3      0.19%     99.81% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::4.5e+11-5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::total          1571                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateResidencyTicks::ON   83545111245                       # Cumulative time (in ticks) in various power states
system.cpu25.pwrStateResidencyTicks::CLK_GATED 6997784738715                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.demand_hits::.cpu25.inst     12654160                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total       12654160                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::.cpu25.inst     12654160                       # number of overall hits
system.cpu25.icache.overall_hits::total      12654160                       # number of overall hits
system.cpu25.icache.demand_misses::.cpu25.inst       165799                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total       165799                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::.cpu25.inst       165799                       # number of overall misses
system.cpu25.icache.overall_misses::total       165799                       # number of overall misses
system.cpu25.icache.demand_accesses::.cpu25.inst     12819959                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total     12819959                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::.cpu25.inst     12819959                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total     12819959                       # number of overall (read+write) accesses
system.cpu25.icache.demand_miss_rate::.cpu25.inst     0.012933                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.012933                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::.cpu25.inst     0.012933                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.012933                       # miss rate for overall accesses
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.writebacks::.writebacks       165275                       # number of writebacks
system.cpu25.icache.writebacks::total          165275                       # number of writebacks
system.cpu25.icache.replacements               165275                       # number of replacements
system.cpu25.icache.ReadReq_hits::.cpu25.inst     12654160                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total      12654160                       # number of ReadReq hits
system.cpu25.icache.ReadReq_misses::.cpu25.inst       165799                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total       165799                       # number of ReadReq misses
system.cpu25.icache.ReadReq_accesses::.cpu25.inst     12819959                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total     12819959                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_miss_rate::.cpu25.inst     0.012933                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.012933                       # miss rate for ReadReq accesses
system.cpu25.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.tags.tagsinuse         276.475571                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs          12819959                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs          165799                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs           77.322294                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle    3197290973928                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::.cpu25.inst   276.475571                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::.cpu25.inst     0.539991                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.539991                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses        25805717                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses       25805717                       # Number of data accesses
system.cpu25.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.demand_hits::.cpu25.data      4676864                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total        4676864                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::.cpu25.data      4716190                       # number of overall hits
system.cpu25.dcache.overall_hits::total       4716190                       # number of overall hits
system.cpu25.dcache.demand_misses::.cpu25.data       124067                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total       124067                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::.cpu25.data       130899                       # number of overall misses
system.cpu25.dcache.overall_misses::total       130899                       # number of overall misses
system.cpu25.dcache.demand_accesses::.cpu25.data      4800931                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total      4800931                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::.cpu25.data      4847089                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total      4847089                       # number of overall (read+write) accesses
system.cpu25.dcache.demand_miss_rate::.cpu25.data     0.025842                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.025842                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::.cpu25.data     0.027006                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.027006                       # miss rate for overall accesses
system.cpu25.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.dcache.writebacks::.writebacks        44553                       # number of writebacks
system.cpu25.dcache.writebacks::total           44553                       # number of writebacks
system.cpu25.dcache.replacements               105377                       # number of replacements
system.cpu25.dcache.ReadReq_hits::.cpu25.data      2883782                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total       2883782                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_misses::.cpu25.data        89180                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total        89180                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_accesses::.cpu25.data      2972962                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total      2972962                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_miss_rate::.cpu25.data     0.029997                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.029997                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_hits::.cpu25.data      1792396                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total      1792396                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_misses::.cpu25.data        23659                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total        23659                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_accesses::.cpu25.data      1816055                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total      1816055                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_miss_rate::.cpu25.data     0.013028                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.013028                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_hits::.cpu25.data          289                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total          289                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_misses::.cpu25.data          615                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total          615                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_accesses::.cpu25.data          904                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total          904                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_miss_rate::.cpu25.data     0.680310                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.680310                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFExReq_hits::.cpu25.data        39037                       # number of SoftPFExReq hits
system.cpu25.dcache.SoftPFExReq_hits::total        39037                       # number of SoftPFExReq hits
system.cpu25.dcache.SoftPFExReq_misses::.cpu25.data         6217                       # number of SoftPFExReq misses
system.cpu25.dcache.SoftPFExReq_misses::total         6217                       # number of SoftPFExReq misses
system.cpu25.dcache.SoftPFExReq_accesses::.cpu25.data        45254                       # number of SoftPFExReq accesses(hits+misses)
system.cpu25.dcache.SoftPFExReq_accesses::total        45254                       # number of SoftPFExReq accesses(hits+misses)
system.cpu25.dcache.SoftPFExReq_miss_rate::.cpu25.data     0.137380                       # miss rate for SoftPFExReq accesses
system.cpu25.dcache.SoftPFExReq_miss_rate::total     0.137380                       # miss rate for SoftPFExReq accesses
system.cpu25.dcache.WriteLineReq_hits::.cpu25.data          686                       # number of WriteLineReq hits
system.cpu25.dcache.WriteLineReq_hits::total          686                       # number of WriteLineReq hits
system.cpu25.dcache.WriteLineReq_misses::.cpu25.data        11228                       # number of WriteLineReq misses
system.cpu25.dcache.WriteLineReq_misses::total        11228                       # number of WriteLineReq misses
system.cpu25.dcache.WriteLineReq_accesses::.cpu25.data        11914                       # number of WriteLineReq accesses(hits+misses)
system.cpu25.dcache.WriteLineReq_accesses::total        11914                       # number of WriteLineReq accesses(hits+misses)
system.cpu25.dcache.WriteLineReq_miss_rate::.cpu25.data     0.942421                       # miss rate for WriteLineReq accesses
system.cpu25.dcache.WriteLineReq_miss_rate::total     0.942421                       # miss rate for WriteLineReq accesses
system.cpu25.dcache.LoadLockedReq_hits::.cpu25.data        47839                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total        47839                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_misses::.cpu25.data         1330                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total         1330                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_accesses::.cpu25.data        49169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total        49169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_miss_rate::.cpu25.data     0.027050                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.027050                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_hits::.cpu25.data        47626                       # number of StoreCondReq hits
system.cpu25.dcache.StoreCondReq_hits::total        47626                       # number of StoreCondReq hits
system.cpu25.dcache.StoreCondReq_misses::.cpu25.data          155                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_accesses::.cpu25.data        47781                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total        47781                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_miss_rate::.cpu25.data     0.003244                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total     0.003244                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.tags.tagsinuse         390.945083                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs           4955900                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs          122818                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           40.351577                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle    3197291001708                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::.cpu25.data   390.945083                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::.cpu25.data     0.381782                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.381782                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          782                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::4          782                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses        10037396                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses       10037396                       # Number of data accesses
system.cpu24.numPwrStateTransitions              3694                       # Number of power state transitions
system.cpu24.pwrStateClkGateDist::samples         1836                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::mean   3798385117.446623                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::stdev  56472926731.063866                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::1000-5e+10         1827     99.51%     99.51% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::5e+10-1e+11            2      0.11%     99.62% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.67% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::2e+11-2.5e+11            3      0.16%     99.84% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::3e+11-3.5e+11            1      0.05%     99.89% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::3.5e+11-4e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::total          1836                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateResidencyTicks::ON  107494774328                       # Cumulative time (in ticks) in various power states
system.cpu24.pwrStateResidencyTicks::CLK_GATED 6973835075632                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.demand_hits::.cpu24.inst     16111993                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total       16111993                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::.cpu24.inst     16111993                       # number of overall hits
system.cpu24.icache.overall_hits::total      16111993                       # number of overall hits
system.cpu24.icache.demand_misses::.cpu24.inst       255065                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total       255065                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::.cpu24.inst       255065                       # number of overall misses
system.cpu24.icache.overall_misses::total       255065                       # number of overall misses
system.cpu24.icache.demand_accesses::.cpu24.inst     16367058                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total     16367058                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::.cpu24.inst     16367058                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total     16367058                       # number of overall (read+write) accesses
system.cpu24.icache.demand_miss_rate::.cpu24.inst     0.015584                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.015584                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::.cpu24.inst     0.015584                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.015584                       # miss rate for overall accesses
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.writebacks::.writebacks       254541                       # number of writebacks
system.cpu24.icache.writebacks::total          254541                       # number of writebacks
system.cpu24.icache.replacements               254541                       # number of replacements
system.cpu24.icache.ReadReq_hits::.cpu24.inst     16111993                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total      16111993                       # number of ReadReq hits
system.cpu24.icache.ReadReq_misses::.cpu24.inst       255065                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total       255065                       # number of ReadReq misses
system.cpu24.icache.ReadReq_accesses::.cpu24.inst     16367058                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total     16367058                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_miss_rate::.cpu24.inst     0.015584                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.015584                       # miss rate for ReadReq accesses
system.cpu24.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.tags.tagsinuse         278.997924                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs          16367058                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs          255065                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs           64.168185                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle    3165031865628                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::.cpu24.inst   278.997924                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::.cpu24.inst     0.544918                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.544918                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses        32989181                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses       32989181                       # Number of data accesses
system.cpu24.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.demand_hits::.cpu24.data      6057064                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total        6057064                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::.cpu24.data      6107435                       # number of overall hits
system.cpu24.dcache.overall_hits::total       6107435                       # number of overall hits
system.cpu24.dcache.demand_misses::.cpu24.data       164074                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total       164074                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::.cpu24.data       172390                       # number of overall misses
system.cpu24.dcache.overall_misses::total       172390                       # number of overall misses
system.cpu24.dcache.demand_accesses::.cpu24.data      6221138                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total      6221138                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::.cpu24.data      6279825                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total      6279825                       # number of overall (read+write) accesses
system.cpu24.dcache.demand_miss_rate::.cpu24.data     0.026374                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.026374                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::.cpu24.data     0.027451                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.027451                       # miss rate for overall accesses
system.cpu24.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.dcache.writebacks::.writebacks        62550                       # number of writebacks
system.cpu24.dcache.writebacks::total           62550                       # number of writebacks
system.cpu24.dcache.replacements               142007                       # number of replacements
system.cpu24.dcache.ReadReq_hits::.cpu24.data      3598751                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total       3598751                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_misses::.cpu24.data       111355                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total       111355                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_accesses::.cpu24.data      3710106                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total      3710106                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_miss_rate::.cpu24.data     0.030014                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.030014                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_hits::.cpu24.data      2456360                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total      2456360                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_misses::.cpu24.data        35632                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total        35632                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_accesses::.cpu24.data      2491992                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total      2491992                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_miss_rate::.cpu24.data     0.014299                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.014299                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_hits::.cpu24.data          627                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total          627                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_misses::.cpu24.data         1120                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total         1120                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_accesses::.cpu24.data         1747                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total         1747                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_miss_rate::.cpu24.data     0.641099                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.641099                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFExReq_hits::.cpu24.data        49744                       # number of SoftPFExReq hits
system.cpu24.dcache.SoftPFExReq_hits::total        49744                       # number of SoftPFExReq hits
system.cpu24.dcache.SoftPFExReq_misses::.cpu24.data         7196                       # number of SoftPFExReq misses
system.cpu24.dcache.SoftPFExReq_misses::total         7196                       # number of SoftPFExReq misses
system.cpu24.dcache.SoftPFExReq_accesses::.cpu24.data        56940                       # number of SoftPFExReq accesses(hits+misses)
system.cpu24.dcache.SoftPFExReq_accesses::total        56940                       # number of SoftPFExReq accesses(hits+misses)
system.cpu24.dcache.SoftPFExReq_miss_rate::.cpu24.data     0.126379                       # miss rate for SoftPFExReq accesses
system.cpu24.dcache.SoftPFExReq_miss_rate::total     0.126379                       # miss rate for SoftPFExReq accesses
system.cpu24.dcache.WriteLineReq_hits::.cpu24.data         1953                       # number of WriteLineReq hits
system.cpu24.dcache.WriteLineReq_hits::total         1953                       # number of WriteLineReq hits
system.cpu24.dcache.WriteLineReq_misses::.cpu24.data        17087                       # number of WriteLineReq misses
system.cpu24.dcache.WriteLineReq_misses::total        17087                       # number of WriteLineReq misses
system.cpu24.dcache.WriteLineReq_accesses::.cpu24.data        19040                       # number of WriteLineReq accesses(hits+misses)
system.cpu24.dcache.WriteLineReq_accesses::total        19040                       # number of WriteLineReq accesses(hits+misses)
system.cpu24.dcache.WriteLineReq_miss_rate::.cpu24.data     0.897426                       # miss rate for WriteLineReq accesses
system.cpu24.dcache.WriteLineReq_miss_rate::total     0.897426                       # miss rate for WriteLineReq accesses
system.cpu24.dcache.LoadLockedReq_hits::.cpu24.data        65796                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total        65796                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_misses::.cpu24.data         1611                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total         1611                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_accesses::.cpu24.data        67407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total        67407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_miss_rate::.cpu24.data     0.023900                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.023900                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_hits::.cpu24.data        65594                       # number of StoreCondReq hits
system.cpu24.dcache.StoreCondReq_hits::total        65594                       # number of StoreCondReq hits
system.cpu24.dcache.StoreCondReq_misses::.cpu24.data          233                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total          233                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_accesses::.cpu24.data        65827                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total        65827                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_miss_rate::.cpu24.data     0.003540                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total     0.003540                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.tags.tagsinuse         404.109641                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs           6430406                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs          162555                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           39.558340                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle    3165031893408                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::.cpu24.data   404.109641                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::.cpu24.data     0.394638                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.394638                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          795                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::4          775                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.776367                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses        13023621                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses       13023621                       # Number of data accesses
system.cpu27.numPwrStateTransitions              3236                       # Number of power state transitions
system.cpu27.pwrStateClkGateDist::samples         1591                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::mean   4394072205.125078                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::stdev  61558075916.922333                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::1000-5e+10         1583     99.50%     99.50% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.62% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::2.5e+11-3e+11            3      0.19%     99.81% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::4.5e+11-5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::total          1591                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateResidencyTicks::ON   90360971606                       # Cumulative time (in ticks) in various power states
system.cpu27.pwrStateResidencyTicks::CLK_GATED 6990968878354                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.demand_hits::.cpu27.inst     13681084                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total       13681084                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::.cpu27.inst     13681084                       # number of overall hits
system.cpu27.icache.overall_hits::total      13681084                       # number of overall hits
system.cpu27.icache.demand_misses::.cpu27.inst       184638                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total       184638                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::.cpu27.inst       184638                       # number of overall misses
system.cpu27.icache.overall_misses::total       184638                       # number of overall misses
system.cpu27.icache.demand_accesses::.cpu27.inst     13865722                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total     13865722                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::.cpu27.inst     13865722                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total     13865722                       # number of overall (read+write) accesses
system.cpu27.icache.demand_miss_rate::.cpu27.inst     0.013316                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.013316                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::.cpu27.inst     0.013316                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.013316                       # miss rate for overall accesses
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.writebacks::.writebacks       184114                       # number of writebacks
system.cpu27.icache.writebacks::total          184114                       # number of writebacks
system.cpu27.icache.replacements               184114                       # number of replacements
system.cpu27.icache.ReadReq_hits::.cpu27.inst     13681084                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total      13681084                       # number of ReadReq hits
system.cpu27.icache.ReadReq_misses::.cpu27.inst       184638                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total       184638                       # number of ReadReq misses
system.cpu27.icache.ReadReq_accesses::.cpu27.inst     13865722                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total     13865722                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_miss_rate::.cpu27.inst     0.013316                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.013316                       # miss rate for ReadReq accesses
system.cpu27.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.tags.tagsinuse         272.001760                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs          13865722                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs          184638                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs           75.096795                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle    3261794433792                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::.cpu27.inst   272.001760                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::.cpu27.inst     0.531253                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.531253                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses        27916082                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses       27916082                       # Number of data accesses
system.cpu27.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.demand_hits::.cpu27.data      4997772                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total        4997772                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::.cpu27.data      5044410                       # number of overall hits
system.cpu27.dcache.overall_hits::total       5044410                       # number of overall hits
system.cpu27.dcache.demand_misses::.cpu27.data       138335                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total       138335                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::.cpu27.data       145579                       # number of overall misses
system.cpu27.dcache.overall_misses::total       145579                       # number of overall misses
system.cpu27.dcache.demand_accesses::.cpu27.data      5136107                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total      5136107                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::.cpu27.data      5189989                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total      5189989                       # number of overall (read+write) accesses
system.cpu27.dcache.demand_miss_rate::.cpu27.data     0.026934                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.026934                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::.cpu27.data     0.028050                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.028050                       # miss rate for overall accesses
system.cpu27.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.dcache.writebacks::.writebacks        51648                       # number of writebacks
system.cpu27.dcache.writebacks::total           51648                       # number of writebacks
system.cpu27.dcache.replacements               116287                       # number of replacements
system.cpu27.dcache.ReadReq_hits::.cpu27.data      3049922                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total       3049922                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_misses::.cpu27.data        93797                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total        93797                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_accesses::.cpu27.data      3143719                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total      3143719                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_miss_rate::.cpu27.data     0.029836                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.029836                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_hits::.cpu27.data      1946955                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total      1946955                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_misses::.cpu27.data        28910                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total        28910                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_accesses::.cpu27.data      1975865                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total      1975865                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_miss_rate::.cpu27.data     0.014632                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.014632                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_hits::.cpu27.data          428                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total          428                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_misses::.cpu27.data          652                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total          652                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_accesses::.cpu27.data         1080                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total         1080                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_miss_rate::.cpu27.data     0.603704                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.603704                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFExReq_hits::.cpu27.data        46210                       # number of SoftPFExReq hits
system.cpu27.dcache.SoftPFExReq_hits::total        46210                       # number of SoftPFExReq hits
system.cpu27.dcache.SoftPFExReq_misses::.cpu27.data         6592                       # number of SoftPFExReq misses
system.cpu27.dcache.SoftPFExReq_misses::total         6592                       # number of SoftPFExReq misses
system.cpu27.dcache.SoftPFExReq_accesses::.cpu27.data        52802                       # number of SoftPFExReq accesses(hits+misses)
system.cpu27.dcache.SoftPFExReq_accesses::total        52802                       # number of SoftPFExReq accesses(hits+misses)
system.cpu27.dcache.SoftPFExReq_miss_rate::.cpu27.data     0.124844                       # miss rate for SoftPFExReq accesses
system.cpu27.dcache.SoftPFExReq_miss_rate::total     0.124844                       # miss rate for SoftPFExReq accesses
system.cpu27.dcache.WriteLineReq_hits::.cpu27.data          895                       # number of WriteLineReq hits
system.cpu27.dcache.WriteLineReq_hits::total          895                       # number of WriteLineReq hits
system.cpu27.dcache.WriteLineReq_misses::.cpu27.data        15628                       # number of WriteLineReq misses
system.cpu27.dcache.WriteLineReq_misses::total        15628                       # number of WriteLineReq misses
system.cpu27.dcache.WriteLineReq_accesses::.cpu27.data        16523                       # number of WriteLineReq accesses(hits+misses)
system.cpu27.dcache.WriteLineReq_accesses::total        16523                       # number of WriteLineReq accesses(hits+misses)
system.cpu27.dcache.WriteLineReq_miss_rate::.cpu27.data     0.945833                       # miss rate for WriteLineReq accesses
system.cpu27.dcache.WriteLineReq_miss_rate::total     0.945833                       # miss rate for WriteLineReq accesses
system.cpu27.dcache.LoadLockedReq_hits::.cpu27.data        59172                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total        59172                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_misses::.cpu27.data         1504                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total         1504                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_accesses::.cpu27.data        60676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total        60676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_miss_rate::.cpu27.data     0.024787                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.024787                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_hits::.cpu27.data        59007                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_hits::total        59007                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_misses::.cpu27.data          145                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_accesses::.cpu27.data        59152                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total        59152                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_miss_rate::.cpu27.data     0.002451                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total     0.002451                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.tags.tagsinuse         389.342023                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs           5327437                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs          133774                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           39.824159                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle    3261794461572                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::.cpu27.data   389.342023                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::.cpu27.data     0.380217                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.380217                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::4          668                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses        10790788                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses       10790788                       # Number of data accesses
system.cpu26.numPwrStateTransitions              3737                       # Number of power state transitions
system.cpu26.pwrStateClkGateDist::samples         1840                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::mean   3806108431.027174                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::stdev  56945659075.002869                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::1000-5e+10         1832     99.57%     99.57% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::5e+10-1e+11            2      0.11%     99.67% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::2.5e+11-3e+11            3      0.16%     99.84% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::3e+11-3.5e+11            1      0.05%     99.89% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::4e+11-4.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::total          1840                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateResidencyTicks::ON   78090336870                       # Cumulative time (in ticks) in various power states
system.cpu26.pwrStateResidencyTicks::CLK_GATED 7003239513090                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.demand_hits::.cpu26.inst     11786105                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total       11786105                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::.cpu26.inst     11786105                       # number of overall hits
system.cpu26.icache.overall_hits::total      11786105                       # number of overall hits
system.cpu26.icache.demand_misses::.cpu26.inst       154027                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total       154027                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::.cpu26.inst       154027                       # number of overall misses
system.cpu26.icache.overall_misses::total       154027                       # number of overall misses
system.cpu26.icache.demand_accesses::.cpu26.inst     11940132                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total     11940132                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::.cpu26.inst     11940132                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total     11940132                       # number of overall (read+write) accesses
system.cpu26.icache.demand_miss_rate::.cpu26.inst     0.012900                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.012900                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::.cpu26.inst     0.012900                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.012900                       # miss rate for overall accesses
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.writebacks::.writebacks       153503                       # number of writebacks
system.cpu26.icache.writebacks::total          153503                       # number of writebacks
system.cpu26.icache.replacements               153503                       # number of replacements
system.cpu26.icache.ReadReq_hits::.cpu26.inst     11786105                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total      11786105                       # number of ReadReq hits
system.cpu26.icache.ReadReq_misses::.cpu26.inst       154027                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total       154027                       # number of ReadReq misses
system.cpu26.icache.ReadReq_accesses::.cpu26.inst     11940132                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total     11940132                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_miss_rate::.cpu26.inst     0.012900                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.012900                       # miss rate for ReadReq accesses
system.cpu26.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.tags.tagsinuse         274.296707                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs          11940132                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs          154027                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs           77.519734                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle    3229542703860                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::.cpu26.inst   274.296707                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::.cpu26.inst     0.535736                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.535736                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses        24034291                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses       24034291                       # Number of data accesses
system.cpu26.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.demand_hits::.cpu26.data      4360430                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total        4360430                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::.cpu26.data      4398588                       # number of overall hits
system.cpu26.dcache.overall_hits::total       4398588                       # number of overall hits
system.cpu26.dcache.demand_misses::.cpu26.data       117723                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total       117723                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::.cpu26.data       123501                       # number of overall misses
system.cpu26.dcache.overall_misses::total       123501                       # number of overall misses
system.cpu26.dcache.demand_accesses::.cpu26.data      4478153                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total      4478153                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::.cpu26.data      4522089                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total      4522089                       # number of overall (read+write) accesses
system.cpu26.dcache.demand_miss_rate::.cpu26.data     0.026288                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.026288                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::.cpu26.data     0.027311                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.027311                       # miss rate for overall accesses
system.cpu26.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.dcache.writebacks::.writebacks        44698                       # number of writebacks
system.cpu26.dcache.writebacks::total           44698                       # number of writebacks
system.cpu26.dcache.replacements               100113                       # number of replacements
system.cpu26.dcache.ReadReq_hits::.cpu26.data      2662852                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total       2662852                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_misses::.cpu26.data        81145                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total        81145                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_accesses::.cpu26.data      2743997                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total      2743997                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_miss_rate::.cpu26.data     0.029572                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.029572                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_hits::.cpu26.data      1696834                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total      1696834                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_misses::.cpu26.data        23102                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total        23102                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_accesses::.cpu26.data      1719936                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total      1719936                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_miss_rate::.cpu26.data     0.013432                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.013432                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_hits::.cpu26.data          338                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total          338                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_misses::.cpu26.data          689                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total          689                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_accesses::.cpu26.data         1027                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total         1027                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_miss_rate::.cpu26.data     0.670886                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.670886                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFExReq_hits::.cpu26.data        37820                       # number of SoftPFExReq hits
system.cpu26.dcache.SoftPFExReq_hits::total        37820                       # number of SoftPFExReq hits
system.cpu26.dcache.SoftPFExReq_misses::.cpu26.data         5089                       # number of SoftPFExReq misses
system.cpu26.dcache.SoftPFExReq_misses::total         5089                       # number of SoftPFExReq misses
system.cpu26.dcache.SoftPFExReq_accesses::.cpu26.data        42909                       # number of SoftPFExReq accesses(hits+misses)
system.cpu26.dcache.SoftPFExReq_accesses::total        42909                       # number of SoftPFExReq accesses(hits+misses)
system.cpu26.dcache.SoftPFExReq_miss_rate::.cpu26.data     0.118600                       # miss rate for SoftPFExReq accesses
system.cpu26.dcache.SoftPFExReq_miss_rate::total     0.118600                       # miss rate for SoftPFExReq accesses
system.cpu26.dcache.WriteLineReq_hits::.cpu26.data          744                       # number of WriteLineReq hits
system.cpu26.dcache.WriteLineReq_hits::total          744                       # number of WriteLineReq hits
system.cpu26.dcache.WriteLineReq_misses::.cpu26.data        13476                       # number of WriteLineReq misses
system.cpu26.dcache.WriteLineReq_misses::total        13476                       # number of WriteLineReq misses
system.cpu26.dcache.WriteLineReq_accesses::.cpu26.data        14220                       # number of WriteLineReq accesses(hits+misses)
system.cpu26.dcache.WriteLineReq_accesses::total        14220                       # number of WriteLineReq accesses(hits+misses)
system.cpu26.dcache.WriteLineReq_miss_rate::.cpu26.data     0.947679                       # miss rate for WriteLineReq accesses
system.cpu26.dcache.WriteLineReq_miss_rate::total     0.947679                       # miss rate for WriteLineReq accesses
system.cpu26.dcache.LoadLockedReq_hits::.cpu26.data        45939                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_hits::total        45939                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_misses::.cpu26.data         1570                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total         1570                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_accesses::.cpu26.data        47509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total        47509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_miss_rate::.cpu26.data     0.033046                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total     0.033046                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_hits::.cpu26.data        45664                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_hits::total        45664                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_misses::.cpu26.data          156                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_accesses::.cpu26.data        45820                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total        45820                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_miss_rate::.cpu26.data     0.003405                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total     0.003405                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.tags.tagsinuse         387.603858                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs           4628478                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs          116780                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           39.634167                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle    3229542731640                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::.cpu26.data   387.603858                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::.cpu26.data     0.378519                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.378519                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::4          736                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses         9374500                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses        9374500                       # Number of data accesses
system.cpu21.numPwrStateTransitions              3481                       # Number of power state transitions
system.cpu21.pwrStateClkGateDist::samples         1728                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::mean   4013198164.805555                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::stdev  57872341215.695389                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::1000-5e+10         1719     99.48%     99.48% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.59% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::1e+11-1.5e+11            3      0.17%     99.77% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::2.5e+11-3e+11            2      0.12%     99.88% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::total          1728                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateResidencyTicks::ON  146523421176                       # Cumulative time (in ticks) in various power states
system.cpu21.pwrStateResidencyTicks::CLK_GATED 6934806428784                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.demand_hits::.cpu21.inst     22070722                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total       22070722                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::.cpu21.inst     22070722                       # number of overall hits
system.cpu21.icache.overall_hits::total      22070722                       # number of overall hits
system.cpu21.icache.demand_misses::.cpu21.inst       294412                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total       294412                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::.cpu21.inst       294412                       # number of overall misses
system.cpu21.icache.overall_misses::total       294412                       # number of overall misses
system.cpu21.icache.demand_accesses::.cpu21.inst     22365134                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total     22365134                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::.cpu21.inst     22365134                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total     22365134                       # number of overall (read+write) accesses
system.cpu21.icache.demand_miss_rate::.cpu21.inst     0.013164                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.013164                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::.cpu21.inst     0.013164                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.013164                       # miss rate for overall accesses
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.writebacks::.writebacks       293888                       # number of writebacks
system.cpu21.icache.writebacks::total          293888                       # number of writebacks
system.cpu21.icache.replacements               293888                       # number of replacements
system.cpu21.icache.ReadReq_hits::.cpu21.inst     22070722                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total      22070722                       # number of ReadReq hits
system.cpu21.icache.ReadReq_misses::.cpu21.inst       294412                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total       294412                       # number of ReadReq misses
system.cpu21.icache.ReadReq_accesses::.cpu21.inst     22365134                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total     22365134                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_miss_rate::.cpu21.inst     0.013164                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.013164                       # miss rate for ReadReq accesses
system.cpu21.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.tags.tagsinuse         285.498674                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs          22365134                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs          294412                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs           75.965429                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle    3068278337076                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::.cpu21.inst   285.498674                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::.cpu21.inst     0.557615                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.557615                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses        45024680                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses       45024680                       # Number of data accesses
system.cpu21.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.demand_hits::.cpu21.data      8280639                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total        8280639                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::.cpu21.data      8355846                       # number of overall hits
system.cpu21.dcache.overall_hits::total       8355846                       # number of overall hits
system.cpu21.dcache.demand_misses::.cpu21.data       235583                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total       235583                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::.cpu21.data       245432                       # number of overall misses
system.cpu21.dcache.overall_misses::total       245432                       # number of overall misses
system.cpu21.dcache.demand_accesses::.cpu21.data      8516222                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total      8516222                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::.cpu21.data      8601278                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total      8601278                       # number of overall (read+write) accesses
system.cpu21.dcache.demand_miss_rate::.cpu21.data     0.027663                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.027663                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::.cpu21.data     0.028534                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.028534                       # miss rate for overall accesses
system.cpu21.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.dcache.writebacks::.writebacks        95118                       # number of writebacks
system.cpu21.dcache.writebacks::total           95118                       # number of writebacks
system.cpu21.dcache.replacements               209718                       # number of replacements
system.cpu21.dcache.ReadReq_hits::.cpu21.data      4943994                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total       4943994                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_misses::.cpu21.data       158777                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total       158777                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_accesses::.cpu21.data      5102771                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total      5102771                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_miss_rate::.cpu21.data     0.031116                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.031116                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_hits::.cpu21.data      3335066                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total      3335066                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_misses::.cpu21.data        52298                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total        52298                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_accesses::.cpu21.data      3387364                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total      3387364                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_miss_rate::.cpu21.data     0.015439                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.015439                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_hits::.cpu21.data          567                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total          567                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_misses::.cpu21.data         1557                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total         1557                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_accesses::.cpu21.data         2124                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total         2124                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_miss_rate::.cpu21.data     0.733051                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.733051                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFExReq_hits::.cpu21.data        74640                       # number of SoftPFExReq hits
system.cpu21.dcache.SoftPFExReq_hits::total        74640                       # number of SoftPFExReq hits
system.cpu21.dcache.SoftPFExReq_misses::.cpu21.data         8292                       # number of SoftPFExReq misses
system.cpu21.dcache.SoftPFExReq_misses::total         8292                       # number of SoftPFExReq misses
system.cpu21.dcache.SoftPFExReq_accesses::.cpu21.data        82932                       # number of SoftPFExReq accesses(hits+misses)
system.cpu21.dcache.SoftPFExReq_accesses::total        82932                       # number of SoftPFExReq accesses(hits+misses)
system.cpu21.dcache.SoftPFExReq_miss_rate::.cpu21.data     0.099986                       # miss rate for SoftPFExReq accesses
system.cpu21.dcache.SoftPFExReq_miss_rate::total     0.099986                       # miss rate for SoftPFExReq accesses
system.cpu21.dcache.WriteLineReq_hits::.cpu21.data         1579                       # number of WriteLineReq hits
system.cpu21.dcache.WriteLineReq_hits::total         1579                       # number of WriteLineReq hits
system.cpu21.dcache.WriteLineReq_misses::.cpu21.data        24508                       # number of WriteLineReq misses
system.cpu21.dcache.WriteLineReq_misses::total        24508                       # number of WriteLineReq misses
system.cpu21.dcache.WriteLineReq_accesses::.cpu21.data        26087                       # number of WriteLineReq accesses(hits+misses)
system.cpu21.dcache.WriteLineReq_accesses::total        26087                       # number of WriteLineReq accesses(hits+misses)
system.cpu21.dcache.WriteLineReq_miss_rate::.cpu21.data     0.939472                       # miss rate for WriteLineReq accesses
system.cpu21.dcache.WriteLineReq_miss_rate::total     0.939472                       # miss rate for WriteLineReq accesses
system.cpu21.dcache.LoadLockedReq_hits::.cpu21.data        88889                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total        88889                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_misses::.cpu21.data         1575                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total         1575                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_accesses::.cpu21.data        90464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total        90464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_miss_rate::.cpu21.data     0.017410                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.017410                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_hits::.cpu21.data        88798                       # number of StoreCondReq hits
system.cpu21.dcache.StoreCondReq_hits::total        88798                       # number of StoreCondReq hits
system.cpu21.dcache.StoreCondReq_misses::.cpu21.data          210                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total          210                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_accesses::.cpu21.data        89008                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total        89008                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_miss_rate::.cpu21.data     0.002359                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total     0.002359                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.tags.tagsinuse         408.469992                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs           8811615                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs          231965                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           37.986830                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle    3068278364856                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::.cpu21.data   408.469992                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::.cpu21.data     0.398896                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.398896                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::4          812                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses        17855805                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses       17855805                       # Number of data accesses
system.cpu20.numPwrStateTransitions              3580                       # Number of power state transitions
system.cpu20.pwrStateClkGateDist::samples         1781                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::mean   3928717470.233577                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::stdev  58166538285.449638                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::1000-5e+10         1774     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.66% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::1e+11-1.5e+11            1      0.06%     99.72% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.78% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.83% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::6e+11-6.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::total          1781                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateResidencyTicks::ON   84284035474                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::CLK_GATED 6997045814486                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.demand_hits::.cpu20.inst     12663820                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total       12663820                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::.cpu20.inst     12663820                       # number of overall hits
system.cpu20.icache.overall_hits::total      12663820                       # number of overall hits
system.cpu20.icache.demand_misses::.cpu20.inst       179022                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total       179022                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::.cpu20.inst       179022                       # number of overall misses
system.cpu20.icache.overall_misses::total       179022                       # number of overall misses
system.cpu20.icache.demand_accesses::.cpu20.inst     12842842                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total     12842842                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::.cpu20.inst     12842842                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total     12842842                       # number of overall (read+write) accesses
system.cpu20.icache.demand_miss_rate::.cpu20.inst     0.013939                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.013939                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::.cpu20.inst     0.013939                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.013939                       # miss rate for overall accesses
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.writebacks::.writebacks       178499                       # number of writebacks
system.cpu20.icache.writebacks::total          178499                       # number of writebacks
system.cpu20.icache.replacements               178499                       # number of replacements
system.cpu20.icache.ReadReq_hits::.cpu20.inst     12663820                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total      12663820                       # number of ReadReq hits
system.cpu20.icache.ReadReq_misses::.cpu20.inst       179022                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total       179022                       # number of ReadReq misses
system.cpu20.icache.ReadReq_accesses::.cpu20.inst     12842842                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total     12842842                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_miss_rate::.cpu20.inst     0.013939                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.013939                       # miss rate for ReadReq accesses
system.cpu20.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.tags.tagsinuse         287.970273                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs          12842842                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs          179022                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs           71.738904                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle    3036026857164                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::.cpu20.inst   287.970273                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::.cpu20.inst     0.562442                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.562442                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::3          464                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses        25864706                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses       25864706                       # Number of data accesses
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.demand_hits::.cpu20.data      4738697                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total        4738697                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::.cpu20.data      4780733                       # number of overall hits
system.cpu20.dcache.overall_hits::total       4780733                       # number of overall hits
system.cpu20.dcache.demand_misses::.cpu20.data       111299                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total       111299                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::.cpu20.data       117657                       # number of overall misses
system.cpu20.dcache.overall_misses::total       117657                       # number of overall misses
system.cpu20.dcache.demand_accesses::.cpu20.data      4849996                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total      4849996                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::.cpu20.data      4898390                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total      4898390                       # number of overall (read+write) accesses
system.cpu20.dcache.demand_miss_rate::.cpu20.data     0.022948                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.022948                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::.cpu20.data     0.024020                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.024020                       # miss rate for overall accesses
system.cpu20.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.writebacks::.writebacks        43551                       # number of writebacks
system.cpu20.dcache.writebacks::total           43551                       # number of writebacks
system.cpu20.dcache.replacements                90989                       # number of replacements
system.cpu20.dcache.ReadReq_hits::.cpu20.data      2870900                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total       2870900                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_misses::.cpu20.data        75295                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total        75295                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_accesses::.cpu20.data      2946195                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total      2946195                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_miss_rate::.cpu20.data     0.025557                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.025557                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_hits::.cpu20.data      1863092                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total      1863092                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_misses::.cpu20.data        21756                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total        21756                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_accesses::.cpu20.data      1884848                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total      1884848                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_miss_rate::.cpu20.data     0.011543                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.011543                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_hits::.cpu20.data          530                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total          530                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_misses::.cpu20.data          592                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total          592                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_accesses::.cpu20.data         1122                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total         1122                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_miss_rate::.cpu20.data     0.527629                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.527629                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFExReq_hits::.cpu20.data        41506                       # number of SoftPFExReq hits
system.cpu20.dcache.SoftPFExReq_hits::total        41506                       # number of SoftPFExReq hits
system.cpu20.dcache.SoftPFExReq_misses::.cpu20.data         5766                       # number of SoftPFExReq misses
system.cpu20.dcache.SoftPFExReq_misses::total         5766                       # number of SoftPFExReq misses
system.cpu20.dcache.SoftPFExReq_accesses::.cpu20.data        47272                       # number of SoftPFExReq accesses(hits+misses)
system.cpu20.dcache.SoftPFExReq_accesses::total        47272                       # number of SoftPFExReq accesses(hits+misses)
system.cpu20.dcache.SoftPFExReq_miss_rate::.cpu20.data     0.121975                       # miss rate for SoftPFExReq accesses
system.cpu20.dcache.SoftPFExReq_miss_rate::total     0.121975                       # miss rate for SoftPFExReq accesses
system.cpu20.dcache.WriteLineReq_hits::.cpu20.data         4705                       # number of WriteLineReq hits
system.cpu20.dcache.WriteLineReq_hits::total         4705                       # number of WriteLineReq hits
system.cpu20.dcache.WriteLineReq_misses::.cpu20.data        14248                       # number of WriteLineReq misses
system.cpu20.dcache.WriteLineReq_misses::total        14248                       # number of WriteLineReq misses
system.cpu20.dcache.WriteLineReq_accesses::.cpu20.data        18953                       # number of WriteLineReq accesses(hits+misses)
system.cpu20.dcache.WriteLineReq_accesses::total        18953                       # number of WriteLineReq accesses(hits+misses)
system.cpu20.dcache.WriteLineReq_miss_rate::.cpu20.data     0.751754                       # miss rate for WriteLineReq accesses
system.cpu20.dcache.WriteLineReq_miss_rate::total     0.751754                       # miss rate for WriteLineReq accesses
system.cpu20.dcache.LoadLockedReq_hits::.cpu20.data        49932                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total        49932                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_misses::.cpu20.data         1467                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total         1467                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_accesses::.cpu20.data        51399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total        51399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_miss_rate::.cpu20.data     0.028541                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.028541                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_hits::.cpu20.data        49684                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::total        49684                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_misses::.cpu20.data          132                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_accesses::.cpu20.data        49816                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total        49816                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_miss_rate::.cpu20.data     0.002650                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total     0.002650                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.tags.tagsinuse         393.241660                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs           5008490                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs          110162                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           45.464770                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle    3036026884944                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::.cpu20.data   393.241660                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::.cpu20.data     0.384025                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.384025                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::3          840                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses        10130880                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses       10130880                       # Number of data accesses
system.cpu23.numPwrStateTransitions              3656                       # Number of power state transitions
system.cpu23.pwrStateClkGateDist::samples         1817                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::mean   3849095340.268575                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::stdev  57122100418.730232                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::1000-5e+10         1809     99.56%     99.56% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::5e+10-1e+11            2      0.11%     99.67% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.72% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::2e+11-2.5e+11            2      0.11%     99.83% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::5e+11-5.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::total          1817                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateResidencyTicks::ON   87523616692                       # Cumulative time (in ticks) in various power states
system.cpu23.pwrStateResidencyTicks::CLK_GATED 6993806233268                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.demand_hits::.cpu23.inst     13229090                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total       13229090                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::.cpu23.inst     13229090                       # number of overall hits
system.cpu23.icache.overall_hits::total      13229090                       # number of overall hits
system.cpu23.icache.demand_misses::.cpu23.inst       181923                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total       181923                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::.cpu23.inst       181923                       # number of overall misses
system.cpu23.icache.overall_misses::total       181923                       # number of overall misses
system.cpu23.icache.demand_accesses::.cpu23.inst     13411013                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total     13411013                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::.cpu23.inst     13411013                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total     13411013                       # number of overall (read+write) accesses
system.cpu23.icache.demand_miss_rate::.cpu23.inst     0.013565                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.013565                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::.cpu23.inst     0.013565                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.013565                       # miss rate for overall accesses
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.writebacks::.writebacks       181400                       # number of writebacks
system.cpu23.icache.writebacks::total          181400                       # number of writebacks
system.cpu23.icache.replacements               181400                       # number of replacements
system.cpu23.icache.ReadReq_hits::.cpu23.inst     13229090                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total      13229090                       # number of ReadReq hits
system.cpu23.icache.ReadReq_misses::.cpu23.inst       181923                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total       181923                       # number of ReadReq misses
system.cpu23.icache.ReadReq_accesses::.cpu23.inst     13411013                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total     13411013                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_miss_rate::.cpu23.inst     0.013565                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.013565                       # miss rate for ReadReq accesses
system.cpu23.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.tags.tagsinuse         281.024901                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs          13411013                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs          181923                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs           73.718073                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle    3132780196812                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::.cpu23.inst   281.024901                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::.cpu23.inst     0.548877                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.548877                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses        27003949                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses       27003949                       # Number of data accesses
system.cpu23.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.demand_hits::.cpu23.data      4877135                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total        4877135                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::.cpu23.data      4917119                       # number of overall hits
system.cpu23.dcache.overall_hits::total       4917119                       # number of overall hits
system.cpu23.dcache.demand_misses::.cpu23.data       124581                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total       124581                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::.cpu23.data       131696                       # number of overall misses
system.cpu23.dcache.overall_misses::total       131696                       # number of overall misses
system.cpu23.dcache.demand_accesses::.cpu23.data      5001716                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total      5001716                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::.cpu23.data      5048815                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total      5048815                       # number of overall (read+write) accesses
system.cpu23.dcache.demand_miss_rate::.cpu23.data     0.024908                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.024908                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::.cpu23.data     0.026085                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.026085                       # miss rate for overall accesses
system.cpu23.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.dcache.writebacks::.writebacks        42612                       # number of writebacks
system.cpu23.dcache.writebacks::total           42612                       # number of writebacks
system.cpu23.dcache.replacements               101647                       # number of replacements
system.cpu23.dcache.ReadReq_hits::.cpu23.data      2984481                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total       2984481                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_misses::.cpu23.data        87785                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total        87785                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_accesses::.cpu23.data      3072266                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total      3072266                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_miss_rate::.cpu23.data     0.028573                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.028573                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_hits::.cpu23.data      1891983                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total      1891983                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_misses::.cpu23.data        23183                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total        23183                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_accesses::.cpu23.data      1915166                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total      1915166                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_miss_rate::.cpu23.data     0.012105                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.012105                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_hits::.cpu23.data          266                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total          266                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_misses::.cpu23.data          632                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total          632                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_accesses::.cpu23.data          898                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total          898                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_miss_rate::.cpu23.data     0.703786                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.703786                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFExReq_hits::.cpu23.data        39718                       # number of SoftPFExReq hits
system.cpu23.dcache.SoftPFExReq_hits::total        39718                       # number of SoftPFExReq hits
system.cpu23.dcache.SoftPFExReq_misses::.cpu23.data         6483                       # number of SoftPFExReq misses
system.cpu23.dcache.SoftPFExReq_misses::total         6483                       # number of SoftPFExReq misses
system.cpu23.dcache.SoftPFExReq_accesses::.cpu23.data        46201                       # number of SoftPFExReq accesses(hits+misses)
system.cpu23.dcache.SoftPFExReq_accesses::total        46201                       # number of SoftPFExReq accesses(hits+misses)
system.cpu23.dcache.SoftPFExReq_miss_rate::.cpu23.data     0.140322                       # miss rate for SoftPFExReq accesses
system.cpu23.dcache.SoftPFExReq_miss_rate::total     0.140322                       # miss rate for SoftPFExReq accesses
system.cpu23.dcache.WriteLineReq_hits::.cpu23.data          671                       # number of WriteLineReq hits
system.cpu23.dcache.WriteLineReq_hits::total          671                       # number of WriteLineReq hits
system.cpu23.dcache.WriteLineReq_misses::.cpu23.data        13613                       # number of WriteLineReq misses
system.cpu23.dcache.WriteLineReq_misses::total        13613                       # number of WriteLineReq misses
system.cpu23.dcache.WriteLineReq_accesses::.cpu23.data        14284                       # number of WriteLineReq accesses(hits+misses)
system.cpu23.dcache.WriteLineReq_accesses::total        14284                       # number of WriteLineReq accesses(hits+misses)
system.cpu23.dcache.WriteLineReq_miss_rate::.cpu23.data     0.953024                       # miss rate for WriteLineReq accesses
system.cpu23.dcache.WriteLineReq_miss_rate::total     0.953024                       # miss rate for WriteLineReq accesses
system.cpu23.dcache.LoadLockedReq_hits::.cpu23.data        50824                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total        50824                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_misses::.cpu23.data         1293                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total         1293                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_accesses::.cpu23.data        52117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total        52117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_miss_rate::.cpu23.data     0.024810                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.024810                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_hits::.cpu23.data        50498                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_hits::total        50498                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_misses::.cpu23.data          175                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_accesses::.cpu23.data        50673                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total        50673                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_miss_rate::.cpu23.data     0.003454                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total     0.003454                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.tags.tagsinuse         395.219167                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs           5163419                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs          122189                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs           42.257642                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle    3132780224592                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::.cpu23.data   395.219167                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::.cpu23.data     0.385956                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.385956                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses        10450619                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses       10450619                       # Number of data accesses
system.cpu22.numPwrStateTransitions              3843                       # Number of power state transitions
system.cpu22.pwrStateClkGateDist::samples         1908                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::mean   3637678051.759958                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::stdev  55363161288.427979                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::1000-5e+10         1900     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.69% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::2e+11-2.5e+11            3      0.16%     99.84% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::3.5e+11-4e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::total          1908                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateResidencyTicks::ON  140640127202                       # Cumulative time (in ticks) in various power states
system.cpu22.pwrStateResidencyTicks::CLK_GATED 6940689722758                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.demand_hits::.cpu22.inst     21280030                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total       21280030                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::.cpu22.inst     21280030                       # number of overall hits
system.cpu22.icache.overall_hits::total      21280030                       # number of overall hits
system.cpu22.icache.demand_misses::.cpu22.inst       289589                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total       289589                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::.cpu22.inst       289589                       # number of overall misses
system.cpu22.icache.overall_misses::total       289589                       # number of overall misses
system.cpu22.icache.demand_accesses::.cpu22.inst     21569619                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total     21569619                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::.cpu22.inst     21569619                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total     21569619                       # number of overall (read+write) accesses
system.cpu22.icache.demand_miss_rate::.cpu22.inst     0.013426                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.013426                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::.cpu22.inst     0.013426                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.013426                       # miss rate for overall accesses
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.writebacks::.writebacks       289065                       # number of writebacks
system.cpu22.icache.writebacks::total          289065                       # number of writebacks
system.cpu22.icache.replacements               289065                       # number of replacements
system.cpu22.icache.ReadReq_hits::.cpu22.inst     21280030                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total      21280030                       # number of ReadReq hits
system.cpu22.icache.ReadReq_misses::.cpu22.inst       289589                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total       289589                       # number of ReadReq misses
system.cpu22.icache.ReadReq_accesses::.cpu22.inst     21569619                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total     21569619                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_miss_rate::.cpu22.inst     0.013426                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.013426                       # miss rate for ReadReq accesses
system.cpu22.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.tags.tagsinuse         283.261668                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs          21569619                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs          289589                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs           74.483558                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle    3100529844768                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::.cpu22.inst   283.261668                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::.cpu22.inst     0.553245                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.553245                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses        43428827                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses       43428827                       # Number of data accesses
system.cpu22.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.demand_hits::.cpu22.data      7757994                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total        7757994                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::.cpu22.data      7838060                       # number of overall hits
system.cpu22.dcache.overall_hits::total       7838060                       # number of overall hits
system.cpu22.dcache.demand_misses::.cpu22.data       252580                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total       252580                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::.cpu22.data       263852                       # number of overall misses
system.cpu22.dcache.overall_misses::total       263852                       # number of overall misses
system.cpu22.dcache.demand_accesses::.cpu22.data      8010574                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total      8010574                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::.cpu22.data      8101912                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total      8101912                       # number of overall (read+write) accesses
system.cpu22.dcache.demand_miss_rate::.cpu22.data     0.031531                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.031531                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::.cpu22.data     0.032567                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.032567                       # miss rate for overall accesses
system.cpu22.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.dcache.writebacks::.writebacks        99838                       # number of writebacks
system.cpu22.dcache.writebacks::total           99838                       # number of writebacks
system.cpu22.dcache.replacements               222819                       # number of replacements
system.cpu22.dcache.ReadReq_hits::.cpu22.data      4652463                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total       4652463                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_misses::.cpu22.data       172206                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total       172206                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_accesses::.cpu22.data      4824669                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total      4824669                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_miss_rate::.cpu22.data     0.035693                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.035693                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_hits::.cpu22.data      3103823                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total      3103823                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_misses::.cpu22.data        53981                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total        53981                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_accesses::.cpu22.data      3157804                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total      3157804                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_miss_rate::.cpu22.data     0.017094                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.017094                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_hits::.cpu22.data          760                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total          760                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_misses::.cpu22.data         1503                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total         1503                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_accesses::.cpu22.data         2263                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total         2263                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_miss_rate::.cpu22.data     0.664163                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.664163                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFExReq_hits::.cpu22.data        79306                       # number of SoftPFExReq hits
system.cpu22.dcache.SoftPFExReq_hits::total        79306                       # number of SoftPFExReq hits
system.cpu22.dcache.SoftPFExReq_misses::.cpu22.data         9769                       # number of SoftPFExReq misses
system.cpu22.dcache.SoftPFExReq_misses::total         9769                       # number of SoftPFExReq misses
system.cpu22.dcache.SoftPFExReq_accesses::.cpu22.data        89075                       # number of SoftPFExReq accesses(hits+misses)
system.cpu22.dcache.SoftPFExReq_accesses::total        89075                       # number of SoftPFExReq accesses(hits+misses)
system.cpu22.dcache.SoftPFExReq_miss_rate::.cpu22.data     0.109672                       # miss rate for SoftPFExReq accesses
system.cpu22.dcache.SoftPFExReq_miss_rate::total     0.109672                       # miss rate for SoftPFExReq accesses
system.cpu22.dcache.WriteLineReq_hits::.cpu22.data         1708                       # number of WriteLineReq hits
system.cpu22.dcache.WriteLineReq_hits::total         1708                       # number of WriteLineReq hits
system.cpu22.dcache.WriteLineReq_misses::.cpu22.data        26393                       # number of WriteLineReq misses
system.cpu22.dcache.WriteLineReq_misses::total        26393                       # number of WriteLineReq misses
system.cpu22.dcache.WriteLineReq_accesses::.cpu22.data        28101                       # number of WriteLineReq accesses(hits+misses)
system.cpu22.dcache.WriteLineReq_accesses::total        28101                       # number of WriteLineReq accesses(hits+misses)
system.cpu22.dcache.WriteLineReq_miss_rate::.cpu22.data     0.939219                       # miss rate for WriteLineReq accesses
system.cpu22.dcache.WriteLineReq_miss_rate::total     0.939219                       # miss rate for WriteLineReq accesses
system.cpu22.dcache.LoadLockedReq_hits::.cpu22.data        99295                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_hits::total        99295                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_misses::.cpu22.data         1709                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total         1709                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_accesses::.cpu22.data       101004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total       101004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_miss_rate::.cpu22.data     0.016920                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total     0.016920                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_hits::.cpu22.data        99119                       # number of StoreCondReq hits
system.cpu22.dcache.StoreCondReq_hits::total        99119                       # number of StoreCondReq hits
system.cpu22.dcache.StoreCondReq_misses::.cpu22.data          191                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total          191                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_accesses::.cpu22.data        99310                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total        99310                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_miss_rate::.cpu22.data     0.001923                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total     0.001923                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.tags.tagsinuse         384.383229                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs           8334097                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs          245806                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           33.905181                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle    3100529872548                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::.cpu22.data   384.383229                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::.cpu22.data     0.375374                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.375374                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses        16916694                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses       16916694                       # Number of data accesses
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu00.inst            1929556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.data             887462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.dtb.walker        77059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.itb.walker       349975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.inst             136843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.data              25318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.dtb.walker         2447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.itb.walker        39727                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.inst             450472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.data             132802                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.dtb.walker        10063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.itb.walker       113080                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.inst             150417                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.data              43078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.dtb.walker         5893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.itb.walker        31917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.inst             275132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.data              93917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.dtb.walker         2463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.itb.walker        62979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.inst             292067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.data              69983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.dtb.walker         8876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.itb.walker        79368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.inst             246132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.data              83781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.dtb.walker         6247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.itb.walker        59057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.inst             186141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.data              57090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.dtb.walker         4047                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.itb.walker        33925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.inst            3084019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.data             767116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.dtb.walker       391060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.itb.walker       929353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.inst             314456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.data             126728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.dtb.walker        15594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.itb.walker        71728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.inst             533276                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.data             172383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.dtb.walker        18676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.itb.walker       103981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.inst             237203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.data              87894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.dtb.walker        15628                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.itb.walker        51340                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.inst             495272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.data             153386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.dtb.walker        28293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.itb.walker       115786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.inst             238518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.data              83688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.dtb.walker        11450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.itb.walker        51356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.inst             342836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.data             136963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.dtb.walker        16507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.itb.walker        83919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.inst             395022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.data             182028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.dtb.walker        21963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.itb.walker        88612                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.inst             289538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.data             115234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.dtb.walker        13337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.itb.walker        68180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.inst             961227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.data             256233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.dtb.walker        29106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.itb.walker       246857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.inst             212874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.data              83065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.dtb.walker         8448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.itb.walker        49969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.inst            1042747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.data             195432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.dtb.walker        50543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.itb.walker       342723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.inst             172908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.data              51560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.dtb.walker         5849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.itb.walker        37963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.inst             282052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.data             115859                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.dtb.walker        13754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.itb.walker        60437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.inst             276851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.data             125510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.dtb.walker        13460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.itb.walker        63043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.inst             175183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.data              59414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.dtb.walker         7646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.itb.walker        38249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.inst             247062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.data              77814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.dtb.walker        12329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.itb.walker        60477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.inst             159233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.data              58544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.dtb.walker         7552                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.itb.walker        33860                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.inst             148854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.data              59470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.dtb.walker         6918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.itb.walker        30376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.inst             175204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.data              65290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.dtb.walker         7672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.itb.walker        38431                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.inst             216626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.data              84731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.dtb.walker         3572                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.itb.walker        57334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.inst             119458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.data              31128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.dtb.walker         4357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.itb.walker        27580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.inst             140941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.data              38712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.dtb.walker         4747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.itb.walker        31890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.inst             184507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.data              43754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.dtb.walker         5829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.itb.walker        46909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.inst              97409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.data              20810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.dtb.walker         2313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.itb.walker        20790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.inst             112055                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.data              34837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.dtb.walker         4965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.itb.walker        23741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.inst             174374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.data              57650                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.dtb.walker         7635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.itb.walker        40179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.inst             248185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.data             101062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.dtb.walker        12918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.itb.walker        59071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.inst            1592218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.data             198045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.dtb.walker       107340                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.itb.walker       460522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.inst             200310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.data              80857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.dtb.walker          553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.itb.walker        28363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.inst             116349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.data              38797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.dtb.walker         4604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.itb.walker        25804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.inst             287998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.data              59001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.dtb.walker        13639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.itb.walker        83132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.inst             102815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.data              40770                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.dtb.walker         4952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.itb.walker        20639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.inst            1260096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.data             320050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.dtb.walker       134081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.itb.walker       425039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.inst             498088                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.data              88558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.dtb.walker        39626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.itb.walker       104930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.inst             430157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.data              92387                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.dtb.walker        35357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.itb.walker        98518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.inst             454076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.data             102748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.dtb.walker        36497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.itb.walker       122306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.inst             566401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.data             140039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.dtb.walker        47633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.itb.walker       153912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.inst              96218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.data              41266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.dtb.walker         4402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.itb.walker        20460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.inst             655147                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.data             172661                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.dtb.walker        43175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.itb.walker       178186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.inst             191697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.data              55063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.dtb.walker        13937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.itb.walker        44569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.inst             103290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.data              29717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.dtb.walker         4519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.itb.walker        21556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.inst              75591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.data              24282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.dtb.walker         3313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.itb.walker        15620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.inst              90196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.data              35141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.dtb.walker         4569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.itb.walker        18150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.inst              97816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.data              28266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.dtb.walker         4450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.itb.walker        18680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.inst              43583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.data              13975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.dtb.walker         1514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.itb.walker         7809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.inst             103004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.data              35333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.dtb.walker         4141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.itb.walker        22618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.inst              92411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.data              29121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.dtb.walker         4829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.itb.walker        19780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.inst              65662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.data              25944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.dtb.walker         2884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.itb.walker        12432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.inst             213488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.data              53139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.dtb.walker         8801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.itb.walker        54792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.inst             241606                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.data              61551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.dtb.walker        19816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.itb.walker        62405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.inst              84419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.data              22590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.dtb.walker         3323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.itb.walker        19516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.inst             195501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.data              58006                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.dtb.walker         5314                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.itb.walker        35822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.inst             486332                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.data             105541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.dtb.walker        39681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.itb.walker       136949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.inst             201430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.data              44834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.dtb.walker         6486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.itb.walker        54626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.inst             137354                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.data              30768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.dtb.walker         9843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.itb.walker        35682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.inst              76291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.data              25699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.dtb.walker         4125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.itb.walker        16515                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37774183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu00.inst           1929556                       # number of overall hits
system.l2.overall_hits::.cpu00.data            887462                       # number of overall hits
system.l2.overall_hits::.cpu00.dtb.walker        77059                       # number of overall hits
system.l2.overall_hits::.cpu00.itb.walker       349975                       # number of overall hits
system.l2.overall_hits::.cpu01.inst            136843                       # number of overall hits
system.l2.overall_hits::.cpu01.data             25318                       # number of overall hits
system.l2.overall_hits::.cpu01.dtb.walker         2447                       # number of overall hits
system.l2.overall_hits::.cpu01.itb.walker        39727                       # number of overall hits
system.l2.overall_hits::.cpu02.inst            450472                       # number of overall hits
system.l2.overall_hits::.cpu02.data            132802                       # number of overall hits
system.l2.overall_hits::.cpu02.dtb.walker        10063                       # number of overall hits
system.l2.overall_hits::.cpu02.itb.walker       113080                       # number of overall hits
system.l2.overall_hits::.cpu03.inst            150417                       # number of overall hits
system.l2.overall_hits::.cpu03.data             43078                       # number of overall hits
system.l2.overall_hits::.cpu03.dtb.walker         5893                       # number of overall hits
system.l2.overall_hits::.cpu03.itb.walker        31917                       # number of overall hits
system.l2.overall_hits::.cpu04.inst            275132                       # number of overall hits
system.l2.overall_hits::.cpu04.data             93917                       # number of overall hits
system.l2.overall_hits::.cpu04.dtb.walker         2463                       # number of overall hits
system.l2.overall_hits::.cpu04.itb.walker        62979                       # number of overall hits
system.l2.overall_hits::.cpu05.inst            292067                       # number of overall hits
system.l2.overall_hits::.cpu05.data             69983                       # number of overall hits
system.l2.overall_hits::.cpu05.dtb.walker         8876                       # number of overall hits
system.l2.overall_hits::.cpu05.itb.walker        79368                       # number of overall hits
system.l2.overall_hits::.cpu06.inst            246132                       # number of overall hits
system.l2.overall_hits::.cpu06.data             83781                       # number of overall hits
system.l2.overall_hits::.cpu06.dtb.walker         6247                       # number of overall hits
system.l2.overall_hits::.cpu06.itb.walker        59057                       # number of overall hits
system.l2.overall_hits::.cpu07.inst            186141                       # number of overall hits
system.l2.overall_hits::.cpu07.data             57090                       # number of overall hits
system.l2.overall_hits::.cpu07.dtb.walker         4047                       # number of overall hits
system.l2.overall_hits::.cpu07.itb.walker        33925                       # number of overall hits
system.l2.overall_hits::.cpu08.inst           3084019                       # number of overall hits
system.l2.overall_hits::.cpu08.data            767116                       # number of overall hits
system.l2.overall_hits::.cpu08.dtb.walker       391060                       # number of overall hits
system.l2.overall_hits::.cpu08.itb.walker       929353                       # number of overall hits
system.l2.overall_hits::.cpu09.inst            314456                       # number of overall hits
system.l2.overall_hits::.cpu09.data            126728                       # number of overall hits
system.l2.overall_hits::.cpu09.dtb.walker        15594                       # number of overall hits
system.l2.overall_hits::.cpu09.itb.walker        71728                       # number of overall hits
system.l2.overall_hits::.cpu10.inst            533276                       # number of overall hits
system.l2.overall_hits::.cpu10.data            172383                       # number of overall hits
system.l2.overall_hits::.cpu10.dtb.walker        18676                       # number of overall hits
system.l2.overall_hits::.cpu10.itb.walker       103981                       # number of overall hits
system.l2.overall_hits::.cpu11.inst            237203                       # number of overall hits
system.l2.overall_hits::.cpu11.data             87894                       # number of overall hits
system.l2.overall_hits::.cpu11.dtb.walker        15628                       # number of overall hits
system.l2.overall_hits::.cpu11.itb.walker        51340                       # number of overall hits
system.l2.overall_hits::.cpu12.inst            495272                       # number of overall hits
system.l2.overall_hits::.cpu12.data            153386                       # number of overall hits
system.l2.overall_hits::.cpu12.dtb.walker        28293                       # number of overall hits
system.l2.overall_hits::.cpu12.itb.walker       115786                       # number of overall hits
system.l2.overall_hits::.cpu13.inst            238518                       # number of overall hits
system.l2.overall_hits::.cpu13.data             83688                       # number of overall hits
system.l2.overall_hits::.cpu13.dtb.walker        11450                       # number of overall hits
system.l2.overall_hits::.cpu13.itb.walker        51356                       # number of overall hits
system.l2.overall_hits::.cpu14.inst            342836                       # number of overall hits
system.l2.overall_hits::.cpu14.data            136963                       # number of overall hits
system.l2.overall_hits::.cpu14.dtb.walker        16507                       # number of overall hits
system.l2.overall_hits::.cpu14.itb.walker        83919                       # number of overall hits
system.l2.overall_hits::.cpu15.inst            395022                       # number of overall hits
system.l2.overall_hits::.cpu15.data            182028                       # number of overall hits
system.l2.overall_hits::.cpu15.dtb.walker        21963                       # number of overall hits
system.l2.overall_hits::.cpu15.itb.walker        88612                       # number of overall hits
system.l2.overall_hits::.cpu16.inst            289538                       # number of overall hits
system.l2.overall_hits::.cpu16.data            115234                       # number of overall hits
system.l2.overall_hits::.cpu16.dtb.walker        13337                       # number of overall hits
system.l2.overall_hits::.cpu16.itb.walker        68180                       # number of overall hits
system.l2.overall_hits::.cpu17.inst            961227                       # number of overall hits
system.l2.overall_hits::.cpu17.data            256233                       # number of overall hits
system.l2.overall_hits::.cpu17.dtb.walker        29106                       # number of overall hits
system.l2.overall_hits::.cpu17.itb.walker       246857                       # number of overall hits
system.l2.overall_hits::.cpu18.inst            212874                       # number of overall hits
system.l2.overall_hits::.cpu18.data             83065                       # number of overall hits
system.l2.overall_hits::.cpu18.dtb.walker         8448                       # number of overall hits
system.l2.overall_hits::.cpu18.itb.walker        49969                       # number of overall hits
system.l2.overall_hits::.cpu19.inst           1042747                       # number of overall hits
system.l2.overall_hits::.cpu19.data            195432                       # number of overall hits
system.l2.overall_hits::.cpu19.dtb.walker        50543                       # number of overall hits
system.l2.overall_hits::.cpu19.itb.walker       342723                       # number of overall hits
system.l2.overall_hits::.cpu20.inst            172908                       # number of overall hits
system.l2.overall_hits::.cpu20.data             51560                       # number of overall hits
system.l2.overall_hits::.cpu20.dtb.walker         5849                       # number of overall hits
system.l2.overall_hits::.cpu20.itb.walker        37963                       # number of overall hits
system.l2.overall_hits::.cpu21.inst            282052                       # number of overall hits
system.l2.overall_hits::.cpu21.data            115859                       # number of overall hits
system.l2.overall_hits::.cpu21.dtb.walker        13754                       # number of overall hits
system.l2.overall_hits::.cpu21.itb.walker        60437                       # number of overall hits
system.l2.overall_hits::.cpu22.inst            276851                       # number of overall hits
system.l2.overall_hits::.cpu22.data            125510                       # number of overall hits
system.l2.overall_hits::.cpu22.dtb.walker        13460                       # number of overall hits
system.l2.overall_hits::.cpu22.itb.walker        63043                       # number of overall hits
system.l2.overall_hits::.cpu23.inst            175183                       # number of overall hits
system.l2.overall_hits::.cpu23.data             59414                       # number of overall hits
system.l2.overall_hits::.cpu23.dtb.walker         7646                       # number of overall hits
system.l2.overall_hits::.cpu23.itb.walker        38249                       # number of overall hits
system.l2.overall_hits::.cpu24.inst            247062                       # number of overall hits
system.l2.overall_hits::.cpu24.data             77814                       # number of overall hits
system.l2.overall_hits::.cpu24.dtb.walker        12329                       # number of overall hits
system.l2.overall_hits::.cpu24.itb.walker        60477                       # number of overall hits
system.l2.overall_hits::.cpu25.inst            159233                       # number of overall hits
system.l2.overall_hits::.cpu25.data             58544                       # number of overall hits
system.l2.overall_hits::.cpu25.dtb.walker         7552                       # number of overall hits
system.l2.overall_hits::.cpu25.itb.walker        33860                       # number of overall hits
system.l2.overall_hits::.cpu26.inst            148854                       # number of overall hits
system.l2.overall_hits::.cpu26.data             59470                       # number of overall hits
system.l2.overall_hits::.cpu26.dtb.walker         6918                       # number of overall hits
system.l2.overall_hits::.cpu26.itb.walker        30376                       # number of overall hits
system.l2.overall_hits::.cpu27.inst            175204                       # number of overall hits
system.l2.overall_hits::.cpu27.data             65290                       # number of overall hits
system.l2.overall_hits::.cpu27.dtb.walker         7672                       # number of overall hits
system.l2.overall_hits::.cpu27.itb.walker        38431                       # number of overall hits
system.l2.overall_hits::.cpu28.inst            216626                       # number of overall hits
system.l2.overall_hits::.cpu28.data             84731                       # number of overall hits
system.l2.overall_hits::.cpu28.dtb.walker         3572                       # number of overall hits
system.l2.overall_hits::.cpu28.itb.walker        57334                       # number of overall hits
system.l2.overall_hits::.cpu29.inst            119458                       # number of overall hits
system.l2.overall_hits::.cpu29.data             31128                       # number of overall hits
system.l2.overall_hits::.cpu29.dtb.walker         4357                       # number of overall hits
system.l2.overall_hits::.cpu29.itb.walker        27580                       # number of overall hits
system.l2.overall_hits::.cpu30.inst            140941                       # number of overall hits
system.l2.overall_hits::.cpu30.data             38712                       # number of overall hits
system.l2.overall_hits::.cpu30.dtb.walker         4747                       # number of overall hits
system.l2.overall_hits::.cpu30.itb.walker        31890                       # number of overall hits
system.l2.overall_hits::.cpu31.inst            184507                       # number of overall hits
system.l2.overall_hits::.cpu31.data             43754                       # number of overall hits
system.l2.overall_hits::.cpu31.dtb.walker         5829                       # number of overall hits
system.l2.overall_hits::.cpu31.itb.walker        46909                       # number of overall hits
system.l2.overall_hits::.cpu32.inst             97409                       # number of overall hits
system.l2.overall_hits::.cpu32.data             20810                       # number of overall hits
system.l2.overall_hits::.cpu32.dtb.walker         2313                       # number of overall hits
system.l2.overall_hits::.cpu32.itb.walker        20790                       # number of overall hits
system.l2.overall_hits::.cpu33.inst            112055                       # number of overall hits
system.l2.overall_hits::.cpu33.data             34837                       # number of overall hits
system.l2.overall_hits::.cpu33.dtb.walker         4965                       # number of overall hits
system.l2.overall_hits::.cpu33.itb.walker        23741                       # number of overall hits
system.l2.overall_hits::.cpu34.inst            174374                       # number of overall hits
system.l2.overall_hits::.cpu34.data             57650                       # number of overall hits
system.l2.overall_hits::.cpu34.dtb.walker         7635                       # number of overall hits
system.l2.overall_hits::.cpu34.itb.walker        40179                       # number of overall hits
system.l2.overall_hits::.cpu35.inst            248185                       # number of overall hits
system.l2.overall_hits::.cpu35.data            101062                       # number of overall hits
system.l2.overall_hits::.cpu35.dtb.walker        12918                       # number of overall hits
system.l2.overall_hits::.cpu35.itb.walker        59071                       # number of overall hits
system.l2.overall_hits::.cpu36.inst           1592218                       # number of overall hits
system.l2.overall_hits::.cpu36.data            198045                       # number of overall hits
system.l2.overall_hits::.cpu36.dtb.walker       107340                       # number of overall hits
system.l2.overall_hits::.cpu36.itb.walker       460522                       # number of overall hits
system.l2.overall_hits::.cpu37.inst            200310                       # number of overall hits
system.l2.overall_hits::.cpu37.data             80857                       # number of overall hits
system.l2.overall_hits::.cpu37.dtb.walker          553                       # number of overall hits
system.l2.overall_hits::.cpu37.itb.walker        28363                       # number of overall hits
system.l2.overall_hits::.cpu38.inst            116349                       # number of overall hits
system.l2.overall_hits::.cpu38.data             38797                       # number of overall hits
system.l2.overall_hits::.cpu38.dtb.walker         4604                       # number of overall hits
system.l2.overall_hits::.cpu38.itb.walker        25804                       # number of overall hits
system.l2.overall_hits::.cpu39.inst            287998                       # number of overall hits
system.l2.overall_hits::.cpu39.data             59001                       # number of overall hits
system.l2.overall_hits::.cpu39.dtb.walker        13639                       # number of overall hits
system.l2.overall_hits::.cpu39.itb.walker        83132                       # number of overall hits
system.l2.overall_hits::.cpu40.inst            102815                       # number of overall hits
system.l2.overall_hits::.cpu40.data             40770                       # number of overall hits
system.l2.overall_hits::.cpu40.dtb.walker         4952                       # number of overall hits
system.l2.overall_hits::.cpu40.itb.walker        20639                       # number of overall hits
system.l2.overall_hits::.cpu41.inst           1260096                       # number of overall hits
system.l2.overall_hits::.cpu41.data            320050                       # number of overall hits
system.l2.overall_hits::.cpu41.dtb.walker       134081                       # number of overall hits
system.l2.overall_hits::.cpu41.itb.walker       425039                       # number of overall hits
system.l2.overall_hits::.cpu42.inst            498088                       # number of overall hits
system.l2.overall_hits::.cpu42.data             88558                       # number of overall hits
system.l2.overall_hits::.cpu42.dtb.walker        39626                       # number of overall hits
system.l2.overall_hits::.cpu42.itb.walker       104930                       # number of overall hits
system.l2.overall_hits::.cpu43.inst            430157                       # number of overall hits
system.l2.overall_hits::.cpu43.data             92387                       # number of overall hits
system.l2.overall_hits::.cpu43.dtb.walker        35357                       # number of overall hits
system.l2.overall_hits::.cpu43.itb.walker        98518                       # number of overall hits
system.l2.overall_hits::.cpu44.inst            454076                       # number of overall hits
system.l2.overall_hits::.cpu44.data            102748                       # number of overall hits
system.l2.overall_hits::.cpu44.dtb.walker        36497                       # number of overall hits
system.l2.overall_hits::.cpu44.itb.walker       122306                       # number of overall hits
system.l2.overall_hits::.cpu45.inst            566401                       # number of overall hits
system.l2.overall_hits::.cpu45.data            140039                       # number of overall hits
system.l2.overall_hits::.cpu45.dtb.walker        47633                       # number of overall hits
system.l2.overall_hits::.cpu45.itb.walker       153912                       # number of overall hits
system.l2.overall_hits::.cpu46.inst             96218                       # number of overall hits
system.l2.overall_hits::.cpu46.data             41266                       # number of overall hits
system.l2.overall_hits::.cpu46.dtb.walker         4402                       # number of overall hits
system.l2.overall_hits::.cpu46.itb.walker        20460                       # number of overall hits
system.l2.overall_hits::.cpu47.inst            655147                       # number of overall hits
system.l2.overall_hits::.cpu47.data            172661                       # number of overall hits
system.l2.overall_hits::.cpu47.dtb.walker        43175                       # number of overall hits
system.l2.overall_hits::.cpu47.itb.walker       178186                       # number of overall hits
system.l2.overall_hits::.cpu48.inst            191697                       # number of overall hits
system.l2.overall_hits::.cpu48.data             55063                       # number of overall hits
system.l2.overall_hits::.cpu48.dtb.walker        13937                       # number of overall hits
system.l2.overall_hits::.cpu48.itb.walker        44569                       # number of overall hits
system.l2.overall_hits::.cpu49.inst            103290                       # number of overall hits
system.l2.overall_hits::.cpu49.data             29717                       # number of overall hits
system.l2.overall_hits::.cpu49.dtb.walker         4519                       # number of overall hits
system.l2.overall_hits::.cpu49.itb.walker        21556                       # number of overall hits
system.l2.overall_hits::.cpu50.inst             75591                       # number of overall hits
system.l2.overall_hits::.cpu50.data             24282                       # number of overall hits
system.l2.overall_hits::.cpu50.dtb.walker         3313                       # number of overall hits
system.l2.overall_hits::.cpu50.itb.walker        15620                       # number of overall hits
system.l2.overall_hits::.cpu51.inst             90196                       # number of overall hits
system.l2.overall_hits::.cpu51.data             35141                       # number of overall hits
system.l2.overall_hits::.cpu51.dtb.walker         4569                       # number of overall hits
system.l2.overall_hits::.cpu51.itb.walker        18150                       # number of overall hits
system.l2.overall_hits::.cpu52.inst             97816                       # number of overall hits
system.l2.overall_hits::.cpu52.data             28266                       # number of overall hits
system.l2.overall_hits::.cpu52.dtb.walker         4450                       # number of overall hits
system.l2.overall_hits::.cpu52.itb.walker        18680                       # number of overall hits
system.l2.overall_hits::.cpu53.inst             43583                       # number of overall hits
system.l2.overall_hits::.cpu53.data             13975                       # number of overall hits
system.l2.overall_hits::.cpu53.dtb.walker         1514                       # number of overall hits
system.l2.overall_hits::.cpu53.itb.walker         7809                       # number of overall hits
system.l2.overall_hits::.cpu54.inst            103004                       # number of overall hits
system.l2.overall_hits::.cpu54.data             35333                       # number of overall hits
system.l2.overall_hits::.cpu54.dtb.walker         4141                       # number of overall hits
system.l2.overall_hits::.cpu54.itb.walker        22618                       # number of overall hits
system.l2.overall_hits::.cpu55.inst             92411                       # number of overall hits
system.l2.overall_hits::.cpu55.data             29121                       # number of overall hits
system.l2.overall_hits::.cpu55.dtb.walker         4829                       # number of overall hits
system.l2.overall_hits::.cpu55.itb.walker        19780                       # number of overall hits
system.l2.overall_hits::.cpu56.inst             65662                       # number of overall hits
system.l2.overall_hits::.cpu56.data             25944                       # number of overall hits
system.l2.overall_hits::.cpu56.dtb.walker         2884                       # number of overall hits
system.l2.overall_hits::.cpu56.itb.walker        12432                       # number of overall hits
system.l2.overall_hits::.cpu57.inst            213488                       # number of overall hits
system.l2.overall_hits::.cpu57.data             53139                       # number of overall hits
system.l2.overall_hits::.cpu57.dtb.walker         8801                       # number of overall hits
system.l2.overall_hits::.cpu57.itb.walker        54792                       # number of overall hits
system.l2.overall_hits::.cpu58.inst            241606                       # number of overall hits
system.l2.overall_hits::.cpu58.data             61551                       # number of overall hits
system.l2.overall_hits::.cpu58.dtb.walker        19816                       # number of overall hits
system.l2.overall_hits::.cpu58.itb.walker        62405                       # number of overall hits
system.l2.overall_hits::.cpu59.inst             84419                       # number of overall hits
system.l2.overall_hits::.cpu59.data             22590                       # number of overall hits
system.l2.overall_hits::.cpu59.dtb.walker         3323                       # number of overall hits
system.l2.overall_hits::.cpu59.itb.walker        19516                       # number of overall hits
system.l2.overall_hits::.cpu60.inst            195501                       # number of overall hits
system.l2.overall_hits::.cpu60.data             58006                       # number of overall hits
system.l2.overall_hits::.cpu60.dtb.walker         5314                       # number of overall hits
system.l2.overall_hits::.cpu60.itb.walker        35822                       # number of overall hits
system.l2.overall_hits::.cpu61.inst            486332                       # number of overall hits
system.l2.overall_hits::.cpu61.data            105541                       # number of overall hits
system.l2.overall_hits::.cpu61.dtb.walker        39681                       # number of overall hits
system.l2.overall_hits::.cpu61.itb.walker       136949                       # number of overall hits
system.l2.overall_hits::.cpu62.inst            201430                       # number of overall hits
system.l2.overall_hits::.cpu62.data             44834                       # number of overall hits
system.l2.overall_hits::.cpu62.dtb.walker         6486                       # number of overall hits
system.l2.overall_hits::.cpu62.itb.walker        54626                       # number of overall hits
system.l2.overall_hits::.cpu63.inst            137354                       # number of overall hits
system.l2.overall_hits::.cpu63.data             30768                       # number of overall hits
system.l2.overall_hits::.cpu63.dtb.walker         9843                       # number of overall hits
system.l2.overall_hits::.cpu63.itb.walker        35682                       # number of overall hits
system.l2.overall_hits::.cpu64.inst             76291                       # number of overall hits
system.l2.overall_hits::.cpu64.data             25699                       # number of overall hits
system.l2.overall_hits::.cpu64.dtb.walker         4125                       # number of overall hits
system.l2.overall_hits::.cpu64.itb.walker        16515                       # number of overall hits
system.l2.overall_hits::total                37774183                       # number of overall hits
system.l2.demand_misses::.cpu00.inst            32299                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.data          9232027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.dtb.walker         1583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.itb.walker          651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.inst             2657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.data            11037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.dtb.walker           56                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.itb.walker           48                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.inst             3274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.data            42736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.dtb.walker          261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.itb.walker          254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.inst             6404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.data            21723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.dtb.walker          158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.itb.walker          108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.inst             1279                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.data            27126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.inst             9052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.data            33863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.dtb.walker          178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.itb.walker          162                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.inst            10816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.data            38419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.dtb.walker          154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.itb.walker          129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.inst             4694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.data            20353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.itb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.inst           120437                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.data           353698                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.dtb.walker         2084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.itb.walker         1832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.inst            21955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.data            70181                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.dtb.walker          196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.itb.walker          156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.inst            19550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.data            68923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.dtb.walker          218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.itb.walker          209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.inst            15096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.data            62680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.dtb.walker          241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.itb.walker          171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.inst            18743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.data            68736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.dtb.walker          235                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.itb.walker          162                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.inst            10900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.data            38414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.dtb.walker          176                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.itb.walker           79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.inst            16799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.data            56852                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.dtb.walker          184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.itb.walker          142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.inst            22378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.data            79359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.dtb.walker          238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.itb.walker          169                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.inst            14393                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.data            50343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.dtb.walker          160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.itb.walker           64                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.inst            18468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.data           106773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.dtb.walker          313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.itb.walker           85                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.inst             9037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.data            37284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.dtb.walker           81                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.itb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.inst            32899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.data            65831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.dtb.walker          770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.itb.walker         1204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.inst             6114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.data            19182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.dtb.walker           84                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.itb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.inst            12360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.data            60835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.dtb.walker          199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.itb.walker          154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.inst            12738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.data            56988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.dtb.walker          184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.itb.walker          120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.inst             6738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.data            23161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.dtb.walker          157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.itb.walker          134                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.inst             8003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.data            36668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.dtb.walker          211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.itb.walker          185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.inst             6563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.data            29181                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.dtb.walker          117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.itb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.inst             5169                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.data            23403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.dtb.walker           94                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.itb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.inst             9433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.data            29792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.dtb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.itb.walker           40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.inst             3223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.data            25472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.dtb.walker           83                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.itb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.inst             5210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.data            25963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.dtb.walker          118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.itb.walker           99                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.inst             4794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.data            14766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.dtb.walker           83                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.itb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.inst             4545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.data            17453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.dtb.walker          114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.itb.walker           60                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.inst             1836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.data             8375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.dtb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.itb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.inst             5937                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.data            22471                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.dtb.walker          133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.itb.walker           74                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.inst            12893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.data            40235                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.dtb.walker          178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.itb.walker           92                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.inst            13437                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.data            50389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.dtb.walker          173                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.itb.walker           86                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.inst            33769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.data            38235                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.dtb.walker         1156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.itb.walker         1565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.inst             6942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.data            18359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.inst             4401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.data            15163                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.dtb.walker          118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.itb.walker           79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.inst             6858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.data            34988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.dtb.walker          361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.itb.walker          292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.inst             6152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.data            17791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.dtb.walker           96                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.itb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.inst            15899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.data           118229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.dtb.walker          970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.itb.walker          533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.inst            14509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.data            33145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.dtb.walker          606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.itb.walker          379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.inst             8171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.data            37791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.dtb.walker          533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.itb.walker          426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.inst             4531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.data            34704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.dtb.walker          806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.itb.walker          601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.inst             7517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.data            45994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.dtb.walker          918                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.itb.walker          730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.inst             2966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.data             8351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.dtb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.inst            11117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.data            48424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.dtb.walker          687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.itb.walker          673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.inst             7381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.data            27759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.dtb.walker          267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.itb.walker          284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.inst             6075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.data            17367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.dtb.walker           93                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.itb.walker           69                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.inst             5252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.data            21516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.dtb.walker           95                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.itb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.inst             5115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.data            14191                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.dtb.walker           77                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.itb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.inst             6960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.data            18942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.dtb.walker          115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.itb.walker          130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.inst             1623                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.data             3309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.inst             2912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.data            13758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.dtb.walker           40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.itb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.inst             4458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.data            16073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.dtb.walker           86                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.itb.walker           77                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.inst             2048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.data             6641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.dtb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.inst             8119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.data            30893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.dtb.walker          236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.itb.walker          200                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.inst             4562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.data            29316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.dtb.walker          388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.itb.walker          358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.inst             4008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.data            16000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.dtb.walker           74                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.itb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.inst             8872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.data            22137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.dtb.walker          102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.itb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.inst             3339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.data            30490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.dtb.walker          576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.itb.walker          442                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.inst             5275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.data            21671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.dtb.walker          177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.itb.walker          187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.inst             1471                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.data            16496                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.dtb.walker          218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.itb.walker          219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.inst             1515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.data            12083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.dtb.walker           98                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.itb.walker           81                       # number of demand (read+write) misses
system.l2.demand_misses::total               12485463                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu00.inst           32299                       # number of overall misses
system.l2.overall_misses::.cpu00.data         9232027                       # number of overall misses
system.l2.overall_misses::.cpu00.dtb.walker         1583                       # number of overall misses
system.l2.overall_misses::.cpu00.itb.walker          651                       # number of overall misses
system.l2.overall_misses::.cpu01.inst            2657                       # number of overall misses
system.l2.overall_misses::.cpu01.data           11037                       # number of overall misses
system.l2.overall_misses::.cpu01.dtb.walker           56                       # number of overall misses
system.l2.overall_misses::.cpu01.itb.walker           48                       # number of overall misses
system.l2.overall_misses::.cpu02.inst            3274                       # number of overall misses
system.l2.overall_misses::.cpu02.data           42736                       # number of overall misses
system.l2.overall_misses::.cpu02.dtb.walker          261                       # number of overall misses
system.l2.overall_misses::.cpu02.itb.walker          254                       # number of overall misses
system.l2.overall_misses::.cpu03.inst            6404                       # number of overall misses
system.l2.overall_misses::.cpu03.data           21723                       # number of overall misses
system.l2.overall_misses::.cpu03.dtb.walker          158                       # number of overall misses
system.l2.overall_misses::.cpu03.itb.walker          108                       # number of overall misses
system.l2.overall_misses::.cpu04.inst            1279                       # number of overall misses
system.l2.overall_misses::.cpu04.data           27126                       # number of overall misses
system.l2.overall_misses::.cpu04.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::.cpu04.itb.walker            1                       # number of overall misses
system.l2.overall_misses::.cpu05.inst            9052                       # number of overall misses
system.l2.overall_misses::.cpu05.data           33863                       # number of overall misses
system.l2.overall_misses::.cpu05.dtb.walker          178                       # number of overall misses
system.l2.overall_misses::.cpu05.itb.walker          162                       # number of overall misses
system.l2.overall_misses::.cpu06.inst           10816                       # number of overall misses
system.l2.overall_misses::.cpu06.data           38419                       # number of overall misses
system.l2.overall_misses::.cpu06.dtb.walker          154                       # number of overall misses
system.l2.overall_misses::.cpu06.itb.walker          129                       # number of overall misses
system.l2.overall_misses::.cpu07.inst            4694                       # number of overall misses
system.l2.overall_misses::.cpu07.data           20353                       # number of overall misses
system.l2.overall_misses::.cpu07.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::.cpu07.itb.walker           42                       # number of overall misses
system.l2.overall_misses::.cpu08.inst          120437                       # number of overall misses
system.l2.overall_misses::.cpu08.data          353698                       # number of overall misses
system.l2.overall_misses::.cpu08.dtb.walker         2084                       # number of overall misses
system.l2.overall_misses::.cpu08.itb.walker         1832                       # number of overall misses
system.l2.overall_misses::.cpu09.inst           21955                       # number of overall misses
system.l2.overall_misses::.cpu09.data           70181                       # number of overall misses
system.l2.overall_misses::.cpu09.dtb.walker          196                       # number of overall misses
system.l2.overall_misses::.cpu09.itb.walker          156                       # number of overall misses
system.l2.overall_misses::.cpu10.inst           19550                       # number of overall misses
system.l2.overall_misses::.cpu10.data           68923                       # number of overall misses
system.l2.overall_misses::.cpu10.dtb.walker          218                       # number of overall misses
system.l2.overall_misses::.cpu10.itb.walker          209                       # number of overall misses
system.l2.overall_misses::.cpu11.inst           15096                       # number of overall misses
system.l2.overall_misses::.cpu11.data           62680                       # number of overall misses
system.l2.overall_misses::.cpu11.dtb.walker          241                       # number of overall misses
system.l2.overall_misses::.cpu11.itb.walker          171                       # number of overall misses
system.l2.overall_misses::.cpu12.inst           18743                       # number of overall misses
system.l2.overall_misses::.cpu12.data           68736                       # number of overall misses
system.l2.overall_misses::.cpu12.dtb.walker          235                       # number of overall misses
system.l2.overall_misses::.cpu12.itb.walker          162                       # number of overall misses
system.l2.overall_misses::.cpu13.inst           10900                       # number of overall misses
system.l2.overall_misses::.cpu13.data           38414                       # number of overall misses
system.l2.overall_misses::.cpu13.dtb.walker          176                       # number of overall misses
system.l2.overall_misses::.cpu13.itb.walker           79                       # number of overall misses
system.l2.overall_misses::.cpu14.inst           16799                       # number of overall misses
system.l2.overall_misses::.cpu14.data           56852                       # number of overall misses
system.l2.overall_misses::.cpu14.dtb.walker          184                       # number of overall misses
system.l2.overall_misses::.cpu14.itb.walker          142                       # number of overall misses
system.l2.overall_misses::.cpu15.inst           22378                       # number of overall misses
system.l2.overall_misses::.cpu15.data           79359                       # number of overall misses
system.l2.overall_misses::.cpu15.dtb.walker          238                       # number of overall misses
system.l2.overall_misses::.cpu15.itb.walker          169                       # number of overall misses
system.l2.overall_misses::.cpu16.inst           14393                       # number of overall misses
system.l2.overall_misses::.cpu16.data           50343                       # number of overall misses
system.l2.overall_misses::.cpu16.dtb.walker          160                       # number of overall misses
system.l2.overall_misses::.cpu16.itb.walker           64                       # number of overall misses
system.l2.overall_misses::.cpu17.inst           18468                       # number of overall misses
system.l2.overall_misses::.cpu17.data          106773                       # number of overall misses
system.l2.overall_misses::.cpu17.dtb.walker          313                       # number of overall misses
system.l2.overall_misses::.cpu17.itb.walker           85                       # number of overall misses
system.l2.overall_misses::.cpu18.inst            9037                       # number of overall misses
system.l2.overall_misses::.cpu18.data           37284                       # number of overall misses
system.l2.overall_misses::.cpu18.dtb.walker           81                       # number of overall misses
system.l2.overall_misses::.cpu18.itb.walker           30                       # number of overall misses
system.l2.overall_misses::.cpu19.inst           32899                       # number of overall misses
system.l2.overall_misses::.cpu19.data           65831                       # number of overall misses
system.l2.overall_misses::.cpu19.dtb.walker          770                       # number of overall misses
system.l2.overall_misses::.cpu19.itb.walker         1204                       # number of overall misses
system.l2.overall_misses::.cpu20.inst            6114                       # number of overall misses
system.l2.overall_misses::.cpu20.data           19182                       # number of overall misses
system.l2.overall_misses::.cpu20.dtb.walker           84                       # number of overall misses
system.l2.overall_misses::.cpu20.itb.walker           19                       # number of overall misses
system.l2.overall_misses::.cpu21.inst           12360                       # number of overall misses
system.l2.overall_misses::.cpu21.data           60835                       # number of overall misses
system.l2.overall_misses::.cpu21.dtb.walker          199                       # number of overall misses
system.l2.overall_misses::.cpu21.itb.walker          154                       # number of overall misses
system.l2.overall_misses::.cpu22.inst           12738                       # number of overall misses
system.l2.overall_misses::.cpu22.data           56988                       # number of overall misses
system.l2.overall_misses::.cpu22.dtb.walker          184                       # number of overall misses
system.l2.overall_misses::.cpu22.itb.walker          120                       # number of overall misses
system.l2.overall_misses::.cpu23.inst            6738                       # number of overall misses
system.l2.overall_misses::.cpu23.data           23161                       # number of overall misses
system.l2.overall_misses::.cpu23.dtb.walker          157                       # number of overall misses
system.l2.overall_misses::.cpu23.itb.walker          134                       # number of overall misses
system.l2.overall_misses::.cpu24.inst            8003                       # number of overall misses
system.l2.overall_misses::.cpu24.data           36668                       # number of overall misses
system.l2.overall_misses::.cpu24.dtb.walker          211                       # number of overall misses
system.l2.overall_misses::.cpu24.itb.walker          185                       # number of overall misses
system.l2.overall_misses::.cpu25.inst            6563                       # number of overall misses
system.l2.overall_misses::.cpu25.data           29181                       # number of overall misses
system.l2.overall_misses::.cpu25.dtb.walker          117                       # number of overall misses
system.l2.overall_misses::.cpu25.itb.walker           54                       # number of overall misses
system.l2.overall_misses::.cpu26.inst            5169                       # number of overall misses
system.l2.overall_misses::.cpu26.data           23403                       # number of overall misses
system.l2.overall_misses::.cpu26.dtb.walker           94                       # number of overall misses
system.l2.overall_misses::.cpu26.itb.walker           80                       # number of overall misses
system.l2.overall_misses::.cpu27.inst            9433                       # number of overall misses
system.l2.overall_misses::.cpu27.data           29792                       # number of overall misses
system.l2.overall_misses::.cpu27.dtb.walker           90                       # number of overall misses
system.l2.overall_misses::.cpu27.itb.walker           40                       # number of overall misses
system.l2.overall_misses::.cpu28.inst            3223                       # number of overall misses
system.l2.overall_misses::.cpu28.data           25472                       # number of overall misses
system.l2.overall_misses::.cpu28.dtb.walker           83                       # number of overall misses
system.l2.overall_misses::.cpu28.itb.walker           37                       # number of overall misses
system.l2.overall_misses::.cpu29.inst            5210                       # number of overall misses
system.l2.overall_misses::.cpu29.data           25963                       # number of overall misses
system.l2.overall_misses::.cpu29.dtb.walker          118                       # number of overall misses
system.l2.overall_misses::.cpu29.itb.walker           99                       # number of overall misses
system.l2.overall_misses::.cpu30.inst            4794                       # number of overall misses
system.l2.overall_misses::.cpu30.data           14766                       # number of overall misses
system.l2.overall_misses::.cpu30.dtb.walker           83                       # number of overall misses
system.l2.overall_misses::.cpu30.itb.walker           29                       # number of overall misses
system.l2.overall_misses::.cpu31.inst            4545                       # number of overall misses
system.l2.overall_misses::.cpu31.data           17453                       # number of overall misses
system.l2.overall_misses::.cpu31.dtb.walker          114                       # number of overall misses
system.l2.overall_misses::.cpu31.itb.walker           60                       # number of overall misses
system.l2.overall_misses::.cpu32.inst            1836                       # number of overall misses
system.l2.overall_misses::.cpu32.data            8375                       # number of overall misses
system.l2.overall_misses::.cpu32.dtb.walker           52                       # number of overall misses
system.l2.overall_misses::.cpu32.itb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu33.inst            5937                       # number of overall misses
system.l2.overall_misses::.cpu33.data           22471                       # number of overall misses
system.l2.overall_misses::.cpu33.dtb.walker          133                       # number of overall misses
system.l2.overall_misses::.cpu33.itb.walker           74                       # number of overall misses
system.l2.overall_misses::.cpu34.inst           12893                       # number of overall misses
system.l2.overall_misses::.cpu34.data           40235                       # number of overall misses
system.l2.overall_misses::.cpu34.dtb.walker          178                       # number of overall misses
system.l2.overall_misses::.cpu34.itb.walker           92                       # number of overall misses
system.l2.overall_misses::.cpu35.inst           13437                       # number of overall misses
system.l2.overall_misses::.cpu35.data           50389                       # number of overall misses
system.l2.overall_misses::.cpu35.dtb.walker          173                       # number of overall misses
system.l2.overall_misses::.cpu35.itb.walker           86                       # number of overall misses
system.l2.overall_misses::.cpu36.inst           33769                       # number of overall misses
system.l2.overall_misses::.cpu36.data           38235                       # number of overall misses
system.l2.overall_misses::.cpu36.dtb.walker         1156                       # number of overall misses
system.l2.overall_misses::.cpu36.itb.walker         1565                       # number of overall misses
system.l2.overall_misses::.cpu37.inst            6942                       # number of overall misses
system.l2.overall_misses::.cpu37.data           18359                       # number of overall misses
system.l2.overall_misses::.cpu37.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::.cpu38.inst            4401                       # number of overall misses
system.l2.overall_misses::.cpu38.data           15163                       # number of overall misses
system.l2.overall_misses::.cpu38.dtb.walker          118                       # number of overall misses
system.l2.overall_misses::.cpu38.itb.walker           79                       # number of overall misses
system.l2.overall_misses::.cpu39.inst            6858                       # number of overall misses
system.l2.overall_misses::.cpu39.data           34988                       # number of overall misses
system.l2.overall_misses::.cpu39.dtb.walker          361                       # number of overall misses
system.l2.overall_misses::.cpu39.itb.walker          292                       # number of overall misses
system.l2.overall_misses::.cpu40.inst            6152                       # number of overall misses
system.l2.overall_misses::.cpu40.data           17791                       # number of overall misses
system.l2.overall_misses::.cpu40.dtb.walker           96                       # number of overall misses
system.l2.overall_misses::.cpu40.itb.walker           23                       # number of overall misses
system.l2.overall_misses::.cpu41.inst           15899                       # number of overall misses
system.l2.overall_misses::.cpu41.data          118229                       # number of overall misses
system.l2.overall_misses::.cpu41.dtb.walker          970                       # number of overall misses
system.l2.overall_misses::.cpu41.itb.walker          533                       # number of overall misses
system.l2.overall_misses::.cpu42.inst           14509                       # number of overall misses
system.l2.overall_misses::.cpu42.data           33145                       # number of overall misses
system.l2.overall_misses::.cpu42.dtb.walker          606                       # number of overall misses
system.l2.overall_misses::.cpu42.itb.walker          379                       # number of overall misses
system.l2.overall_misses::.cpu43.inst            8171                       # number of overall misses
system.l2.overall_misses::.cpu43.data           37791                       # number of overall misses
system.l2.overall_misses::.cpu43.dtb.walker          533                       # number of overall misses
system.l2.overall_misses::.cpu43.itb.walker          426                       # number of overall misses
system.l2.overall_misses::.cpu44.inst            4531                       # number of overall misses
system.l2.overall_misses::.cpu44.data           34704                       # number of overall misses
system.l2.overall_misses::.cpu44.dtb.walker          806                       # number of overall misses
system.l2.overall_misses::.cpu44.itb.walker          601                       # number of overall misses
system.l2.overall_misses::.cpu45.inst            7517                       # number of overall misses
system.l2.overall_misses::.cpu45.data           45994                       # number of overall misses
system.l2.overall_misses::.cpu45.dtb.walker          918                       # number of overall misses
system.l2.overall_misses::.cpu45.itb.walker          730                       # number of overall misses
system.l2.overall_misses::.cpu46.inst            2966                       # number of overall misses
system.l2.overall_misses::.cpu46.data            8351                       # number of overall misses
system.l2.overall_misses::.cpu46.dtb.walker           41                       # number of overall misses
system.l2.overall_misses::.cpu46.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.cpu47.inst           11117                       # number of overall misses
system.l2.overall_misses::.cpu47.data           48424                       # number of overall misses
system.l2.overall_misses::.cpu47.dtb.walker          687                       # number of overall misses
system.l2.overall_misses::.cpu47.itb.walker          673                       # number of overall misses
system.l2.overall_misses::.cpu48.inst            7381                       # number of overall misses
system.l2.overall_misses::.cpu48.data           27759                       # number of overall misses
system.l2.overall_misses::.cpu48.dtb.walker          267                       # number of overall misses
system.l2.overall_misses::.cpu48.itb.walker          284                       # number of overall misses
system.l2.overall_misses::.cpu49.inst            6075                       # number of overall misses
system.l2.overall_misses::.cpu49.data           17367                       # number of overall misses
system.l2.overall_misses::.cpu49.dtb.walker           93                       # number of overall misses
system.l2.overall_misses::.cpu49.itb.walker           69                       # number of overall misses
system.l2.overall_misses::.cpu50.inst            5252                       # number of overall misses
system.l2.overall_misses::.cpu50.data           21516                       # number of overall misses
system.l2.overall_misses::.cpu50.dtb.walker           95                       # number of overall misses
system.l2.overall_misses::.cpu50.itb.walker           58                       # number of overall misses
system.l2.overall_misses::.cpu51.inst            5115                       # number of overall misses
system.l2.overall_misses::.cpu51.data           14191                       # number of overall misses
system.l2.overall_misses::.cpu51.dtb.walker           77                       # number of overall misses
system.l2.overall_misses::.cpu51.itb.walker           35                       # number of overall misses
system.l2.overall_misses::.cpu52.inst            6960                       # number of overall misses
system.l2.overall_misses::.cpu52.data           18942                       # number of overall misses
system.l2.overall_misses::.cpu52.dtb.walker          115                       # number of overall misses
system.l2.overall_misses::.cpu52.itb.walker          130                       # number of overall misses
system.l2.overall_misses::.cpu53.inst            1623                       # number of overall misses
system.l2.overall_misses::.cpu53.data            3309                       # number of overall misses
system.l2.overall_misses::.cpu53.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::.cpu54.inst            2912                       # number of overall misses
system.l2.overall_misses::.cpu54.data           13758                       # number of overall misses
system.l2.overall_misses::.cpu54.dtb.walker           40                       # number of overall misses
system.l2.overall_misses::.cpu54.itb.walker           23                       # number of overall misses
system.l2.overall_misses::.cpu55.inst            4458                       # number of overall misses
system.l2.overall_misses::.cpu55.data           16073                       # number of overall misses
system.l2.overall_misses::.cpu55.dtb.walker           86                       # number of overall misses
system.l2.overall_misses::.cpu55.itb.walker           77                       # number of overall misses
system.l2.overall_misses::.cpu56.inst            2048                       # number of overall misses
system.l2.overall_misses::.cpu56.data            6641                       # number of overall misses
system.l2.overall_misses::.cpu56.dtb.walker           32                       # number of overall misses
system.l2.overall_misses::.cpu56.itb.walker            5                       # number of overall misses
system.l2.overall_misses::.cpu57.inst            8119                       # number of overall misses
system.l2.overall_misses::.cpu57.data           30893                       # number of overall misses
system.l2.overall_misses::.cpu57.dtb.walker          236                       # number of overall misses
system.l2.overall_misses::.cpu57.itb.walker          200                       # number of overall misses
system.l2.overall_misses::.cpu58.inst            4562                       # number of overall misses
system.l2.overall_misses::.cpu58.data           29316                       # number of overall misses
system.l2.overall_misses::.cpu58.dtb.walker          388                       # number of overall misses
system.l2.overall_misses::.cpu58.itb.walker          358                       # number of overall misses
system.l2.overall_misses::.cpu59.inst            4008                       # number of overall misses
system.l2.overall_misses::.cpu59.data           16000                       # number of overall misses
system.l2.overall_misses::.cpu59.dtb.walker           74                       # number of overall misses
system.l2.overall_misses::.cpu59.itb.walker           54                       # number of overall misses
system.l2.overall_misses::.cpu60.inst            8872                       # number of overall misses
system.l2.overall_misses::.cpu60.data           22137                       # number of overall misses
system.l2.overall_misses::.cpu60.dtb.walker          102                       # number of overall misses
system.l2.overall_misses::.cpu60.itb.walker           42                       # number of overall misses
system.l2.overall_misses::.cpu61.inst            3339                       # number of overall misses
system.l2.overall_misses::.cpu61.data           30490                       # number of overall misses
system.l2.overall_misses::.cpu61.dtb.walker          576                       # number of overall misses
system.l2.overall_misses::.cpu61.itb.walker          442                       # number of overall misses
system.l2.overall_misses::.cpu62.inst            5275                       # number of overall misses
system.l2.overall_misses::.cpu62.data           21671                       # number of overall misses
system.l2.overall_misses::.cpu62.dtb.walker          177                       # number of overall misses
system.l2.overall_misses::.cpu62.itb.walker          187                       # number of overall misses
system.l2.overall_misses::.cpu63.inst            1471                       # number of overall misses
system.l2.overall_misses::.cpu63.data           16496                       # number of overall misses
system.l2.overall_misses::.cpu63.dtb.walker          218                       # number of overall misses
system.l2.overall_misses::.cpu63.itb.walker          219                       # number of overall misses
system.l2.overall_misses::.cpu64.inst            1515                       # number of overall misses
system.l2.overall_misses::.cpu64.data           12083                       # number of overall misses
system.l2.overall_misses::.cpu64.dtb.walker           98                       # number of overall misses
system.l2.overall_misses::.cpu64.itb.walker           81                       # number of overall misses
system.l2.overall_misses::total              12485463                       # number of overall misses
system.l2.demand_accesses::.cpu00.inst        1961855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.data       10119489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.dtb.walker        78642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.itb.walker       350626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.inst         139500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.data          36355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.dtb.walker         2503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.itb.walker        39775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.inst         453746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.data         175538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.dtb.walker        10324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.itb.walker       113334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.inst         156821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.data          64801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.dtb.walker         6051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.itb.walker        32025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.inst         276411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.data         121043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.dtb.walker         2488                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.itb.walker        62980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.inst         301119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.data         103846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.dtb.walker         9054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.itb.walker        79530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.inst         256948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.data         122200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.dtb.walker         6401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.itb.walker        59186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.inst         190835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.data          77443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.dtb.walker         4127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.itb.walker        33967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.inst        3204456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.data        1120814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.dtb.walker       393144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.itb.walker       931185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.inst         336411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.data         196909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.dtb.walker        15790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.itb.walker        71884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.inst         552826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.data         241306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.dtb.walker        18894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.itb.walker       104190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.inst         252299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.data         150574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.dtb.walker        15869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.itb.walker        51511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.inst         514015                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.data         222122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.dtb.walker        28528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.itb.walker       115948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.inst         249418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.data         122102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.dtb.walker        11626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.itb.walker        51435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.inst         359635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.data         193815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.dtb.walker        16691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.itb.walker        84061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.inst         417400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.data         261387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.dtb.walker        22201                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.itb.walker        88781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.inst         303931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.data         165577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.dtb.walker        13497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.itb.walker        68244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.inst         979695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.data         363006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.dtb.walker        29419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.itb.walker       246942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.inst         221911                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.data         120349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.dtb.walker         8529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.itb.walker        49999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.inst        1075646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.data         261263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.dtb.walker        51313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.itb.walker       343927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.inst         179022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.data          70742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.dtb.walker         5933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.itb.walker        37982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.inst         294412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.data         176694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.dtb.walker        13953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.itb.walker        60591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.inst         289589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.data         182498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.dtb.walker        13644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.itb.walker        63163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.inst         181921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.data          82575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.dtb.walker         7803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.itb.walker        38383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.inst         255065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.data         114482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.dtb.walker        12540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.itb.walker        60662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.inst         165796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.data          87725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.dtb.walker         7669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.itb.walker        33914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.inst         154023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.data          82873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.dtb.walker         7012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.itb.walker        30456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.inst         184637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.data          95082                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.dtb.walker         7762                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.itb.walker        38471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.inst         219849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.data         110203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.dtb.walker         3655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.itb.walker        57371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.inst         124668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.data          57091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.dtb.walker         4475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.itb.walker        27679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.inst         145735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.data          53478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.dtb.walker         4830                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.itb.walker        31919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.inst         189052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.data          61207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.dtb.walker         5943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.itb.walker        46969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.inst          99245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.data          29185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.dtb.walker         2365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.itb.walker        20816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.inst         117992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.data          57308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.dtb.walker         5098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.itb.walker        23815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.inst         187267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.data          97885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.dtb.walker         7813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.itb.walker        40271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.inst         261622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.data         151451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.dtb.walker        13091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.itb.walker        59157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.inst        1625987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.data         236280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.dtb.walker       108496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.itb.walker       462087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.inst         207252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.data          99216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.dtb.walker          564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.itb.walker        28363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.inst         120750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.data          53960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.dtb.walker         4722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.itb.walker        25883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.inst         294856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.data          93989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.dtb.walker        14000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.itb.walker        83424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.inst         108967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.data          58561                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.dtb.walker         5048                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.itb.walker        20662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.inst        1275995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.data         438279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.dtb.walker       135051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.itb.walker       425572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.inst         512597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.data         121703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.dtb.walker        40232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.itb.walker       105309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.inst         438328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.data         130178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.dtb.walker        35890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.itb.walker        98944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.inst         458607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.data         137452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.dtb.walker        37303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.itb.walker       122907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.inst         573918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.data         186033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.dtb.walker        48551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.itb.walker       154642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.inst          99184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.data          49617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.dtb.walker         4443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.itb.walker        20463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.inst         666264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.data         221085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.dtb.walker        43862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.itb.walker       178859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.inst         199078                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.data          82822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.dtb.walker        14204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.itb.walker        44853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.inst         109365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.data          47084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.dtb.walker         4612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.itb.walker        21625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.inst          80843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.data          45798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.dtb.walker         3408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.itb.walker        15678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.inst          95311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.data          49332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.dtb.walker         4646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.itb.walker        18185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.inst         104776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.data          47208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.dtb.walker         4565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.itb.walker        18810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.inst          45206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.data          17284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.dtb.walker         1536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.itb.walker         7809                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.inst         105916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.data          49091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.dtb.walker         4181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.itb.walker        22641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.inst          96869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.data          45194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.dtb.walker         4915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.itb.walker        19857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.inst          67710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.data          32585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.dtb.walker         2916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.itb.walker        12437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.inst         221607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.data          84032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.dtb.walker         9037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.itb.walker        54992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.inst         246168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.data          90867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.dtb.walker        20204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.itb.walker        62763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.inst          88427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.data          38590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.dtb.walker         3397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.itb.walker        19570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.inst         204373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.data          80143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.dtb.walker         5416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.itb.walker        35864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.inst         489671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.data         136031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.dtb.walker        40257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.itb.walker       137391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.inst         206705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.data          66505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.dtb.walker         6663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.itb.walker        54813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.inst         138825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.data          47264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.dtb.walker        10061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.itb.walker        35901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.inst          77806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.data          37782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.dtb.walker         4223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.itb.walker        16596                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             50259646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu00.inst       1961855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.data      10119489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.dtb.walker        78642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.itb.walker       350626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.inst        139500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.data         36355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.dtb.walker         2503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.itb.walker        39775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.inst        453746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.data        175538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.dtb.walker        10324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.itb.walker       113334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.inst        156821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.data         64801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.dtb.walker         6051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.itb.walker        32025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.inst        276411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.data        121043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.dtb.walker         2488                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.itb.walker        62980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.inst        301119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.data        103846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.dtb.walker         9054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.itb.walker        79530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.inst        256948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.data        122200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.dtb.walker         6401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.itb.walker        59186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.inst        190835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.data         77443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.dtb.walker         4127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.itb.walker        33967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.inst       3204456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.data       1120814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.dtb.walker       393144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.itb.walker       931185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.inst        336411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.data        196909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.dtb.walker        15790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.itb.walker        71884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.inst        552826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.data        241306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.dtb.walker        18894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.itb.walker       104190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.inst        252299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.data        150574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.dtb.walker        15869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.itb.walker        51511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.inst        514015                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.data        222122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.dtb.walker        28528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.itb.walker       115948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.inst        249418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.data        122102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.dtb.walker        11626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.itb.walker        51435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.inst        359635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.data        193815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.dtb.walker        16691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.itb.walker        84061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.inst        417400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.data        261387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.dtb.walker        22201                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.itb.walker        88781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.inst        303931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.data        165577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.dtb.walker        13497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.itb.walker        68244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.inst        979695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.data        363006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.dtb.walker        29419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.itb.walker       246942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.inst        221911                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.data        120349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.dtb.walker         8529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.itb.walker        49999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.inst       1075646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.data        261263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.dtb.walker        51313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.itb.walker       343927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.inst        179022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.data         70742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.dtb.walker         5933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.itb.walker        37982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.inst        294412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.data        176694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.dtb.walker        13953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.itb.walker        60591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.inst        289589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.data        182498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.dtb.walker        13644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.itb.walker        63163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.inst        181921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.data         82575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.dtb.walker         7803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.itb.walker        38383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.inst        255065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.data        114482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.dtb.walker        12540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.itb.walker        60662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.inst        165796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.data         87725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.dtb.walker         7669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.itb.walker        33914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.inst        154023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.data         82873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.dtb.walker         7012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.itb.walker        30456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.inst        184637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.data         95082                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.dtb.walker         7762                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.itb.walker        38471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.inst        219849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.data        110203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.dtb.walker         3655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.itb.walker        57371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.inst        124668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.data         57091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.dtb.walker         4475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.itb.walker        27679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.inst        145735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.data         53478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.dtb.walker         4830                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.itb.walker        31919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.inst        189052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.data         61207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.dtb.walker         5943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.itb.walker        46969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.inst         99245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.data         29185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.dtb.walker         2365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.itb.walker        20816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.inst        117992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.data         57308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.dtb.walker         5098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.itb.walker        23815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.inst        187267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.data         97885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.dtb.walker         7813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.itb.walker        40271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.inst        261622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.data        151451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.dtb.walker        13091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.itb.walker        59157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.inst       1625987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.data        236280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.dtb.walker       108496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.itb.walker       462087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.inst        207252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.data         99216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.dtb.walker          564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.itb.walker        28363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.inst        120750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.data         53960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.dtb.walker         4722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.itb.walker        25883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.inst        294856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.data         93989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.dtb.walker        14000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.itb.walker        83424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.inst        108967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.data         58561                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.dtb.walker         5048                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.itb.walker        20662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.inst       1275995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.data        438279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.dtb.walker       135051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.itb.walker       425572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.inst        512597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.data        121703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.dtb.walker        40232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.itb.walker       105309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.inst        438328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.data        130178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.dtb.walker        35890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.itb.walker        98944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.inst        458607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.data        137452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.dtb.walker        37303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.itb.walker       122907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.inst        573918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.data        186033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.dtb.walker        48551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.itb.walker       154642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.inst         99184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.data         49617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.dtb.walker         4443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.itb.walker        20463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.inst        666264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.data        221085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.dtb.walker        43862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.itb.walker       178859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.inst        199078                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.data         82822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.dtb.walker        14204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.itb.walker        44853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.inst        109365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.data         47084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.dtb.walker         4612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.itb.walker        21625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.inst         80843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.data         45798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.dtb.walker         3408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.itb.walker        15678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.inst         95311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.data         49332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.dtb.walker         4646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.itb.walker        18185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.inst        104776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.data         47208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.dtb.walker         4565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.itb.walker        18810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.inst         45206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.data         17284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.dtb.walker         1536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.itb.walker         7809                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.inst        105916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.data         49091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.dtb.walker         4181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.itb.walker        22641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.inst         96869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.data         45194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.dtb.walker         4915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.itb.walker        19857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.inst         67710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.data         32585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.dtb.walker         2916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.itb.walker        12437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.inst        221607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.data         84032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.dtb.walker         9037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.itb.walker        54992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.inst        246168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.data         90867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.dtb.walker        20204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.itb.walker        62763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.inst         88427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.data         38590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.dtb.walker         3397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.itb.walker        19570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.inst        204373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.data         80143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.dtb.walker         5416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.itb.walker        35864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.inst        489671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.data        136031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.dtb.walker        40257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.itb.walker       137391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.inst        206705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.data         66505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.dtb.walker         6663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.itb.walker        54813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.inst        138825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.data         47264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.dtb.walker        10061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.itb.walker        35901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.inst         77806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.data         37782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.dtb.walker         4223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.itb.walker        16596                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            50259646                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu00.inst      0.016464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.data      0.912302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.dtb.walker     0.020129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.itb.walker     0.001857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.inst      0.019047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.data      0.303590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.dtb.walker     0.022373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.itb.walker     0.001207                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.inst      0.007215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.data      0.243457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.dtb.walker     0.025281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.itb.walker     0.002241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.inst      0.040836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.data      0.335226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.dtb.walker     0.026111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.itb.walker     0.003372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.inst      0.004627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.data      0.224102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.dtb.walker     0.010048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.itb.walker     0.000016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.inst      0.030061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.data      0.326089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.dtb.walker     0.019660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.itb.walker     0.002037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.inst      0.042094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.data      0.314394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.dtb.walker     0.024059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.itb.walker     0.002180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.inst      0.024597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.data      0.262813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.dtb.walker     0.019385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.itb.walker     0.001236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.inst      0.037584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.data      0.315572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.dtb.walker     0.005301                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.itb.walker     0.001967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.inst      0.065262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.data      0.356413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.dtb.walker     0.012413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.itb.walker     0.002170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.inst      0.035364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.data      0.285625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.dtb.walker     0.011538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.itb.walker     0.002006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.inst      0.059834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.data      0.416274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.dtb.walker     0.015187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.itb.walker     0.003320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.inst      0.036464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.data      0.309452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.dtb.walker     0.008238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.itb.walker     0.001397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.inst      0.043702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.data      0.314606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.dtb.walker     0.015138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.itb.walker     0.001536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.inst      0.046711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.data      0.293331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.dtb.walker     0.011024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.itb.walker     0.001689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.inst      0.053613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.data      0.303607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.dtb.walker     0.010720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.itb.walker     0.001904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.inst      0.047356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.data      0.304046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.dtb.walker     0.011854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.itb.walker     0.000938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.inst      0.018851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.data      0.294136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.dtb.walker     0.010639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.itb.walker     0.000344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.inst      0.040724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.data      0.309799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.dtb.walker     0.009497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.itb.walker     0.000600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.inst      0.030585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.data      0.251972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.dtb.walker     0.015006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.itb.walker     0.003501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.inst      0.034152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.data      0.271154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.dtb.walker     0.014158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.itb.walker     0.000500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.inst      0.041982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.data      0.344296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.dtb.walker     0.014262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.itb.walker     0.002542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.inst      0.043986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.data      0.312266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.dtb.walker     0.013486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.itb.walker     0.001900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.inst      0.037038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.data      0.280484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.dtb.walker     0.020120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.itb.walker     0.003491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.inst      0.031376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.data      0.320295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.dtb.walker     0.016826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.itb.walker     0.003050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.inst      0.039585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.data      0.332642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.dtb.walker     0.015256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.itb.walker     0.001592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.inst      0.033560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.data      0.282396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.dtb.walker     0.013406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.itb.walker     0.002627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.inst      0.051089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.data      0.313330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.dtb.walker     0.011595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.itb.walker     0.001040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.inst      0.014660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.data      0.231137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.dtb.walker     0.022709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.itb.walker     0.000645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.inst      0.041791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.data      0.454765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.dtb.walker     0.026369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.itb.walker     0.003577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.inst      0.032895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.data      0.276114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.dtb.walker     0.017184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.itb.walker     0.000909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.inst      0.024041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.data      0.285147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.dtb.walker     0.019182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.itb.walker     0.001277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.inst      0.018500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.data      0.286962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.dtb.walker     0.021987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.itb.walker     0.001249                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.inst      0.050317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.data      0.392109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.dtb.walker     0.026089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.itb.walker     0.003107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.inst      0.068848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.data      0.411044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.dtb.walker     0.022783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.itb.walker     0.002285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.inst      0.051360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.data      0.332708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.dtb.walker     0.013215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.itb.walker     0.001454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.inst      0.020768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.data      0.161821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.dtb.walker     0.010655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.itb.walker     0.003387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.inst      0.033495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.data      0.185041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.dtb.walker     0.019504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.inst      0.036447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.data      0.281004                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.dtb.walker     0.024989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.itb.walker     0.003052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.inst      0.023259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.data      0.372256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.dtb.walker     0.025786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.itb.walker     0.003500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.inst      0.056457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.data      0.303803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.dtb.walker     0.019017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.itb.walker     0.001113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.inst      0.012460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.data      0.269757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.dtb.walker     0.007182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.itb.walker     0.001252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.inst      0.028305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.data      0.272343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.dtb.walker     0.015063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.itb.walker     0.003599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.inst      0.018641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.data      0.290303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.dtb.walker     0.014851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.itb.walker     0.004305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.inst      0.009880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.data      0.252481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.dtb.walker     0.021607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.itb.walker     0.004890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.inst      0.013098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.data      0.247236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.dtb.walker     0.018908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.itb.walker     0.004721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.inst      0.029904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.data      0.168309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.dtb.walker     0.009228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.itb.walker     0.000147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.inst      0.016686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.data      0.219029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.dtb.walker     0.015663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.itb.walker     0.003763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.inst      0.037076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.data      0.335165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.dtb.walker     0.018798                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.itb.walker     0.006332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.inst      0.055548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.data      0.368851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.dtb.walker     0.020165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.itb.walker     0.003191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.inst      0.064965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.data      0.469802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.dtb.walker     0.027876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.itb.walker     0.003699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.inst      0.053666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.data      0.287663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.dtb.walker     0.016573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.itb.walker     0.001925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.inst      0.066427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.data      0.401246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.dtb.walker     0.025192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.itb.walker     0.006911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.inst      0.035902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.data      0.191449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.dtb.walker     0.014323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.inst      0.027493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.data      0.280255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.dtb.walker     0.009567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.itb.walker     0.001016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.inst      0.046021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.data      0.355645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.dtb.walker     0.017497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.itb.walker     0.003878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.inst      0.030247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.data      0.203805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.dtb.walker     0.010974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.itb.walker     0.000402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.inst      0.036637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.data      0.367634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.dtb.walker     0.026115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.itb.walker     0.003637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.inst      0.018532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.data      0.322625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.dtb.walker     0.019204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.itb.walker     0.005704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.inst      0.045326                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.data      0.414615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.dtb.walker     0.021784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.itb.walker     0.002759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.inst      0.043411                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.data      0.276219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.dtb.walker     0.018833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.itb.walker     0.001171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.inst      0.006819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.data      0.224140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.dtb.walker     0.014308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.itb.walker     0.003217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.inst      0.025519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.data      0.325855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.dtb.walker     0.026565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.itb.walker     0.003412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.inst      0.010596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.data      0.349018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.dtb.walker     0.021668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.itb.walker     0.006100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.inst      0.019472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.data      0.319808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.dtb.walker     0.023206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.itb.walker     0.004881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248419                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu00.inst     0.016464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.data     0.912302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.dtb.walker     0.020129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.itb.walker     0.001857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.inst     0.019047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.data     0.303590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.dtb.walker     0.022373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.itb.walker     0.001207                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.inst     0.007215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.data     0.243457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.dtb.walker     0.025281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.itb.walker     0.002241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.inst     0.040836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.data     0.335226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.dtb.walker     0.026111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.itb.walker     0.003372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.inst     0.004627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.data     0.224102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.dtb.walker     0.010048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.itb.walker     0.000016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.inst     0.030061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.data     0.326089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.dtb.walker     0.019660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.itb.walker     0.002037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.inst     0.042094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.data     0.314394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.dtb.walker     0.024059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.itb.walker     0.002180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.inst     0.024597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.data     0.262813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.dtb.walker     0.019385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.itb.walker     0.001236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.inst     0.037584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.data     0.315572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.dtb.walker     0.005301                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.itb.walker     0.001967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.inst     0.065262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.data     0.356413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.dtb.walker     0.012413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.itb.walker     0.002170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.inst     0.035364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.data     0.285625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.dtb.walker     0.011538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.itb.walker     0.002006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.inst     0.059834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.data     0.416274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.dtb.walker     0.015187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.itb.walker     0.003320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.inst     0.036464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.data     0.309452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.dtb.walker     0.008238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.itb.walker     0.001397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.inst     0.043702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.data     0.314606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.dtb.walker     0.015138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.itb.walker     0.001536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.inst     0.046711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.data     0.293331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.dtb.walker     0.011024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.itb.walker     0.001689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.inst     0.053613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.data     0.303607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.dtb.walker     0.010720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.itb.walker     0.001904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.inst     0.047356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.data     0.304046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.dtb.walker     0.011854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.itb.walker     0.000938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.inst     0.018851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.data     0.294136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.dtb.walker     0.010639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.itb.walker     0.000344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.inst     0.040724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.data     0.309799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.dtb.walker     0.009497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.itb.walker     0.000600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.inst     0.030585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.data     0.251972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.dtb.walker     0.015006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.itb.walker     0.003501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.inst     0.034152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.data     0.271154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.dtb.walker     0.014158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.itb.walker     0.000500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.inst     0.041982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.data     0.344296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.dtb.walker     0.014262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.itb.walker     0.002542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.inst     0.043986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.data     0.312266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.dtb.walker     0.013486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.itb.walker     0.001900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.inst     0.037038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.data     0.280484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.dtb.walker     0.020120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.itb.walker     0.003491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.inst     0.031376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.data     0.320295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.dtb.walker     0.016826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.itb.walker     0.003050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.inst     0.039585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.data     0.332642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.dtb.walker     0.015256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.itb.walker     0.001592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.inst     0.033560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.data     0.282396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.dtb.walker     0.013406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.itb.walker     0.002627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.inst     0.051089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.data     0.313330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.dtb.walker     0.011595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.itb.walker     0.001040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.inst     0.014660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.data     0.231137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.dtb.walker     0.022709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.itb.walker     0.000645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.inst     0.041791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.data     0.454765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.dtb.walker     0.026369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.itb.walker     0.003577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.inst     0.032895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.data     0.276114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.dtb.walker     0.017184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.itb.walker     0.000909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.inst     0.024041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.data     0.285147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.dtb.walker     0.019182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.itb.walker     0.001277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.inst     0.018500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.data     0.286962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.dtb.walker     0.021987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.itb.walker     0.001249                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.inst     0.050317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.data     0.392109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.dtb.walker     0.026089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.itb.walker     0.003107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.inst     0.068848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.data     0.411044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.dtb.walker     0.022783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.itb.walker     0.002285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.inst     0.051360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.data     0.332708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.dtb.walker     0.013215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.itb.walker     0.001454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.inst     0.020768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.data     0.161821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.dtb.walker     0.010655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.itb.walker     0.003387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.inst     0.033495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.data     0.185041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.dtb.walker     0.019504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.inst     0.036447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.data     0.281004                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.dtb.walker     0.024989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.itb.walker     0.003052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.inst     0.023259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.data     0.372256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.dtb.walker     0.025786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.itb.walker     0.003500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.inst     0.056457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.data     0.303803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.dtb.walker     0.019017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.itb.walker     0.001113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.inst     0.012460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.data     0.269757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.dtb.walker     0.007182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.itb.walker     0.001252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.inst     0.028305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.data     0.272343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.dtb.walker     0.015063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.itb.walker     0.003599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.inst     0.018641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.data     0.290303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.dtb.walker     0.014851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.itb.walker     0.004305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.inst     0.009880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.data     0.252481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.dtb.walker     0.021607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.itb.walker     0.004890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.inst     0.013098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.data     0.247236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.dtb.walker     0.018908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.itb.walker     0.004721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.inst     0.029904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.data     0.168309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.dtb.walker     0.009228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.itb.walker     0.000147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.inst     0.016686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.data     0.219029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.dtb.walker     0.015663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.itb.walker     0.003763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.inst     0.037076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.data     0.335165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.dtb.walker     0.018798                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.itb.walker     0.006332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.inst     0.055548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.data     0.368851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.dtb.walker     0.020165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.itb.walker     0.003191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.inst     0.064965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.data     0.469802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.dtb.walker     0.027876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.itb.walker     0.003699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.inst     0.053666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.data     0.287663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.dtb.walker     0.016573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.itb.walker     0.001925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.inst     0.066427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.data     0.401246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.dtb.walker     0.025192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.itb.walker     0.006911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.inst     0.035902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.data     0.191449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.dtb.walker     0.014323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.inst     0.027493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.data     0.280255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.dtb.walker     0.009567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.itb.walker     0.001016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.inst     0.046021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.data     0.355645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.dtb.walker     0.017497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.itb.walker     0.003878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.inst     0.030247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.data     0.203805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.dtb.walker     0.010974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.itb.walker     0.000402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.inst     0.036637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.data     0.367634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.dtb.walker     0.026115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.itb.walker     0.003637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.inst     0.018532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.data     0.322625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.dtb.walker     0.019204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.itb.walker     0.005704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.inst     0.045326                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.data     0.414615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.dtb.walker     0.021784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.itb.walker     0.002759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.inst     0.043411                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.data     0.276219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.dtb.walker     0.018833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.itb.walker     0.001171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.inst     0.006819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.data     0.224140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.dtb.walker     0.014308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.itb.walker     0.003217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.inst     0.025519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.data     0.325855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.dtb.walker     0.026565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.itb.walker     0.003412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.inst     0.010596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.data     0.349018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.dtb.walker     0.021668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.itb.walker     0.006100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.inst     0.019472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.data     0.319808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.dtb.walker     0.023206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.itb.walker     0.004881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248419                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            13112577                       # number of writebacks
system.l2.writebacks::total                  13112577                       # number of writebacks
system.l2.replacements                       15741296                       # number of replacements
system.l2.ReadReq_hits::.cpu00.dtb.walker        77059                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu00.itb.walker       349975                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu01.dtb.walker         2447                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu01.itb.walker        39727                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu02.dtb.walker        10063                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu02.itb.walker       113080                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu03.dtb.walker         5893                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu03.itb.walker        31917                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu04.dtb.walker         2463                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu04.itb.walker        62979                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu05.dtb.walker         8876                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu05.itb.walker        79368                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu06.dtb.walker         6247                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu06.itb.walker        59057                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu07.dtb.walker         4047                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu07.itb.walker        33925                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu08.dtb.walker       391060                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu08.itb.walker       929353                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu09.dtb.walker        15594                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu09.itb.walker        71728                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu10.dtb.walker        18676                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu10.itb.walker       103981                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu11.dtb.walker        15628                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu11.itb.walker        51340                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu12.dtb.walker        28293                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu12.itb.walker       115786                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu13.dtb.walker        11450                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu13.itb.walker        51356                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu14.dtb.walker        16507                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu14.itb.walker        83919                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu15.dtb.walker        21963                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu15.itb.walker        88612                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu16.dtb.walker        13337                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu16.itb.walker        68180                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu17.dtb.walker        29106                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu17.itb.walker       246857                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu18.dtb.walker         8448                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu18.itb.walker        49969                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu19.dtb.walker        50543                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu19.itb.walker       342723                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu20.dtb.walker         5849                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu20.itb.walker        37963                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu21.dtb.walker        13754                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu21.itb.walker        60437                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu22.dtb.walker        13460                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu22.itb.walker        63043                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu23.dtb.walker         7646                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu23.itb.walker        38249                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu24.dtb.walker        12329                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu24.itb.walker        60477                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu25.dtb.walker         7552                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu25.itb.walker        33860                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu26.dtb.walker         6918                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu26.itb.walker        30376                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu27.dtb.walker         7672                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu27.itb.walker        38431                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu28.dtb.walker         3572                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu28.itb.walker        57334                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu29.dtb.walker         4357                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu29.itb.walker        27580                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu30.dtb.walker         4747                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu30.itb.walker        31890                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu31.dtb.walker         5829                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu31.itb.walker        46909                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu32.dtb.walker         2313                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu32.itb.walker        20790                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu33.dtb.walker         4965                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu33.itb.walker        23741                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu34.dtb.walker         7635                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu34.itb.walker        40179                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu35.dtb.walker        12918                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu35.itb.walker        59071                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu36.dtb.walker       107340                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu36.itb.walker       460522                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu37.dtb.walker          553                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu37.itb.walker        28363                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu38.dtb.walker         4604                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu38.itb.walker        25804                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu39.dtb.walker        13639                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu39.itb.walker        83132                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu40.dtb.walker         4952                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu40.itb.walker        20639                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu41.dtb.walker       134081                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu41.itb.walker       425039                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu42.dtb.walker        39626                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu42.itb.walker       104930                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu43.dtb.walker        35357                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu43.itb.walker        98518                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu44.dtb.walker        36497                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu44.itb.walker       122306                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu45.dtb.walker        47633                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu45.itb.walker       153912                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu46.dtb.walker         4402                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu46.itb.walker        20460                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu47.dtb.walker        43175                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu47.itb.walker       178186                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu48.dtb.walker        13937                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu48.itb.walker        44569                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu49.dtb.walker         4519                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu49.itb.walker        21556                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu50.dtb.walker         3313                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu50.itb.walker        15620                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu51.dtb.walker         4569                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu51.itb.walker        18150                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu52.dtb.walker         4450                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu52.itb.walker        18680                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu53.dtb.walker         1514                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu53.itb.walker         7809                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu54.dtb.walker         4141                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu54.itb.walker        22618                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu55.dtb.walker         4829                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu55.itb.walker        19780                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu56.dtb.walker         2884                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu56.itb.walker        12432                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu57.dtb.walker         8801                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu57.itb.walker        54792                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu58.dtb.walker        19816                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu58.itb.walker        62405                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu59.dtb.walker         3323                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu59.itb.walker        19516                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu60.dtb.walker         5314                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu60.itb.walker        35822                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu61.dtb.walker        39681                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu61.itb.walker       136949                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu62.dtb.walker         6486                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu62.itb.walker        54626                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu63.dtb.walker         9843                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu63.itb.walker        35682                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu64.dtb.walker         4125                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu64.itb.walker        16515                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7436114                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu00.dtb.walker         1583                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu00.itb.walker          651                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu01.dtb.walker           56                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu01.itb.walker           48                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu02.dtb.walker          261                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu02.itb.walker          254                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu03.dtb.walker          158                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu03.itb.walker          108                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu04.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu04.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu05.dtb.walker          178                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu05.itb.walker          162                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu06.dtb.walker          154                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu06.itb.walker          129                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu07.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu07.itb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu08.dtb.walker         2084                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu08.itb.walker         1832                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu09.dtb.walker          196                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu09.itb.walker          156                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu10.dtb.walker          218                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu10.itb.walker          209                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu11.dtb.walker          241                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu11.itb.walker          171                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu12.dtb.walker          235                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu12.itb.walker          162                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu13.dtb.walker          176                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu13.itb.walker           79                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu14.dtb.walker          184                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu14.itb.walker          142                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu15.dtb.walker          238                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu15.itb.walker          169                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu16.dtb.walker          160                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu16.itb.walker           64                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu17.dtb.walker          313                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu17.itb.walker           85                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu18.dtb.walker           81                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu18.itb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu19.dtb.walker          770                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu19.itb.walker         1204                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu20.dtb.walker           84                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu20.itb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu21.dtb.walker          199                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu21.itb.walker          154                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu22.dtb.walker          184                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu22.itb.walker          120                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu23.dtb.walker          157                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu23.itb.walker          134                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu24.dtb.walker          211                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu24.itb.walker          185                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu25.dtb.walker          117                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu25.itb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu26.dtb.walker           94                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu26.itb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu27.dtb.walker           90                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu27.itb.walker           40                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu28.dtb.walker           83                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu28.itb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu29.dtb.walker          118                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu29.itb.walker           99                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu30.dtb.walker           83                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu30.itb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu31.dtb.walker          114                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu31.itb.walker           60                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu32.dtb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu32.itb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu33.dtb.walker          133                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu33.itb.walker           74                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu34.dtb.walker          178                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu34.itb.walker           92                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu35.dtb.walker          173                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu35.itb.walker           86                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu36.dtb.walker         1156                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu36.itb.walker         1565                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu37.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu38.dtb.walker          118                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu38.itb.walker           79                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu39.dtb.walker          361                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu39.itb.walker          292                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu40.dtb.walker           96                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu40.itb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu41.dtb.walker          970                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu41.itb.walker          533                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu42.dtb.walker          606                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu42.itb.walker          379                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu43.dtb.walker          533                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu43.itb.walker          426                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu44.dtb.walker          806                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu44.itb.walker          601                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu45.dtb.walker          918                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu45.itb.walker          730                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu46.dtb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu46.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu47.dtb.walker          687                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu47.itb.walker          673                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu48.dtb.walker          267                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu48.itb.walker          284                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu49.dtb.walker           93                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu49.itb.walker           69                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu50.dtb.walker           95                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu50.itb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu51.dtb.walker           77                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu51.itb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu52.dtb.walker          115                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu52.itb.walker          130                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu53.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu54.dtb.walker           40                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu54.itb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu55.dtb.walker           86                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu55.itb.walker           77                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu56.dtb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu56.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu57.dtb.walker          236                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu57.itb.walker          200                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu58.dtb.walker          388                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu58.itb.walker          358                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu59.dtb.walker           74                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu59.itb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu60.dtb.walker          102                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu60.itb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu61.dtb.walker          576                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu61.itb.walker          442                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu62.dtb.walker          177                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu62.itb.walker          187                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu63.dtb.walker          218                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu63.itb.walker          219                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu64.dtb.walker           98                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu64.itb.walker           81                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33015                       # number of ReadReq misses
system.l2.ReadReq_accesses::.cpu00.dtb.walker        78642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu00.itb.walker       350626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu01.dtb.walker         2503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu01.itb.walker        39775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu02.dtb.walker        10324                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu02.itb.walker       113334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu03.dtb.walker         6051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu03.itb.walker        32025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu04.dtb.walker         2488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu04.itb.walker        62980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu05.dtb.walker         9054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu05.itb.walker        79530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu06.dtb.walker         6401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu06.itb.walker        59186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu07.dtb.walker         4127                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu07.itb.walker        33967                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu08.dtb.walker       393144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu08.itb.walker       931185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu09.dtb.walker        15790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu09.itb.walker        71884                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu10.dtb.walker        18894                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu10.itb.walker       104190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu11.dtb.walker        15869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu11.itb.walker        51511                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu12.dtb.walker        28528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu12.itb.walker       115948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu13.dtb.walker        11626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu13.itb.walker        51435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu14.dtb.walker        16691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu14.itb.walker        84061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu15.dtb.walker        22201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu15.itb.walker        88781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu16.dtb.walker        13497                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu16.itb.walker        68244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu17.dtb.walker        29419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu17.itb.walker       246942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu18.dtb.walker         8529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu18.itb.walker        49999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu19.dtb.walker        51313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu19.itb.walker       343927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu20.dtb.walker         5933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu20.itb.walker        37982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu21.dtb.walker        13953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu21.itb.walker        60591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu22.dtb.walker        13644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu22.itb.walker        63163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu23.dtb.walker         7803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu23.itb.walker        38383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu24.dtb.walker        12540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu24.itb.walker        60662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu25.dtb.walker         7669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu25.itb.walker        33914                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu26.dtb.walker         7012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu26.itb.walker        30456                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu27.dtb.walker         7762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu27.itb.walker        38471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu28.dtb.walker         3655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu28.itb.walker        57371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu29.dtb.walker         4475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu29.itb.walker        27679                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu30.dtb.walker         4830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu30.itb.walker        31919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu31.dtb.walker         5943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu31.itb.walker        46969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu32.dtb.walker         2365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu32.itb.walker        20816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu33.dtb.walker         5098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu33.itb.walker        23815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu34.dtb.walker         7813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu34.itb.walker        40271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu35.dtb.walker        13091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu35.itb.walker        59157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu36.dtb.walker       108496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu36.itb.walker       462087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu37.dtb.walker          564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu37.itb.walker        28363                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu38.dtb.walker         4722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu38.itb.walker        25883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu39.dtb.walker        14000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu39.itb.walker        83424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu40.dtb.walker         5048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu40.itb.walker        20662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu41.dtb.walker       135051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu41.itb.walker       425572                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu42.dtb.walker        40232                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu42.itb.walker       105309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu43.dtb.walker        35890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu43.itb.walker        98944                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu44.dtb.walker        37303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu44.itb.walker       122907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu45.dtb.walker        48551                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu45.itb.walker       154642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu46.dtb.walker         4443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu46.itb.walker        20463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu47.dtb.walker        43862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu47.itb.walker       178859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu48.dtb.walker        14204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu48.itb.walker        44853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu49.dtb.walker         4612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu49.itb.walker        21625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu50.dtb.walker         3408                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu50.itb.walker        15678                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu51.dtb.walker         4646                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu51.itb.walker        18185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu52.dtb.walker         4565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu52.itb.walker        18810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu53.dtb.walker         1536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu53.itb.walker         7809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu54.dtb.walker         4181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu54.itb.walker        22641                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu55.dtb.walker         4915                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu55.itb.walker        19857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu56.dtb.walker         2916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu56.itb.walker        12437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu57.dtb.walker         9037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu57.itb.walker        54992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu58.dtb.walker        20204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu58.itb.walker        62763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu59.dtb.walker         3397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu59.itb.walker        19570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu60.dtb.walker         5416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu60.itb.walker        35864                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu61.dtb.walker        40257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu61.itb.walker       137391                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu62.dtb.walker         6663                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu62.itb.walker        54813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu63.dtb.walker        10061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu63.itb.walker        35901                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu64.dtb.walker         4223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu64.itb.walker        16596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7469129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu00.dtb.walker     0.020129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu00.itb.walker     0.001857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu01.dtb.walker     0.022373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu01.itb.walker     0.001207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu02.dtb.walker     0.025281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu02.itb.walker     0.002241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu03.dtb.walker     0.026111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu03.itb.walker     0.003372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu04.dtb.walker     0.010048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu04.itb.walker     0.000016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu05.dtb.walker     0.019660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu05.itb.walker     0.002037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu06.dtb.walker     0.024059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu06.itb.walker     0.002180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu07.dtb.walker     0.019385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu07.itb.walker     0.001236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu08.dtb.walker     0.005301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu08.itb.walker     0.001967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu09.dtb.walker     0.012413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu09.itb.walker     0.002170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu10.dtb.walker     0.011538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu10.itb.walker     0.002006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu11.dtb.walker     0.015187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu11.itb.walker     0.003320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu12.dtb.walker     0.008238                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu12.itb.walker     0.001397                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu13.dtb.walker     0.015138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu13.itb.walker     0.001536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu14.dtb.walker     0.011024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu14.itb.walker     0.001689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu15.dtb.walker     0.010720                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu15.itb.walker     0.001904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu16.dtb.walker     0.011854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu16.itb.walker     0.000938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu17.dtb.walker     0.010639                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu17.itb.walker     0.000344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu18.dtb.walker     0.009497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu18.itb.walker     0.000600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu19.dtb.walker     0.015006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu19.itb.walker     0.003501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu20.dtb.walker     0.014158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu20.itb.walker     0.000500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu21.dtb.walker     0.014262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu21.itb.walker     0.002542                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu22.dtb.walker     0.013486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu22.itb.walker     0.001900                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu23.dtb.walker     0.020120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu23.itb.walker     0.003491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu24.dtb.walker     0.016826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu24.itb.walker     0.003050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu25.dtb.walker     0.015256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu25.itb.walker     0.001592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu26.dtb.walker     0.013406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu26.itb.walker     0.002627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu27.dtb.walker     0.011595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu27.itb.walker     0.001040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu28.dtb.walker     0.022709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu28.itb.walker     0.000645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu29.dtb.walker     0.026369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu29.itb.walker     0.003577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu30.dtb.walker     0.017184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu30.itb.walker     0.000909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu31.dtb.walker     0.019182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu31.itb.walker     0.001277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu32.dtb.walker     0.021987                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu32.itb.walker     0.001249                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu33.dtb.walker     0.026089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu33.itb.walker     0.003107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu34.dtb.walker     0.022783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu34.itb.walker     0.002285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu35.dtb.walker     0.013215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu35.itb.walker     0.001454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu36.dtb.walker     0.010655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu36.itb.walker     0.003387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu37.dtb.walker     0.019504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu38.dtb.walker     0.024989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu38.itb.walker     0.003052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu39.dtb.walker     0.025786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu39.itb.walker     0.003500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu40.dtb.walker     0.019017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu40.itb.walker     0.001113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu41.dtb.walker     0.007182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu41.itb.walker     0.001252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu42.dtb.walker     0.015063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu42.itb.walker     0.003599                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu43.dtb.walker     0.014851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu43.itb.walker     0.004305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu44.dtb.walker     0.021607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu44.itb.walker     0.004890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu45.dtb.walker     0.018908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu45.itb.walker     0.004721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu46.dtb.walker     0.009228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu46.itb.walker     0.000147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu47.dtb.walker     0.015663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu47.itb.walker     0.003763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu48.dtb.walker     0.018798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu48.itb.walker     0.006332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu49.dtb.walker     0.020165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu49.itb.walker     0.003191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu50.dtb.walker     0.027876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu50.itb.walker     0.003699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu51.dtb.walker     0.016573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu51.itb.walker     0.001925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu52.dtb.walker     0.025192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu52.itb.walker     0.006911                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu53.dtb.walker     0.014323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu54.dtb.walker     0.009567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu54.itb.walker     0.001016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu55.dtb.walker     0.017497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu55.itb.walker     0.003878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu56.dtb.walker     0.010974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu56.itb.walker     0.000402                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu57.dtb.walker     0.026115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu57.itb.walker     0.003637                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu58.dtb.walker     0.019204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu58.itb.walker     0.005704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu59.dtb.walker     0.021784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu59.itb.walker     0.002759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu60.dtb.walker     0.018833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu60.itb.walker     0.001171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu61.dtb.walker     0.014308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu61.itb.walker     0.003217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu62.dtb.walker     0.026565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu62.itb.walker     0.003412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu63.dtb.walker     0.021668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu63.itb.walker     0.006100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu64.dtb.walker     0.023206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu64.itb.walker     0.004881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004420                       # miss rate for ReadReq accesses
system.l2.WritebackDirty_hits::.writebacks     16279793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16279793                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16279793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16279793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10381792                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10381792                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10381792                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10381792                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks         942622                       # number of WriteClean hits
system.l2.WriteClean_hits::total               942622                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks       942622                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           942622                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu00.data          13691                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu01.data           1698                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu02.data           4462                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu03.data           2075                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu04.data           3045                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu05.data           2967                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu06.data           3066                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu07.data           2468                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu08.data          10628                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu09.data           7347                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu10.data           8201                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu11.data           4038                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu12.data           6077                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu13.data           5287                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu14.data           6715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu15.data           8995                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu16.data           6572                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu17.data           9039                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu18.data           4589                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu19.data           5668                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu20.data           2687                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu21.data           5370                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu22.data           6461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu23.data           3037                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu24.data           3838                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu25.data           2677                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu26.data           2955                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu27.data           4019                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu28.data           2580                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu29.data           1570                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu30.data           2302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu31.data           2156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu32.data           1089                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu33.data           1994                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu34.data           3773                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu35.data           5189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu36.data           3588                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu37.data           3685                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu38.data           1900                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu39.data           3543                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu40.data           2227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu41.data           5687                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu42.data           2678                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu43.data           3263                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu44.data           2309                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu45.data           3886                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu46.data           1982                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu47.data           3832                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu48.data           6299                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu49.data           1296                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu50.data           1532                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu51.data           2032                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu52.data           1355                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu53.data            858                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu54.data           1811                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu55.data           1161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu56.data           1249                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu57.data           3162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu58.data           2275                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu59.data           1303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu60.data           2463                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu61.data           2035                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu62.data           2313                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu63.data            963                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu64.data           1743                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               240755                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu00.data         2755                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu01.data          641                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu02.data          815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu03.data         1603                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu04.data          591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu05.data         1679                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu06.data         1524                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu07.data          980                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu08.data         5543                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu09.data         3672                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu10.data         3415                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu11.data         1973                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu12.data         3028                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu13.data         1454                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu14.data         2856                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu15.data         6153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu16.data         2900                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu17.data         3464                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu18.data         1457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu19.data         3378                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu20.data         1526                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu21.data         3051                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu22.data         4372                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu23.data         1800                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu24.data         1737                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu25.data         1552                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu26.data         1249                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu27.data         2935                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu28.data         1833                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu29.data          863                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu30.data         1561                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu31.data         1346                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu32.data          797                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu33.data         2331                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu34.data         1939                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu35.data         3378                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu36.data         4214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu37.data         2154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu38.data         2108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu39.data         1026                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu40.data         2252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu41.data         3918                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu42.data         1259                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu43.data         1493                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu44.data          995                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu45.data         1819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu46.data         1023                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu47.data         2597                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu48.data         3696                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu49.data          985                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu50.data          668                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu51.data          946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu52.data         1981                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu53.data          400                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu54.data         2149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu55.data         1772                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu56.data         1067                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu57.data         2337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu58.data         1246                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu59.data         1219                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu60.data         1211                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu61.data          818                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu62.data         3789                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu63.data          627                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu64.data          906                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             132826                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu00.data        16446                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu01.data         2339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu02.data         5277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu03.data         3678                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu04.data         3636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu05.data         4646                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu06.data         4590                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu07.data         3448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu08.data        16171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu09.data        11019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu10.data        11616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu11.data         6011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu12.data         9105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu13.data         6741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu14.data         9571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu15.data        15148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu16.data         9472                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu17.data        12503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu18.data         6046                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu19.data         9046                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu20.data         4213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu21.data         8421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu22.data        10833                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu23.data         4837                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu24.data         5575                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu25.data         4229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu26.data         4204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu27.data         6954                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu28.data         4413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu29.data         2433                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu30.data         3863                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu31.data         3502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu32.data         1886                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu33.data         4325                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu34.data         5712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu35.data         8567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu36.data         7802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu37.data         5839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu38.data         4008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu39.data         4569                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu40.data         4479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu41.data         9605                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu42.data         3937                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu43.data         4756                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu44.data         3304                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu45.data         5705                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu46.data         3005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu47.data         6429                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu48.data         9995                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu49.data         2281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu50.data         2200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu51.data         2978                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu52.data         3336                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu53.data         1258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu54.data         3960                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu55.data         2933                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu56.data         2316                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu57.data         5499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu58.data         3521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu59.data         2522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu60.data         3674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu61.data         2853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu62.data         6102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu63.data         1590                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu64.data         2649                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           373581                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu00.data     0.167518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu01.data     0.274049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu02.data     0.154444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu03.data     0.435835                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu04.data     0.162541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu05.data     0.361386                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu06.data     0.332026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu07.data     0.284223                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu08.data     0.342774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu09.data     0.333243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu10.data     0.293991                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu11.data     0.328232                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu12.data     0.332565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu13.data     0.215695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu14.data     0.298401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu15.data     0.406192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu16.data     0.306166                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu17.data     0.277054                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu18.data     0.240986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu19.data     0.373425                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu20.data     0.362212                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu21.data     0.362309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu22.data     0.403582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu23.data     0.372131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu24.data     0.311570                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu25.data     0.366990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu26.data     0.297098                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu27.data     0.422059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu28.data     0.415364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu29.data     0.354706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu30.data     0.404090                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu31.data     0.384352                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu32.data     0.422587                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu33.data     0.538960                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu34.data     0.339461                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu35.data     0.394304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu36.data     0.540118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu37.data     0.368899                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu38.data     0.525948                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu39.data     0.224557                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu40.data     0.502791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu41.data     0.407913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu42.data     0.319787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu43.data     0.313919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu44.data     0.301150                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu45.data     0.318843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu46.data     0.340433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu47.data     0.403951                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu48.data     0.369785                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu49.data     0.431828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu50.data     0.303636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu51.data     0.317663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu52.data     0.593825                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu53.data     0.317965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu54.data     0.542677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu55.data     0.604160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu56.data     0.460708                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu57.data     0.424986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu58.data     0.353877                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu59.data     0.483347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu60.data     0.329614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu61.data     0.286716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu62.data     0.620944                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu63.data     0.394340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu64.data     0.342016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.355548                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_hits::.cpu00.data          102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu01.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu02.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu03.data           44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu04.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu05.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu06.data           51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu07.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu08.data          218                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu09.data           77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu10.data           92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu11.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu12.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu13.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu14.data           67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu15.data           75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu16.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu17.data           99                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu18.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu19.data           72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu20.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu21.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu22.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu23.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu24.data           53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu25.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu26.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu27.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu28.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu29.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu30.data           37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu31.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu32.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu33.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu34.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu35.data           72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu36.data           51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu37.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu38.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu39.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu40.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu41.data          102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu42.data           94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu43.data           81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu44.data           79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu45.data           87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu46.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu47.data          104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu48.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu49.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu50.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu51.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu52.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu53.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu54.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu55.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu56.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu57.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu58.data           67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu59.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu60.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu61.data           76                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu62.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu63.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu64.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3418                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu00.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu01.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu02.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu03.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu04.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu05.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu06.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu07.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu08.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu09.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu10.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu11.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu12.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu13.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu14.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu15.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu16.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu17.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu18.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu19.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu20.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu21.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu22.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu23.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu24.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu25.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu26.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu27.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu28.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu29.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu30.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu31.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu32.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu33.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu34.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu35.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu36.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu37.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu38.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu39.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu40.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu41.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu42.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu43.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu44.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu45.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu46.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu47.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu48.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu49.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu50.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu51.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu52.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu53.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu54.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu55.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu56.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu57.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu58.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu59.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu60.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu61.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu62.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu63.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu64.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1036                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu00.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu01.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu02.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu03.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu04.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu05.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu06.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu07.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu08.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu09.data          102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu10.data          115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu11.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu12.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu13.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu14.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu15.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu16.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu17.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu18.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu19.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu20.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu21.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu22.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu23.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu24.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu25.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu26.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu27.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu28.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu29.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu30.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu31.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu32.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu33.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu34.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu35.data           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu36.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu37.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu38.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu39.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu40.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu41.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu42.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu43.data           98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu44.data           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu45.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu46.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu47.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu48.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu49.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu50.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu51.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu52.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu53.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu54.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu55.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu56.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu57.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu58.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu59.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu60.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu61.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu62.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu63.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu64.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4454                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu00.data     0.081081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu01.data     0.128205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu02.data     0.123077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu03.data     0.254237                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu04.data     0.085714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu05.data     0.235294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu06.data     0.238806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu07.data     0.203390                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu08.data     0.102881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu09.data     0.245098                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu10.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu11.data     0.260274                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu12.data     0.373134                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu13.data     0.288136                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu14.data     0.263736                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu15.data     0.324324                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu16.data     0.475000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu17.data     0.282609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu18.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu19.data     0.242105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu20.data     0.414634                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu21.data     0.342857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu22.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu23.data     0.379310                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu24.data     0.273973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu25.data     0.433333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu26.data     0.146667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu27.data     0.310345                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu28.data     0.342105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu29.data     0.187500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu30.data     0.212766                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu31.data     0.225000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu32.data     0.152542                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu33.data     0.187500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu34.data     0.258065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu35.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu36.data     0.135593                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu37.data     0.043478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu38.data     0.271186                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu39.data     0.193548                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu40.data     0.396226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu41.data     0.120690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu42.data     0.096154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu43.data     0.173469                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu44.data     0.122222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu45.data     0.186916                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu46.data     0.365854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu47.data     0.174603                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu48.data     0.114754                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu49.data     0.358974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu50.data     0.368421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu51.data     0.311111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu52.data     0.324324                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu53.data     0.310345                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu54.data     0.372093                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu55.data     0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu56.data     0.241379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu57.data     0.408163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu58.data     0.118421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu59.data     0.240000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu60.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu61.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu62.data     0.297872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu63.data     0.183673                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu64.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.232600                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_hits::.cpu00.data          155788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu01.data            2280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu02.data           16727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu03.data            5133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu04.data            9197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu05.data           10480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu06.data            7934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu07.data            6981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu08.data          123555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu09.data           19014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu10.data           27818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu11.data           11462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu12.data           22885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu13.data           11358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu14.data           21804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu15.data           28110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu16.data           16156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu17.data           39799                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu18.data           12105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu19.data           31666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu20.data            7655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu21.data           17805                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu22.data           16866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu23.data            6800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu24.data           11236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu25.data            7717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu26.data            7477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu27.data            9670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu28.data           11149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu29.data            3914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu30.data            4301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu31.data            5162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu32.data            2794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu33.data            4384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu34.data            7626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu35.data           14527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu36.data           36801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu37.data           10948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu38.data            3994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu39.data           10009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu40.data            5278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu41.data           48775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu42.data           11633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu43.data           15082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu44.data           17293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu45.data           22448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu46.data            6046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu47.data           26873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu48.data            6707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu49.data            3527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu50.data            2477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu51.data            4057                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu52.data            3486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu53.data            1565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu54.data            4378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu55.data            3675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu56.data            3713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu57.data            7734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu58.data            7797                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu59.data            2823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu60.data            8064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu61.data           18581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu62.data            5241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu63.data            3416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu64.data            2701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1024457                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu00.data       8887506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu01.data          6219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu02.data         32269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu03.data          7783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu04.data         21922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu05.data         11004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu06.data         20204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu07.data          9058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu08.data         97277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu09.data         26598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu10.data         30535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu11.data         22242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu12.data         26886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu13.data         16003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu14.data         22173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu15.data         33478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu16.data         21071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu17.data         43747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu18.data         17728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu19.data         22500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu20.data          7810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu21.data         25621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu22.data         24964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu23.data          9951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu24.data         16809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu25.data         10849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu26.data         11630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu27.data         11460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu28.data         18638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu29.data         11427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu30.data          6417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu31.data          8752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu32.data          3445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu33.data          7695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu34.data         13542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu35.data         19685                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu36.data         13905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu37.data          5225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu38.data          7687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu39.data         13955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu40.data          6672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu41.data         48395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu42.data         12243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu43.data         17685                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu44.data         15891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu45.data         20883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu46.data          4194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu47.data         19625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu48.data         12556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu49.data          7797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu50.data          8432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu51.data          6262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu52.data          8247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu53.data          2230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu54.data          5522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu55.data          8697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu56.data          3584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu57.data         11358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu58.data         12408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu59.data          7315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu60.data          7470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu61.data         13760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu62.data          7801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu63.data          7964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu64.data          6565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9909226                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu00.data      9043294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu01.data         8499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu02.data        48996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu03.data        12916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu04.data        31119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu05.data        21484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu06.data        28138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu07.data        16039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu08.data       220832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu09.data        45612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu10.data        58353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu11.data        33704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu12.data        49771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu13.data        27361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu14.data        43977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu15.data        61588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu16.data        37227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu17.data        83546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu18.data        29833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu19.data        54166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu20.data        15465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu21.data        43426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu22.data        41830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu23.data        16751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu24.data        28045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu25.data        18566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu26.data        19107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu27.data        21130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu28.data        29787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu29.data        15341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu30.data        10718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu31.data        13914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu32.data         6239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu33.data        12079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu34.data        21168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu35.data        34212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu36.data        50706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu37.data        16173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu38.data        11681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu39.data        23964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu40.data        11950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu41.data        97170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu42.data        23876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu43.data        32767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu44.data        33184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu45.data        43331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu46.data        10240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu47.data        46498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu48.data        19263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu49.data        11324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu50.data        10909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu51.data        10319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu52.data        11733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu53.data         3795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu54.data         9900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu55.data        12372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu56.data         7297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu57.data        19092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu58.data        20205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu59.data        10138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu60.data        15534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu61.data        32341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu62.data        13042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu63.data        11380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu64.data         9266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10933683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu00.data     0.982773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu01.data     0.731733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu02.data     0.658605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu03.data     0.602586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu04.data     0.704457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu05.data     0.512195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu06.data     0.718033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu07.data     0.564748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu08.data     0.440502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu09.data     0.583136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu10.data     0.523281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu11.data     0.659922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu12.data     0.540194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu13.data     0.584884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu14.data     0.504195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu15.data     0.543580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu16.data     0.566014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu17.data     0.523628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu18.data     0.594241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu19.data     0.415390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu20.data     0.505011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu21.data     0.589992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu22.data     0.596797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu23.data     0.594054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu24.data     0.599358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu25.data     0.584348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu26.data     0.608677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu27.data     0.542357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu28.data     0.625709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu29.data     0.744867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu30.data     0.598712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu31.data     0.629007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu32.data     0.552172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu33.data     0.637056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu34.data     0.639739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu35.data     0.575383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu36.data     0.274228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu37.data     0.323069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu38.data     0.658077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu39.data     0.582332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu40.data     0.558326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu41.data     0.498045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu42.data     0.512774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu43.data     0.539720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu44.data     0.478875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu45.data     0.481941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu46.data     0.409570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu47.data     0.422061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu48.data     0.651820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu49.data     0.688538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu50.data     0.772940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu51.data     0.606842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu52.data     0.702889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu53.data     0.587615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu54.data     0.557778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu55.data     0.702958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu56.data     0.491161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu57.data     0.594909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu58.data     0.614105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu59.data     0.721543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu60.data     0.480881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu61.data     0.425466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu62.data     0.598144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu63.data     0.699824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu64.data     0.708504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906303                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu00.inst      1929556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu01.inst       136843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu02.inst       450472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu03.inst       150417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu04.inst       275132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu05.inst       292067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu06.inst       246132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu07.inst       186141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu08.inst      3084019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu09.inst       314456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu10.inst       533276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu11.inst       237203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu12.inst       495272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu13.inst       238518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu14.inst       342836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu15.inst       395022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu16.inst       289538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu17.inst       961227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu18.inst       212874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu19.inst      1042747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu20.inst       172908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu21.inst       282052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu22.inst       276851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu23.inst       175183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu24.inst       247062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu25.inst       159233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu26.inst       148854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu27.inst       175204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu28.inst       216626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu29.inst       119458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu30.inst       140941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu31.inst       184507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu32.inst        97409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu33.inst       112055                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu34.inst       174374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu35.inst       248185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu36.inst      1592218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu37.inst       200310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu38.inst       116349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu39.inst       287998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu40.inst       102815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu41.inst      1260096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu42.inst       498088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu43.inst       430157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu44.inst       454076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu45.inst       566401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu46.inst        96218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu47.inst       655147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu48.inst       191697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu49.inst       103290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu50.inst        75591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu51.inst        90196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu52.inst        97816                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu53.inst        43583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu54.inst       103004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu55.inst        92411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu56.inst        65662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu57.inst       213488                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu58.inst       241606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu59.inst        84419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu60.inst       195501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu61.inst       486332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu62.inst       201430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu63.inst       137354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu64.inst        76291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23504194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu00.inst        32299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu01.inst         2657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu02.inst         3274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu03.inst         6404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu04.inst         1279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu05.inst         9052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu06.inst        10816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu07.inst         4694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu08.inst       120437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu09.inst        21955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu10.inst        19550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu11.inst        15096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu12.inst        18743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu13.inst        10900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu14.inst        16799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu15.inst        22378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu16.inst        14393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu17.inst        18468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu18.inst         9037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu19.inst        32899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu20.inst         6114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu21.inst        12360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu22.inst        12738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu23.inst         6738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu24.inst         8003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu25.inst         6563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu26.inst         5169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu27.inst         9433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu28.inst         3223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu29.inst         5210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu30.inst         4794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu31.inst         4545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu32.inst         1836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu33.inst         5937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu34.inst        12893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu35.inst        13437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu36.inst        33769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu37.inst         6942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu38.inst         4401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu39.inst         6858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu40.inst         6152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu41.inst        15899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu42.inst        14509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu43.inst         8171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu44.inst         4531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu45.inst         7517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu46.inst         2966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu47.inst        11117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu48.inst         7381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu49.inst         6075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu50.inst         5252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu51.inst         5115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu52.inst         6960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu53.inst         1623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu54.inst         2912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu55.inst         4458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu56.inst         2048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu57.inst         8119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu58.inst         4562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu59.inst         4008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu60.inst         8872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu61.inst         3339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu62.inst         5275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu63.inst         1471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu64.inst         1515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           711940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu00.inst      1961855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu01.inst       139500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu02.inst       453746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu03.inst       156821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu04.inst       276411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu05.inst       301119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu06.inst       256948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu07.inst       190835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu08.inst      3204456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu09.inst       336411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu10.inst       552826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu11.inst       252299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu12.inst       514015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu13.inst       249418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu14.inst       359635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu15.inst       417400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu16.inst       303931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu17.inst       979695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu18.inst       221911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu19.inst      1075646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu20.inst       179022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu21.inst       294412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu22.inst       289589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu23.inst       181921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu24.inst       255065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu25.inst       165796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu26.inst       154023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu27.inst       184637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu28.inst       219849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu29.inst       124668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu30.inst       145735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu31.inst       189052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu32.inst        99245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu33.inst       117992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu34.inst       187267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu35.inst       261622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu36.inst      1625987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu37.inst       207252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu38.inst       120750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu39.inst       294856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu40.inst       108967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu41.inst      1275995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu42.inst       512597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu43.inst       438328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu44.inst       458607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu45.inst       573918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu46.inst        99184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu47.inst       666264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu48.inst       199078                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu49.inst       109365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu50.inst        80843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu51.inst        95311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu52.inst       104776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu53.inst        45206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu54.inst       105916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu55.inst        96869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu56.inst        67710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu57.inst       221607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu58.inst       246168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu59.inst        88427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu60.inst       204373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu61.inst       489671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu62.inst       206705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu63.inst       138825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu64.inst        77806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24216134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu00.inst     0.016464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu01.inst     0.019047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu02.inst     0.007215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu03.inst     0.040836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu04.inst     0.004627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu05.inst     0.030061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu06.inst     0.042094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu07.inst     0.024597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu08.inst     0.037584                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu09.inst     0.065262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu10.inst     0.035364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu11.inst     0.059834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu12.inst     0.036464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu13.inst     0.043702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu14.inst     0.046711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu15.inst     0.053613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu16.inst     0.047356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu17.inst     0.018851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu18.inst     0.040724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu19.inst     0.030585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu20.inst     0.034152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu21.inst     0.041982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu22.inst     0.043986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu23.inst     0.037038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu24.inst     0.031376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu25.inst     0.039585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu26.inst     0.033560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu27.inst     0.051089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu28.inst     0.014660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu29.inst     0.041791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu30.inst     0.032895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu31.inst     0.024041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu32.inst     0.018500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu33.inst     0.050317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu34.inst     0.068848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu35.inst     0.051360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu36.inst     0.020768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu37.inst     0.033495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu38.inst     0.036447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu39.inst     0.023259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu40.inst     0.056457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu41.inst     0.012460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu42.inst     0.028305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu43.inst     0.018641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu44.inst     0.009880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu45.inst     0.013098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu46.inst     0.029904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu47.inst     0.016686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu48.inst     0.037076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu49.inst     0.055548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu50.inst     0.064965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu51.inst     0.053666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu52.inst     0.066427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu53.inst     0.035902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu54.inst     0.027493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu55.inst     0.046021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu56.inst     0.030247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu57.inst     0.036637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu58.inst     0.018532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu59.inst     0.045326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu60.inst     0.043411                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu61.inst     0.006819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu62.inst     0.025519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu63.inst     0.010596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu64.inst     0.019472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029399                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu00.data       731674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu01.data        23038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu02.data       116075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu03.data        37945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu04.data        84720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu05.data        59503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu06.data        75847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu07.data        50109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu08.data       643561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu09.data       107714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu10.data       144565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu11.data        76432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu12.data       130501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu13.data        72330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu14.data       115159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu15.data       153918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu16.data        99078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu17.data       216434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu18.data        70960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu19.data       163766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu20.data        43905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu21.data        98054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu22.data       108644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu23.data        52614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu24.data        66578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu25.data        50827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu26.data        51993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu27.data        55620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu28.data        73582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu29.data        27214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu30.data        34411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu31.data        38592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu32.data        18016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu33.data        30453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu34.data        50024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu35.data        86535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu36.data       161244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu37.data        69909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu38.data        34803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu39.data        48992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu40.data        35492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu41.data       271275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu42.data        76925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu43.data        77305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu44.data        85455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu45.data       117591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu46.data        35220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu47.data       145788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu48.data        48356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu49.data        26190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu50.data        21805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu51.data        31084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu52.data        24780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu53.data        12410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu54.data        30955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu55.data        25446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu56.data        22231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu57.data        45405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu58.data        53754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu59.data        19767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu60.data        49942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu61.data        86960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu62.data        39593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu63.data        27352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu64.data        22998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5809418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu00.data       344521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu01.data         4818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu02.data        10467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu03.data        13940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu04.data         5204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu05.data        22859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu06.data        18215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu07.data        11295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu08.data       256421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu09.data        43583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu10.data        38388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu11.data        40438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu12.data        41850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu13.data        22411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu14.data        34679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu15.data        45881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu16.data        29272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu17.data        63026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu18.data        19556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu19.data        43331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu20.data        11372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu21.data        35214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu22.data        32024                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu23.data        13210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu24.data        19859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu25.data        18332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu26.data        11773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu27.data        18332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu28.data         6834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu29.data        14536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu30.data         8349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu31.data         8701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu32.data         4930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu33.data        14776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu34.data        26693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu35.data        30704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu36.data        24330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu37.data        13134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu38.data         7476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu39.data        21033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu40.data        11119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu41.data        69834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu42.data        20902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu43.data        20106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu44.data        18813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu45.data        25111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu46.data         4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu47.data        28799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu48.data        15203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu49.data         9570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu50.data        13084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu51.data         7929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu52.data        10695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu53.data         1079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu54.data         8236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu55.data         7376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu56.data         3057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu57.data        19535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu58.data        16908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu59.data         8685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu60.data        14667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu61.data        16730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu62.data        13870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu63.data         8532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu64.data         5518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1831282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu00.data      1076195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu01.data        27856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu02.data       126542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu03.data        51885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu04.data        89924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu05.data        82362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu06.data        94062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu07.data        61404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu08.data       899982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu09.data       151297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu10.data       182953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu11.data       116870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu12.data       172351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu13.data        94741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu14.data       149838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu15.data       199799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu16.data       128350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu17.data       279460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu18.data        90516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu19.data       207097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu20.data        55277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu21.data       133268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu22.data       140668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu23.data        65824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu24.data        86437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu25.data        69159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu26.data        63766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu27.data        73952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu28.data        80416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu29.data        41750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu30.data        42760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu31.data        47293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu32.data        22946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu33.data        45229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu34.data        76717                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu35.data       117239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu36.data       185574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu37.data        83043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu38.data        42279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu39.data        70025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu40.data        46611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu41.data       341109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu42.data        97827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu43.data        97411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu44.data       104268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu45.data       142702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu46.data        39377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu47.data       174587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu48.data        63559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu49.data        35760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu50.data        34889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu51.data        39013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu52.data        35475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu53.data        13489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu54.data        39191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu55.data        32822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu56.data        25288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu57.data        64940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu58.data        70662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu59.data        28452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu60.data        64609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu61.data       103690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu62.data        53463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu63.data        35884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu64.data        28516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7640700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu00.data     0.320129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu01.data     0.172961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu02.data     0.082716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu03.data     0.268671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu04.data     0.057871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu05.data     0.277543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu06.data     0.193649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu07.data     0.183946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu08.data     0.284918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu09.data     0.288063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu10.data     0.209824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu11.data     0.346008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu12.data     0.242818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu13.data     0.236550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu14.data     0.231443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu15.data     0.229636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu16.data     0.228064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu17.data     0.225528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu18.data     0.216050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu19.data     0.209230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu20.data     0.205728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu21.data     0.264234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu22.data     0.227657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu23.data     0.200687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu24.data     0.229751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu25.data     0.265070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu26.data     0.184628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu27.data     0.247891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu28.data     0.084983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu29.data     0.348168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu30.data     0.195253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu31.data     0.183981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu32.data     0.214852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu33.data     0.326693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu34.data     0.347941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu35.data     0.261892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu36.data     0.131107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu37.data     0.158159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu38.data     0.176825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu39.data     0.300364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu40.data     0.238549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu41.data     0.204726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu42.data     0.213663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu43.data     0.206404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu44.data     0.180429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu45.data     0.175968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu46.data     0.105569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu47.data     0.164955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu48.data     0.239195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu49.data     0.267617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu50.data     0.375018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu51.data     0.203240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu52.data     0.301480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu53.data     0.079991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu54.data     0.210150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu55.data     0.224727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu56.data     0.120887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu57.data     0.300816                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu58.data     0.239280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu59.data     0.305251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu60.data     0.227012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu61.data     0.161346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu62.data     0.259432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu63.data     0.237766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu64.data     0.193505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239675                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.cpu00.data        38913                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu01.data          252                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu02.data         3727                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu03.data         1140                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu04.data         2127                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu05.data         1890                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu06.data         3433                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu07.data         1410                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu08.data         8545                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu09.data         9147                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu10.data        11181                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu11.data         2995                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu12.data         6119                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu13.data         2603                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu14.data        10407                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu15.data        13114                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu16.data         5552                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu17.data        20612                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu18.data         4571                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu19.data         7384                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu20.data         2832                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu21.data         5498                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu22.data         5667                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu23.data         2080                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu24.data         4543                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu25.data         1800                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu26.data         2920                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu27.data         4063                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu28.data         3358                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu29.data          310                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu30.data          467                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu31.data          837                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu32.data          139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu33.data          907                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu34.data         1607                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu35.data         5667                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu36.data         7739                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu37.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu38.data          589                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu39.data         2323                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu40.data         1309                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu41.data        30710                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu42.data         2128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu43.data         3859                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu44.data        10027                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu45.data        13038                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu46.data         3314                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu47.data        15564                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu48.data         2581                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu49.data          435                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu50.data          273                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu51.data         1160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu52.data         1049                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu53.data          519                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu54.data         1442                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu55.data          471                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu56.data         1103                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu57.data         2320                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu58.data         4465                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu59.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu60.data         1981                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu61.data        10697                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu62.data         1347                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu63.data         1529                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu64.data          930                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            320872                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu00.data      1833978                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu01.data         2686                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu02.data        99090                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu03.data         7002                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu04.data        68758                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu05.data         9366                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu06.data        34108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu07.data        17409                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu08.data       103245                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu09.data        21090                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu10.data        18370                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu11.data        15518                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu12.data        17183                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu13.data        10867                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu14.data        19519                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu15.data        27310                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu16.data        18517                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu17.data        63065                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu18.data        12923                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu19.data        16199                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu20.data        11245                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu21.data        18753                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu22.data        20293                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu23.data        11227                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu24.data        12390                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu25.data         9247                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu26.data        10460                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu27.data        11255                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu28.data        55015                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu29.data         8024                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu30.data         7764                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu31.data         6567                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu32.data         2107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu33.data         8917                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu34.data        10976                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu35.data        15323                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu36.data        11285                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu37.data          422                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu38.data         8998                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu39.data         9382                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu40.data         8641                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu41.data        45948                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu42.data        11516                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu43.data        17380                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu44.data        13586                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu45.data        18011                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu46.data         3706                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu47.data        19460                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu48.data         9365                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu49.data         6389                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu50.data         6004                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu51.data         6965                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu52.data         8696                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu53.data         1400                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu54.data         7013                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu55.data         9670                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu56.data         4029                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu57.data        10520                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu58.data        10282                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu59.data         6655                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu60.data         6368                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu61.data        12027                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu62.data        11061                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu63.data         5067                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu64.data         3962                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2929574                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu00.data      1872891                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu01.data         2938                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu02.data       102817                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu03.data         8142                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu04.data        70885                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu05.data        11256                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu06.data        37541                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu07.data        18819                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu08.data       111790                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu09.data        30237                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu10.data        29551                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu11.data        18513                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu12.data        23302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu13.data        13470                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu14.data        29926                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu15.data        40424                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu16.data        24069                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu17.data        83677                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu18.data        17494                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu19.data        23583                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu20.data        14077                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu21.data        24251                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu22.data        25960                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu23.data        13307                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu24.data        16933                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu25.data        11047                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu26.data        13380                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu27.data        15318                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu28.data        58373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu29.data         8334                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu30.data         8231                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu31.data         7404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu32.data         2246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu33.data         9824                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu34.data        12583                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu35.data        20990                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu36.data        19024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu37.data          425                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu38.data         9587                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu39.data        11705                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu40.data         9950                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu41.data        76658                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu42.data        13644                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu43.data        21239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu44.data        23613                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu45.data        31049                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu46.data         7020                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu47.data        35024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu48.data        11946                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu49.data         6824                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu50.data         6277                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu51.data         8125                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu52.data         9745                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu53.data         1919                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu54.data         8455                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu55.data        10141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu56.data         5132                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu57.data        12840                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu58.data        14747                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu59.data         6805                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu60.data         8349                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu61.data        22724                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu62.data        12408                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu63.data         6596                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu64.data         4892                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       3250446                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu00.data     0.979223                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu01.data     0.914227                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu02.data     0.963751                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu03.data     0.859985                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu04.data     0.969994                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu05.data     0.832090                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu06.data     0.908553                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu07.data     0.925076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu08.data     0.923562                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu09.data     0.697490                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu10.data     0.621637                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu11.data     0.838222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu12.data     0.737405                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu13.data     0.806756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu14.data     0.652242                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu15.data     0.675589                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu16.data     0.769330                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu17.data     0.753672                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu18.data     0.738710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu19.data     0.686893                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu20.data     0.798821                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu21.data     0.773288                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu22.data     0.781703                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu23.data     0.843691                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu24.data     0.731707                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu25.data     0.837060                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu26.data     0.781764                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu27.data     0.734756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu28.data     0.942473                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu29.data     0.962803                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu30.data     0.943263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu31.data     0.886953                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu32.data     0.938112                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu33.data     0.907675                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu34.data     0.872288                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu35.data     0.730014                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu36.data     0.593198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu37.data     0.992941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu38.data     0.938563                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu39.data     0.801538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu40.data     0.868442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu41.data     0.599389                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu42.data     0.844034                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu43.data     0.818306                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu44.data     0.575361                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu45.data     0.580083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu46.data     0.527920                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu47.data     0.555619                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu48.data     0.783944                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu49.data     0.936254                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu50.data     0.956508                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu51.data     0.857231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu52.data     0.892355                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu53.data     0.729547                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu54.data     0.829450                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu55.data     0.953555                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu56.data     0.785074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu57.data     0.819315                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu58.data     0.697227                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu59.data     0.977957                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu60.data     0.762726                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu61.data     0.529264                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu62.data     0.891441                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu63.data     0.768193                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu64.data     0.809894                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.901284                       # miss rate for InvalidateReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32687.686197                       # Cycle average of tags in use
system.l2.tags.total_refs                    81677100                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16177675                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.048754                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  48731676                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    9904.762359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.inst     841.880897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data   15013.772638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.dtb.walker    19.399747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.itb.walker    21.283930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.inst     129.496408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data     141.706833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.dtb.walker     1.326149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.itb.walker     1.560425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.inst      18.749891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.data      72.768260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.dtb.walker     0.531393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.itb.walker     0.084015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.inst      11.989928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.data      20.243636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.dtb.walker     0.261197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.itb.walker     0.062215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.inst       5.744747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.data      96.307275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.dtb.walker     0.170877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.itb.walker     0.000543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.inst      14.833066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.data      51.602948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.dtb.walker     0.385458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.itb.walker     0.282571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.inst      37.465248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.data      78.256170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.dtb.walker     0.319840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.itb.walker     0.866320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.inst      26.916257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.data     122.001961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.dtb.walker     0.317261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.itb.walker     0.531351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.inst     487.611908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.data     785.948744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.dtb.walker     7.685936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.itb.walker    10.631485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.inst      52.593023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.data     136.088403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.dtb.walker     0.616700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.itb.walker     0.286535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.inst     102.085134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.data     181.689614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.dtb.walker     0.517013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.itb.walker     0.265705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.inst      61.589625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.data     149.120019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.dtb.walker     0.781185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.itb.walker     3.633423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.inst      49.283743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.data     136.164451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.dtb.walker     0.690172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.itb.walker     0.315143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.inst      30.412817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.data      80.786784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.dtb.walker     0.493721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.itb.walker     0.103067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.inst      43.542877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.data     109.942363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.dtb.walker     0.669179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.itb.walker     0.179082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.inst      61.960399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.data     176.929734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.dtb.walker     0.696554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.itb.walker     0.241990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.inst      36.479980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.data      80.920972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.dtb.walker     0.648494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.itb.walker     0.042431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.inst      70.113009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data     232.044259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.dtb.walker     0.879259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.itb.walker     0.468829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.inst      29.734534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data     100.033479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.dtb.walker     0.402131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.itb.walker     0.108727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.inst      95.312722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data     140.262686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.dtb.walker     1.907649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.itb.walker     2.331013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.inst       8.823906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.data      38.080487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.dtb.walker     0.248201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.itb.walker     0.006309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.inst      27.773856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.data     108.587355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.dtb.walker     0.562345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.itb.walker     0.262244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.inst      23.505839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.data      83.043701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.dtb.walker     0.358975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.itb.walker     0.218835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.inst      12.096197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.data      31.599074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.dtb.walker     0.281464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.itb.walker     0.060285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.inst      21.690348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.data      68.558121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.dtb.walker     0.386853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.itb.walker     0.172522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.inst      10.224405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.data      30.915106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.dtb.walker     0.504507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.itb.walker     0.100347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.inst      15.418777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.data      48.084475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.dtb.walker     0.309905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.itb.walker     0.075103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.inst      23.479549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.data      42.504461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.dtb.walker     0.316000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.itb.walker     0.214635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.inst      42.624455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.data      60.563617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.dtb.walker     0.376827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.itb.walker     0.275282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.inst       7.890898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.data      37.221254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.dtb.walker     0.360959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.itb.walker     0.136603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.inst      10.249894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.data      27.538049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.dtb.walker     0.214576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.itb.walker     0.012668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.inst      11.033121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.data      36.624464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.dtb.walker     0.389726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.itb.walker     0.223134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.inst       2.694733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.data      23.479875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.dtb.walker     0.219526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.itb.walker     0.014979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.inst       7.885657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.data      32.092664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.dtb.walker     0.258653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.itb.walker     0.031193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.inst      14.198737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.data      47.431609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.dtb.walker     0.262683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.itb.walker     0.056014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.inst      43.298364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.data     101.444944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.dtb.walker     0.432481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.itb.walker     0.180691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.inst     102.021332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.data      70.193548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.dtb.walker     2.296491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.itb.walker     3.715812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.inst      39.037987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.data      69.430670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.dtb.walker     0.205279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.inst      10.558237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.data      23.390107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.dtb.walker     0.281536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.itb.walker     0.205046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.inst       7.982404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.data      34.044681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.dtb.walker     0.410967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.itb.walker     0.127822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.inst       9.916515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.data      24.756132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.dtb.walker     0.353280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.itb.walker     0.046321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.inst      35.517208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.data      92.856403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.dtb.walker     1.394029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.itb.walker     0.870016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.inst      20.965231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.data      33.092657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.dtb.walker     0.743384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.itb.walker     0.332143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.inst      21.548794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.data      54.802643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.dtb.walker     1.072598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.itb.walker     0.494718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.inst       9.095323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.data      27.226972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.dtb.walker     0.823711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.itb.walker     1.293400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.inst      21.053796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.data      55.282726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.dtb.walker     0.795707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.itb.walker     0.517781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.inst      13.004722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.data      22.760019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.dtb.walker     0.229813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.itb.walker     0.001206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.inst      22.047026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.data      54.452640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.dtb.walker     0.734787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.itb.walker     0.835562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.inst      28.399887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.data      43.370222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.dtb.walker     0.563752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.itb.walker     0.372453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.inst      21.053576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.data      43.583315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.dtb.walker     0.307125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.itb.walker     0.055375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.inst       4.467845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.data      19.191128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.dtb.walker     0.182473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.itb.walker     0.026288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.inst       9.045802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.data      23.364809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.dtb.walker     0.206704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.itb.walker     0.023432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.inst      13.140979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.data      23.101642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.dtb.walker     0.208580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.itb.walker     0.068427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.inst       6.805177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.data       9.300517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.dtb.walker     0.149052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.inst       6.192730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.data      22.442764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.dtb.walker     0.190138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.itb.walker     0.028268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.inst       9.634109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.data      22.323406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.dtb.walker     0.239573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.itb.walker     0.064109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.inst       5.065651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.data      14.149696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.dtb.walker     0.176879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.itb.walker     0.002326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.inst      20.103762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.data      38.685642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.dtb.walker     0.445536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.itb.walker     0.243121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.inst       9.956650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.data      30.991777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.dtb.walker     0.399013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.itb.walker     0.340589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.inst       4.767084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.data      19.885883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.dtb.walker     0.150859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.itb.walker     0.029163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.inst      13.211187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.data      20.635377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.dtb.walker     0.154444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.itb.walker     0.078278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.inst       4.773262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.data      20.752892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.dtb.walker     0.575630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.itb.walker     0.567929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.inst       8.305698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.data      28.456780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.dtb.walker     0.274834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.itb.walker     0.291521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.inst       3.574283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.data      10.438941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.dtb.walker     0.184566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.itb.walker     0.219843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.inst       5.033528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.data      14.362528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.dtb.walker     0.129042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.itb.walker     0.038137                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.302269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.inst      0.025692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.458184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.dtb.walker     0.000592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.itb.walker     0.000650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.inst      0.003952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.004325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.dtb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.itb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.inst      0.000572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.data      0.002221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.inst      0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.data      0.000618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.inst      0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.data      0.002939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.inst      0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.data      0.001575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.inst      0.001143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.data      0.002388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.itb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.inst      0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.data      0.003723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.inst      0.014881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.data      0.023985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.dtb.walker     0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.itb.walker     0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.inst      0.001605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.data      0.004153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.inst      0.003115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.data      0.005545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.inst      0.001880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.data      0.004551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.itb.walker     0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.inst      0.001504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.data      0.004155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.inst      0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.data      0.002465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.inst      0.001329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.data      0.003355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.dtb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.inst      0.001891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.data      0.005399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.inst      0.001113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.data      0.002470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.dtb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.inst      0.002140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.007081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.dtb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.inst      0.000907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.003053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.inst      0.002909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.004280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.dtb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.itb.walker     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.inst      0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.data      0.001162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.inst      0.000848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.data      0.003314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.inst      0.000717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.data      0.002534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.inst      0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.data      0.000964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.inst      0.000662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.data      0.002092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.inst      0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.data      0.000943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.inst      0.000471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.data      0.001467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.inst      0.000717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.data      0.001297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.inst      0.001301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.data      0.001848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.inst      0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.data      0.001136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.inst      0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.data      0.000840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.inst      0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.data      0.001118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.inst      0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.data      0.000717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.inst      0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.data      0.000979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.inst      0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.data      0.001447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.inst      0.001321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.data      0.003096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.inst      0.003113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.data      0.002142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.dtb.walker     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.itb.walker     0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.inst      0.001191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.data      0.002119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.inst      0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.data      0.000714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.inst      0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.data      0.001039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.inst      0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.data      0.000755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.inst      0.001084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.data      0.002834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.dtb.walker     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.inst      0.000640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.data      0.001010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.inst      0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.data      0.001672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.dtb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.inst      0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.data      0.000831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.inst      0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.data      0.001687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.inst      0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.data      0.000695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.inst      0.000673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.data      0.001662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.dtb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.itb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.inst      0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.data      0.001324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.inst      0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.data      0.001330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.inst      0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.data      0.000586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.inst      0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.data      0.000713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.inst      0.000401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.data      0.000705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.inst      0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.data      0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.inst      0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.data      0.000685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.inst      0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.data      0.000681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.inst      0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.data      0.000432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.inst      0.000614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.data      0.001181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.dtb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.inst      0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.data      0.000946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.inst      0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.data      0.000607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.inst      0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.data      0.000630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.inst      0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.data      0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.dtb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.inst      0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.data      0.000868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.inst      0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.data      0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.inst      0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.data      0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.dtb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24367                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.006958                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 694609755                       # Number of tag accesses
system.l2.tags.data_accesses                694609755                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu00.inst      2438236                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.data    589144224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.dtb.walker       101312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.itb.walker        41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.inst       172932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.data       706736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.itb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.inst       212460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.data      2732736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.dtb.walker        16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.itb.walker        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.inst       412820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.data      1365456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.dtb.walker        10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.itb.walker         6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.inst        84860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.data      1733664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.dtb.walker         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.inst       582372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.data      2147120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.dtb.walker        11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.itb.walker        10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.inst       695308                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.data      2444160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.dtb.walker         9856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.itb.walker         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.inst       303540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.data      1291472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.itb.walker         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.inst      7711132                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.data     22492256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.dtb.walker       133376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.itb.walker       117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.inst      1408324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.data      4317744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.dtb.walker        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.itb.walker         9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.inst      1254444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.data      4203904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.dtb.walker        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.itb.walker        13376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.inst       969428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.data      3966864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.dtb.walker        15424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.itb.walker        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.inst      1202876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.data      4275104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.dtb.walker        15040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.itb.walker        10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.inst       700964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.data      2414320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.dtb.walker        11264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.inst      1078540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.data      3423552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.dtb.walker        11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.itb.walker         9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.inst      1435636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.data      4814736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.dtb.walker        15232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.itb.walker        10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.inst       924636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.data      3073184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.dtb.walker        10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.itb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.inst      1185476                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.data      6621168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.dtb.walker        20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.itb.walker         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.inst       581932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.data      2297024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.dtb.walker         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.itb.walker         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.inst      2109140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.data      4161744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.dtb.walker        49280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.itb.walker        77056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.inst       394940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.data      1196192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.dtb.walker         5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.itb.walker         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.inst       794724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.data      3778864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.dtb.walker        12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.itb.walker         9856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.inst       818956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.data      3529664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.dtb.walker        11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.itb.walker         7680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.inst       434996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.data      1445392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.dtb.walker        10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.itb.walker         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.inst       515996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.data      2292640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.dtb.walker        13504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.itb.walker        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.inst       423876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.data      1830320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.dtb.walker         7488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.itb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.inst       334700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.data      1454784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.dtb.walker         6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.itb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.inst       607636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.data      1835536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.dtb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.itb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.inst       210236                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.data      1617632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.dtb.walker         5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.itb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.inst       337444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.data      1658352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.dtb.walker         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.itb.walker         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.inst       310860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.data       921856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.dtb.walker         5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.itb.walker         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.inst       294964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.data      1097040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.dtb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.itb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.inst       121628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.data       535456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.itb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.inst       384132                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.data      1409136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.dtb.walker         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.itb.walker         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.inst       829356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.data      2523712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.dtb.walker        11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.itb.walker         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.inst       864212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.data      3123280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.dtb.walker        11072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.itb.walker         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.inst      2165500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.data      2383648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.dtb.walker        73984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.itb.walker       100160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.inst       448612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.data      1162672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.dtb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.inst       286028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.data       947712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.dtb.walker         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.inst       443316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.data      2217680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.dtb.walker        23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.itb.walker        18688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.inst       398172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.data      1107808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.dtb.walker         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.itb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.inst      1022020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.data      7467760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.dtb.walker        62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.itb.walker        34112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.inst       933100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.data      2099456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.dtb.walker        38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.itb.walker        24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.inst       527508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.data      2385040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.dtb.walker        34112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.itb.walker        27264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.inst       294588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.data      2203040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.dtb.walker        51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.itb.walker        38464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.inst       485732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.data      2898608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.dtb.walker        58752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.itb.walker        46720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.inst       194508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.data       485888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.dtb.walker         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.inst       716212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.data      3036688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.dtb.walker        43968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.itb.walker        43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.inst       477148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.data      1754400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.dtb.walker        17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.itb.walker        18176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.inst       393604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.data      1100592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.dtb.walker         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.itb.walker         4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.inst       340972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.data      1371072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.dtb.walker         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.itb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.inst       332244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.data       885520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.dtb.walker         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.itb.walker         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.inst       450364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.data      1190048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.dtb.walker         7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.itb.walker         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.inst       108836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.data       204016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.dtb.walker         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.inst       191372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.data       846656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.itb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.inst       290356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.data      1010192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.dtb.walker         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.itb.walker         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.inst       136156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.data       405792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.inst       524740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.data      1934832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.dtb.walker        15104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.itb.walker        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.inst       297132                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.data      1853120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.dtb.walker        24832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.itb.walker        22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.inst       261716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.data      1014416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.dtb.walker         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.itb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.inst       573052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.data      1393376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.dtb.walker         6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.itb.walker         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.inst       218980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.data      1947504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.dtb.walker        36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.itb.walker        28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.inst       342924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.data      1348864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.dtb.walker        11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.itb.walker        11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.inst        99508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.data      1054224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.dtb.walker        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.itb.walker        14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.inst       102364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.data       767712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.dtb.walker         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.itb.walker         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          794668796                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu00.inst      2438236                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu01.inst       172932                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu02.inst       212460                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu03.inst       412820                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu04.inst        84860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu05.inst       582372                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu06.inst       695308                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu07.inst       303540                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu08.inst      7711132                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu09.inst      1408324                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu10.inst      1254444                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu11.inst       969428                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu12.inst      1202876                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu13.inst       700964                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu14.inst      1078540                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu15.inst      1435636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu16.inst       924636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu17.inst      1185476                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu18.inst       581932                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu19.inst      2109140                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu20.inst       394940                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu21.inst       794724                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu22.inst       818956                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu23.inst       434996                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu24.inst       515996                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu25.inst       423876                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu26.inst       334700                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu27.inst       607636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu28.inst       210236                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu29.inst       337444                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu30.inst       310860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu31.inst       294964                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu32.inst       121628                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu33.inst       384132                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu34.inst       829356                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu35.inst       864212                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu36.inst      2165500                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu37.inst       448612                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu38.inst       286028                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu39.inst       443316                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu40.inst       398172                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu41.inst      1022020                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu42.inst       933100                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu43.inst       527508                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu44.inst       294588                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu45.inst       485732                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu46.inst       194508                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu47.inst       716212                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu48.inst       477148                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu49.inst       393604                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu50.inst       340972                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu51.inst       332244                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu52.inst       450364                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu53.inst       108836                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu54.inst       191372                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu55.inst       290356                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu56.inst       136156                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu57.inst       524740                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu58.inst       297132                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu59.inst       261716                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu60.inst       573052                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu61.inst       218980                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu62.inst       342924                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu63.inst        99508                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu64.inst       102364                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      46200476                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    856119168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu00.data        50932                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu01.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu02.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu03.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu04.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu05.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu06.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu07.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu08.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu09.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu10.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu11.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu12.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu13.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu14.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu15.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu16.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu17.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu18.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu19.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu20.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu21.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu22.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu23.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu24.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu25.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu26.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu27.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu28.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu29.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu30.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu31.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu32.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu33.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu34.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu35.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu36.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu37.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu38.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu39.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu40.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu41.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu42.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu43.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu44.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu45.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu46.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu47.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu48.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu49.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu50.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu51.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu52.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu53.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu54.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu55.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu56.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu57.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu58.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu59.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu60.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu61.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu62.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu63.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu64.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       856170868                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu00.inst        125074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.data       9213894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.dtb.walker         1583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.itb.walker          651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.inst          3378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.data         11160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.dtb.walker           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.itb.walker           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.inst          4005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.data         42818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.dtb.walker          261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.itb.walker          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.inst          7145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.data         21456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.dtb.walker          158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.itb.walker          108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.inst          2030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.data         27211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.dtb.walker           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.inst          9813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.data         33673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.dtb.walker          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.itb.walker          162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.inst         11587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.data         38316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.dtb.walker          154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.itb.walker          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.inst          5475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.data         20307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.dtb.walker           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.inst        121228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.data        351571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.dtb.walker         2084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.itb.walker         1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.inst         22756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.data         67596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.dtb.walker          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.itb.walker          156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.inst         20361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.data         65819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.dtb.walker          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.itb.walker          209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.inst         15917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.data         62117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.dtb.walker          241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.itb.walker          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.inst         19574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.data         66935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.dtb.walker          235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.itb.walker          162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.inst         11741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.data         37862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.dtb.walker          176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.inst         17650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.data         53633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.dtb.walker          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.itb.walker          142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.inst         23239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.data         75372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.dtb.walker          238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.itb.walker          169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.inst         15264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.data         48162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.dtb.walker          160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.itb.walker           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.inst         19349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.data        103601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.dtb.walker          313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.itb.walker           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.inst          9928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.data         36038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.dtb.walker           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.itb.walker           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.inst         33800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.data         65176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.dtb.walker          770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.itb.walker         1204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.inst          7025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.data         18841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.dtb.walker           84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.itb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.inst         13281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.data         59197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.dtb.walker          199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.itb.walker          154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.inst         13669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.data         55305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.dtb.walker          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.itb.walker          120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.inst          7679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.data         22740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.dtb.walker          157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.itb.walker          134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.inst          8954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.data         35980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.dtb.walker          211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.itb.walker          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.inst          7524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.data         28758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.dtb.walker          117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.itb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.inst          6140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.data         22892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.dtb.walker           94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.itb.walker           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.inst         10414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.data         28843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.dtb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.itb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.inst          4214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.data         25440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.dtb.walker           83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.inst          6211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.data         26078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.dtb.walker          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.itb.walker           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.inst          5805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.data         14572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.dtb.walker           83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.itb.walker           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.inst          5566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.data         17311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.dtb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.itb.walker           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.inst          2867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.data          8538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.dtb.walker           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.itb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.inst          6978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.data         22191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.dtb.walker          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.itb.walker           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.inst         13944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.data         39608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.dtb.walker          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.itb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.inst         14498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.data         48978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.dtb.walker          173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.itb.walker           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.inst         34840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.data         37423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.dtb.walker         1156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.itb.walker         1565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.inst          8023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.data         18347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.inst          5492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.data         14990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.dtb.walker          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.inst          7959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.data         34835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.dtb.walker          361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.itb.walker          292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.inst          7263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.data         17495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.dtb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.itb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.inst         17020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.data        116871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.dtb.walker          970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.itb.walker          533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.inst         15640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.data         32993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.dtb.walker          606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.itb.walker          379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.inst          9312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.data         37457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.dtb.walker          533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.itb.walker          426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.inst          5682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.data         34615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.dtb.walker          806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.itb.walker          601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.inst          8678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.data         45485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.dtb.walker          918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.itb.walker          730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.inst          4137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.data          7788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.dtb.walker           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.inst         12298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.data         47646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.dtb.walker          687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.itb.walker          673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.inst          8572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.data         27612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.dtb.walker          267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.itb.walker          284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.inst          7276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.data         17398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.dtb.walker           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.itb.walker           69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.inst          6463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.data         21626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.dtb.walker           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.itb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.inst          6336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.data         14041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.dtb.walker           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.itb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.inst          8191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.data         18801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.dtb.walker          115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.itb.walker          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.inst          2864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.data          3396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.dtb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.inst          4163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.data         13439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.dtb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.itb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.inst          5719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.data         15996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.dtb.walker           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.itb.walker           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.inst          3319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.data          6554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.dtb.walker           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.inst          9400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.data         30447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.dtb.walker          236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.itb.walker          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.inst          5853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.data         29172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.dtb.walker          388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.itb.walker          358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.inst          5309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.data         16069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.dtb.walker           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.itb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.inst         10183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.data         21992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.dtb.walker          102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.inst          4660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.data         30652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.dtb.walker          576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.itb.walker          442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.inst          6606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.data         21300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.dtb.walker          177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.itb.walker          187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.inst          2812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.data         16698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.dtb.walker          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.itb.walker          219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.inst          2866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.data         12223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.dtb.walker           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.itb.walker           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12585384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     13376862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu00.data         6367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu01.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu02.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu03.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu04.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu05.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu06.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu07.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu08.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu09.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu10.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu11.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu12.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu13.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu14.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu15.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu16.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu17.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu18.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu19.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu20.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu21.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu22.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu23.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu24.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu25.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu26.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu27.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu28.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu29.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu30.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu31.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu32.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu33.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu34.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu35.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu36.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu37.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu38.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu39.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu40.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu41.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu42.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu43.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu44.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu45.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu46.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu47.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu48.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu49.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu50.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu51.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu52.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu53.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu54.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu55.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu56.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu57.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu58.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu59.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu60.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu61.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu62.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu63.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu64.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13383357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu00.inst          344319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.data        83196834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.dtb.walker        14307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.itb.walker         5884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.inst           24421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.data           99803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.dtb.walker          506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.itb.walker          434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.inst           30003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.data          385907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.dtb.walker         2359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.itb.walker         2296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.inst           58297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.data          192825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.dtb.walker         1428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.itb.walker          976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.inst           11984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.data          244822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.dtb.walker          226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.itb.walker            9                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.inst           82240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.data          303209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.dtb.walker         1609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.itb.walker         1464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.inst           98189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.data          345156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.dtb.walker         1392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.itb.walker         1166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.inst           42865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.data          182377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.dtb.walker          723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.itb.walker          380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.inst         1088938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.data         3176276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.dtb.walker        18835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.itb.walker        16557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.inst          198878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.data          609736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.dtb.walker         1771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.itb.walker         1410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.inst          177148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.data          593660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.dtb.walker         1970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.itb.walker         1889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.inst          136899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.data          560186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.dtb.walker         2178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.itb.walker         1545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.inst          169866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.data          603715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.dtb.walker         2124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.itb.walker         1464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.inst           98988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.data          340942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.dtb.walker         1591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.itb.walker          714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.inst          152308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.data          483462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.dtb.walker         1663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.itb.walker         1283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.inst          202735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.data          679920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.dtb.walker         2151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.itb.walker         1527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.inst          130574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.data          433984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.dtb.walker         1446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.itb.walker          578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.inst          167409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.data          935018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.dtb.walker         2829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.itb.walker          768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.inst           82178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.data          324377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.dtb.walker          732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.itb.walker          271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.inst          297845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.data          587707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.dtb.walker         6959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.itb.walker        10882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.inst           55772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.data          168922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.dtb.walker          759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.itb.walker          172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.inst          112228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.data          533638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.dtb.walker         1799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.itb.walker         1392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.inst          115650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.data          498446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.dtb.walker         1663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.itb.walker         1085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.inst           61429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.data          204113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.dtb.walker         1419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.itb.walker         1211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.inst           72867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.data          323758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.dtb.walker         1907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.itb.walker         1672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.inst           59858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.data          258471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.dtb.walker         1057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.itb.walker          488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.inst           47265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.data          205439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.dtb.walker          850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.itb.walker          723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.inst           85808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.data          259208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.dtb.walker          813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.itb.walker          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.inst           29689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.data          228436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.dtb.walker          750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.itb.walker          334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.inst           47653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.data          234187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.dtb.walker         1066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.itb.walker          895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.inst           43899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.data          130181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.dtb.walker          750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.itb.walker          262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.inst           41654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.data          154920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.dtb.walker         1030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.itb.walker          542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.inst           17176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.data           75615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.dtb.walker          470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.itb.walker          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.inst           54246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.data          198993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.dtb.walker         1202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.itb.walker          669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.inst          117119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.data          356390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.dtb.walker         1609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.itb.walker          831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.inst          122041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.data          441058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.dtb.walker         1564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.itb.walker          777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.inst          305804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.data          336610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.dtb.walker        10448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.itb.walker        14144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.inst           63351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.data          164188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.dtb.walker           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.inst           40392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.data          133832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.dtb.walker         1066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.itb.walker          714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.inst           62603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.data          313173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.dtb.walker         3263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.itb.walker         2639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.inst           56228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.data          156441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.dtb.walker          868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.itb.walker          208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.inst          144326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.data         1054570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.dtb.walker         8767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.itb.walker         4817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.inst          131769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.data          296478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.dtb.walker         5477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.itb.walker         3425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.inst           74493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.data          336807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.dtb.walker         4817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.itb.walker         3850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.inst           41601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.data          311105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.dtb.walker         7285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.itb.walker         5432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.inst           68593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.data          409331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.dtb.walker         8297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.itb.walker         6598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.inst           27468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.data           68615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.dtb.walker          371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.itb.walker           27                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.inst          101141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.data          428830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.dtb.walker         6209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.itb.walker         6082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.inst           67381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.data          247750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.dtb.walker         2413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.itb.walker         2567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.inst           55583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.data          155422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.dtb.walker          841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.itb.walker          624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.inst           48151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.data          193618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.dtb.walker          859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.itb.walker          524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.inst           46918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.data          125050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.dtb.walker          696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.itb.walker          316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.inst           63599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.data          168054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.dtb.walker         1039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.itb.walker         1175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.inst           15369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.data           28810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.dtb.walker          199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.inst           27025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.data          119562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.dtb.walker          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.itb.walker          208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.inst           41003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.data          142656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.dtb.walker          777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.itb.walker          696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.inst           19227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.data           57304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.dtb.walker          289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.itb.walker           45                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.inst           74102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.data          273230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.dtb.walker         2133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.itb.walker         1808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.inst           41960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.data          261691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.dtb.walker         3507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.itb.walker         3236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.inst           36959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.data          143252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.dtb.walker          669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.itb.walker          488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.inst           80924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.data          196768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.dtb.walker          922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.itb.walker          380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.inst           30924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.data          275020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.dtb.walker         5206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.itb.walker         3995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.inst           48426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.data          190482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.dtb.walker         1600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.itb.walker         1690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.inst           14052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.data          148874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.dtb.walker         1970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.itb.walker         1979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.inst           14455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.data          108414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.dtb.walker          886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.itb.walker          732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112220277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu00.inst       344319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu01.inst        24421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu02.inst        30003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu03.inst        58297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu04.inst        11984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu05.inst        82240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu06.inst        98189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu07.inst        42865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu08.inst      1088938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu09.inst       198878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu10.inst       177148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu11.inst       136899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu12.inst       169866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu13.inst        98988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu14.inst       152308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu15.inst       202735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu16.inst       130574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu17.inst       167409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu18.inst        82178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu19.inst       297845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu20.inst        55772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu21.inst       112228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu22.inst       115650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu23.inst        61429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu24.inst        72867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu25.inst        59858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu26.inst        47265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu27.inst        85808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu28.inst        29689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu29.inst        47653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu30.inst        43899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu31.inst        41654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu32.inst        17176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu33.inst        54246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu34.inst       117119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu35.inst       122041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu36.inst       305804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu37.inst        63351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu38.inst        40392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu39.inst        62603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu40.inst        56228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu41.inst       144326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu42.inst       131769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu43.inst        74493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu44.inst        41601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu45.inst        68593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu46.inst        27468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu47.inst       101141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu48.inst        67381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu49.inst        55583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu50.inst        48151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu51.inst        46918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu52.inst        63599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu53.inst        15369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu54.inst        27025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu55.inst        41003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu56.inst        19227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu57.inst        74102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu58.inst        41960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu59.inst        36959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu60.inst        80924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu61.inst        30924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu62.inst        48426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu63.inst        14052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu64.inst        14455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6524265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120898078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu00.data           7192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu01.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu02.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu03.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu04.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu05.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu06.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu07.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu08.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu09.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu10.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu11.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu12.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu13.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu14.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu15.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu16.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu17.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu18.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu19.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu20.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu21.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu22.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu23.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu24.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu25.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu26.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu27.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu28.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu29.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu30.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu31.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu32.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu33.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu34.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu35.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu36.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu37.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu38.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu39.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu40.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu41.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu42.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu43.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu44.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu45.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu46.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu47.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu48.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu49.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu50.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu51.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu52.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu53.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu54.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu55.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu56.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu57.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu58.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu59.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu60.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu61.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu62.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu63.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu64.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120905379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120898078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.inst         344319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.data       83204026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.dtb.walker        14307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.itb.walker         5884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.inst          24421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.data          99804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.dtb.walker          506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.itb.walker          434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.inst          30003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.data         385909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.dtb.walker         2359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.itb.walker         2296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.inst          58297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.data         192826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.dtb.walker         1428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.itb.walker          976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.inst          11984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.data         244824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.dtb.walker          226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.itb.walker            9                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.inst          82240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.data         303210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.dtb.walker         1609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.itb.walker         1464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.inst          98189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.data         345157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.dtb.walker         1392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.itb.walker         1166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.inst          42865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.data         182379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.dtb.walker          723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.itb.walker          380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.inst        1088938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.data        3176277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.dtb.walker        18835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.itb.walker        16557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.inst         198878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.data         609738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.dtb.walker         1771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.itb.walker         1410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.inst         177148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.data         593662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.dtb.walker         1970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.itb.walker         1889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.inst         136899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.data         560188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.dtb.walker         2178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.itb.walker         1545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.inst         169866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.data         603717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.dtb.walker         2124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.itb.walker         1464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.inst          98988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.data         340943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.dtb.walker         1591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.itb.walker          714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.inst         152308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.data         483463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.dtb.walker         1663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.itb.walker         1283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.inst         202735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.data         679921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.dtb.walker         2151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.itb.walker         1527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.inst         130574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.data         433986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.dtb.walker         1446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.itb.walker          578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.inst         167409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.data         935019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.dtb.walker         2829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.itb.walker          768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.inst          82178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.data         324379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.dtb.walker          732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.itb.walker          271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.inst         297845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.data         587708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.dtb.walker         6959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.itb.walker        10882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.inst          55772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.data         168924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.dtb.walker          759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.itb.walker          172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.inst         112228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.data         533639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.dtb.walker         1799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.itb.walker         1392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.inst         115650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.data         498448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.dtb.walker         1663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.itb.walker         1085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.inst          61429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.data         204115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.dtb.walker         1419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.itb.walker         1211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.inst          72867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.data         323760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.dtb.walker         1907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.itb.walker         1672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.inst          59858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.data         258473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.dtb.walker         1057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.itb.walker          488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.inst          47265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.data         205441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.dtb.walker          850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.itb.walker          723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.inst          85808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.data         259210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.dtb.walker          813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.itb.walker          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.inst          29689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.data         228438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.dtb.walker          750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.itb.walker          334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.inst          47653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.data         234188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.dtb.walker         1066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.itb.walker          895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.inst          43899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.data         130183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.dtb.walker          750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.itb.walker          262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.inst          41654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.data         154922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.dtb.walker         1030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.itb.walker          542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.inst          17176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.data          75617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.dtb.walker          470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.itb.walker          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.inst          54246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.data         198995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.dtb.walker         1202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.itb.walker          669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.inst         117119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.data         356391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.dtb.walker         1609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.itb.walker          831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.inst         122041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.data         441060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.dtb.walker         1564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.itb.walker          777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.inst         305804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.data         336612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.dtb.walker        10448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.itb.walker        14144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.inst          63351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.data         164190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.dtb.walker           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.inst          40392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.data         133834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.dtb.walker         1066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.itb.walker          714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.inst          62603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.data         313175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.dtb.walker         3263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.itb.walker         2639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.inst          56228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.data         156442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.dtb.walker          868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.itb.walker          208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.inst         144326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.data        1054572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.dtb.walker         8767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.itb.walker         4817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.inst         131769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.data         296479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.dtb.walker         5477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.itb.walker         3425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.inst          74493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.data         336808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.dtb.walker         4817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.itb.walker         3850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.inst          41601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.data         311107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.dtb.walker         7285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.itb.walker         5432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.inst          68593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.data         409333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.dtb.walker         8297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.itb.walker         6598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.inst          27468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.data          68617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.dtb.walker          371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.itb.walker           27                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.inst         101141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.data         428832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.dtb.walker         6209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.itb.walker         6082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.inst          67381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.data         247752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.dtb.walker         2413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.itb.walker         2567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.inst          55583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.data         155423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.dtb.walker          841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.itb.walker          624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.inst          48151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.data         193620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.dtb.walker          859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.itb.walker          524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.inst          46918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.data         125052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.dtb.walker          696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.itb.walker          316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.inst          63599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.data         168056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.dtb.walker         1039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.itb.walker         1175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.inst          15369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.data          28812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.dtb.walker          199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.inst          27025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.data         119563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.dtb.walker          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.itb.walker          208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.inst          41003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.data         142657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.dtb.walker          777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.itb.walker          696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.inst          19227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.data          57306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.dtb.walker          289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.itb.walker           45                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.inst          74102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.data         273232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.dtb.walker         2133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.itb.walker         1808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.inst          41960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.data         261693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.dtb.walker         3507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.itb.walker         3236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.inst          36959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.data         143254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.dtb.walker          669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.itb.walker          488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.inst          80924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.data         196769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.dtb.walker          922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.itb.walker          380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.inst          30924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.data         275021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.dtb.walker         5206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.itb.walker         3995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.inst          48426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.data         190483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.dtb.walker         1600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.itb.walker         1690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.inst          14052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.data         148875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.dtb.walker         1970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.itb.walker         1979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.inst          14455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.data         108415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.dtb.walker          886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.itb.walker          732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233125656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2719230662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2719230662400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 7081329849960                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2719230662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2719230662400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 7081329849960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                46144                       # Transaction distribution
system.iobus.trans_dist::ReadResp               46144                       # Transaction distribution
system.iobus.trans_dist::WriteReq              298586                       # Transaction distribution
system.iobus.trans_dist::WriteResp             298586                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        92656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        80168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       173286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       516174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       516174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  689460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        92676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          411                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46882                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       140289                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     16389048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     16389048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 16529337                       # Cumulative packet size per connected master and slave (bytes)
system.cpu54.numPwrStateTransitions              2545                       # Number of power state transitions
system.cpu54.pwrStateClkGateDist::samples         1259                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::mean   5578719528.761716                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::stdev  69936523219.758850                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::1000-5e+10         1252     99.44%     99.44% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::5e+10-1e+11            2      0.16%     99.60% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::2.5e+11-3e+11            3      0.24%     99.84% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::6e+11-6.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::total          1259                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateResidencyTicks::ON   57721963249                       # Cumulative time (in ticks) in various power states
system.cpu54.pwrStateResidencyTicks::CLK_GATED 7023607886711                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.demand_hits::.cpu54.inst      8760684                       # number of demand (read+write) hits
system.cpu54.icache.demand_hits::total        8760684                       # number of demand (read+write) hits
system.cpu54.icache.overall_hits::.cpu54.inst      8760684                       # number of overall hits
system.cpu54.icache.overall_hits::total       8760684                       # number of overall hits
system.cpu54.icache.demand_misses::.cpu54.inst       105916                       # number of demand (read+write) misses
system.cpu54.icache.demand_misses::total       105916                       # number of demand (read+write) misses
system.cpu54.icache.overall_misses::.cpu54.inst       105916                       # number of overall misses
system.cpu54.icache.overall_misses::total       105916                       # number of overall misses
system.cpu54.icache.demand_accesses::.cpu54.inst      8866600                       # number of demand (read+write) accesses
system.cpu54.icache.demand_accesses::total      8866600                       # number of demand (read+write) accesses
system.cpu54.icache.overall_accesses::.cpu54.inst      8866600                       # number of overall (read+write) accesses
system.cpu54.icache.overall_accesses::total      8866600                       # number of overall (read+write) accesses
system.cpu54.icache.demand_miss_rate::.cpu54.inst     0.011946                       # miss rate for demand accesses
system.cpu54.icache.demand_miss_rate::total     0.011946                       # miss rate for demand accesses
system.cpu54.icache.overall_miss_rate::.cpu54.inst     0.011946                       # miss rate for overall accesses
system.cpu54.icache.overall_miss_rate::total     0.011946                       # miss rate for overall accesses
system.cpu54.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu54.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu54.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu54.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu54.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu54.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu54.icache.writebacks::.writebacks       105392                       # number of writebacks
system.cpu54.icache.writebacks::total          105392                       # number of writebacks
system.cpu54.icache.replacements               105392                       # number of replacements
system.cpu54.icache.ReadReq_hits::.cpu54.inst      8760684                       # number of ReadReq hits
system.cpu54.icache.ReadReq_hits::total       8760684                       # number of ReadReq hits
system.cpu54.icache.ReadReq_misses::.cpu54.inst       105916                       # number of ReadReq misses
system.cpu54.icache.ReadReq_misses::total       105916                       # number of ReadReq misses
system.cpu54.icache.ReadReq_accesses::.cpu54.inst      8866600                       # number of ReadReq accesses(hits+misses)
system.cpu54.icache.ReadReq_accesses::total      8866600                       # number of ReadReq accesses(hits+misses)
system.cpu54.icache.ReadReq_miss_rate::.cpu54.inst     0.011946                       # miss rate for ReadReq accesses
system.cpu54.icache.ReadReq_miss_rate::total     0.011946                       # miss rate for ReadReq accesses
system.cpu54.icache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.tags.tagsinuse         211.587683                       # Cycle average of tags in use
system.cpu54.icache.tags.total_refs           8866600                       # Total number of references to valid blocks.
system.cpu54.icache.tags.sampled_refs          105916                       # Sample count of references to valid blocks.
system.cpu54.icache.tags.avg_refs           83.713509                       # Average number of references to valid blocks.
system.cpu54.icache.tags.warmup_cycle    4132608754476                       # Cycle when the warmup percentage was hit.
system.cpu54.icache.tags.occ_blocks::.cpu54.inst   211.587683                       # Average occupied blocks per requestor
system.cpu54.icache.tags.occ_percent::.cpu54.inst     0.413257                       # Average percentage of cache occupancy
system.cpu54.icache.tags.occ_percent::total     0.413257                       # Average percentage of cache occupancy
system.cpu54.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu54.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu54.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu54.icache.tags.tag_accesses        17839116                       # Number of tag accesses
system.cpu54.icache.tags.data_accesses       17839116                       # Number of data accesses
system.cpu54.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.itb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.demand_hits::.cpu54.data      3263746                       # number of demand (read+write) hits
system.cpu54.dcache.demand_hits::total        3263746                       # number of demand (read+write) hits
system.cpu54.dcache.overall_hits::.cpu54.data      3286621                       # number of overall hits
system.cpu54.dcache.overall_hits::total       3286621                       # number of overall hits
system.cpu54.dcache.demand_misses::.cpu54.data        74912                       # number of demand (read+write) misses
system.cpu54.dcache.demand_misses::total        74912                       # number of demand (read+write) misses
system.cpu54.dcache.overall_misses::.cpu54.data        78879                       # number of overall misses
system.cpu54.dcache.overall_misses::total        78879                       # number of overall misses
system.cpu54.dcache.demand_accesses::.cpu54.data      3338658                       # number of demand (read+write) accesses
system.cpu54.dcache.demand_accesses::total      3338658                       # number of demand (read+write) accesses
system.cpu54.dcache.overall_accesses::.cpu54.data      3365500                       # number of overall (read+write) accesses
system.cpu54.dcache.overall_accesses::total      3365500                       # number of overall (read+write) accesses
system.cpu54.dcache.demand_miss_rate::.cpu54.data     0.022438                       # miss rate for demand accesses
system.cpu54.dcache.demand_miss_rate::total     0.022438                       # miss rate for demand accesses
system.cpu54.dcache.overall_miss_rate::.cpu54.data     0.023438                       # miss rate for overall accesses
system.cpu54.dcache.overall_miss_rate::total     0.023438                       # miss rate for overall accesses
system.cpu54.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu54.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu54.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu54.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu54.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu54.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu54.dcache.writebacks::.writebacks        28792                       # number of writebacks
system.cpu54.dcache.writebacks::total           28792                       # number of writebacks
system.cpu54.dcache.replacements                60784                       # number of replacements
system.cpu54.dcache.ReadReq_hits::.cpu54.data      2024002                       # number of ReadReq hits
system.cpu54.dcache.ReadReq_hits::total       2024002                       # number of ReadReq hits
system.cpu54.dcache.ReadReq_misses::.cpu54.data        50968                       # number of ReadReq misses
system.cpu54.dcache.ReadReq_misses::total        50968                       # number of ReadReq misses
system.cpu54.dcache.ReadReq_accesses::.cpu54.data      2074970                       # number of ReadReq accesses(hits+misses)
system.cpu54.dcache.ReadReq_accesses::total      2074970                       # number of ReadReq accesses(hits+misses)
system.cpu54.dcache.ReadReq_miss_rate::.cpu54.data     0.024563                       # miss rate for ReadReq accesses
system.cpu54.dcache.ReadReq_miss_rate::total     0.024563                       # miss rate for ReadReq accesses
system.cpu54.dcache.WriteReq_hits::.cpu54.data      1239336                       # number of WriteReq hits
system.cpu54.dcache.WriteReq_hits::total      1239336                       # number of WriteReq hits
system.cpu54.dcache.WriteReq_misses::.cpu54.data        15242                       # number of WriteReq misses
system.cpu54.dcache.WriteReq_misses::total        15242                       # number of WriteReq misses
system.cpu54.dcache.WriteReq_accesses::.cpu54.data      1254578                       # number of WriteReq accesses(hits+misses)
system.cpu54.dcache.WriteReq_accesses::total      1254578                       # number of WriteReq accesses(hits+misses)
system.cpu54.dcache.WriteReq_miss_rate::.cpu54.data     0.012149                       # miss rate for WriteReq accesses
system.cpu54.dcache.WriteReq_miss_rate::total     0.012149                       # miss rate for WriteReq accesses
system.cpu54.dcache.SoftPFReq_hits::.cpu54.data          141                       # number of SoftPFReq hits
system.cpu54.dcache.SoftPFReq_hits::total          141                       # number of SoftPFReq hits
system.cpu54.dcache.SoftPFReq_misses::.cpu54.data          375                       # number of SoftPFReq misses
system.cpu54.dcache.SoftPFReq_misses::total          375                       # number of SoftPFReq misses
system.cpu54.dcache.SoftPFReq_accesses::.cpu54.data          516                       # number of SoftPFReq accesses(hits+misses)
system.cpu54.dcache.SoftPFReq_accesses::total          516                       # number of SoftPFReq accesses(hits+misses)
system.cpu54.dcache.SoftPFReq_miss_rate::.cpu54.data     0.726744                       # miss rate for SoftPFReq accesses
system.cpu54.dcache.SoftPFReq_miss_rate::total     0.726744                       # miss rate for SoftPFReq accesses
system.cpu54.dcache.SoftPFExReq_hits::.cpu54.data        22734                       # number of SoftPFExReq hits
system.cpu54.dcache.SoftPFExReq_hits::total        22734                       # number of SoftPFExReq hits
system.cpu54.dcache.SoftPFExReq_misses::.cpu54.data         3592                       # number of SoftPFExReq misses
system.cpu54.dcache.SoftPFExReq_misses::total         3592                       # number of SoftPFExReq misses
system.cpu54.dcache.SoftPFExReq_accesses::.cpu54.data        26326                       # number of SoftPFExReq accesses(hits+misses)
system.cpu54.dcache.SoftPFExReq_accesses::total        26326                       # number of SoftPFExReq accesses(hits+misses)
system.cpu54.dcache.SoftPFExReq_miss_rate::.cpu54.data     0.136443                       # miss rate for SoftPFExReq accesses
system.cpu54.dcache.SoftPFExReq_miss_rate::total     0.136443                       # miss rate for SoftPFExReq accesses
system.cpu54.dcache.WriteLineReq_hits::.cpu54.data          408                       # number of WriteLineReq hits
system.cpu54.dcache.WriteLineReq_hits::total          408                       # number of WriteLineReq hits
system.cpu54.dcache.WriteLineReq_misses::.cpu54.data         8702                       # number of WriteLineReq misses
system.cpu54.dcache.WriteLineReq_misses::total         8702                       # number of WriteLineReq misses
system.cpu54.dcache.WriteLineReq_accesses::.cpu54.data         9110                       # number of WriteLineReq accesses(hits+misses)
system.cpu54.dcache.WriteLineReq_accesses::total         9110                       # number of WriteLineReq accesses(hits+misses)
system.cpu54.dcache.WriteLineReq_miss_rate::.cpu54.data     0.955214                       # miss rate for WriteLineReq accesses
system.cpu54.dcache.WriteLineReq_miss_rate::total     0.955214                       # miss rate for WriteLineReq accesses
system.cpu54.dcache.LoadLockedReq_hits::.cpu54.data        30944                       # number of LoadLockedReq hits
system.cpu54.dcache.LoadLockedReq_hits::total        30944                       # number of LoadLockedReq hits
system.cpu54.dcache.LoadLockedReq_misses::.cpu54.data         1062                       # number of LoadLockedReq misses
system.cpu54.dcache.LoadLockedReq_misses::total         1062                       # number of LoadLockedReq misses
system.cpu54.dcache.LoadLockedReq_accesses::.cpu54.data        32006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu54.dcache.LoadLockedReq_accesses::total        32006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu54.dcache.LoadLockedReq_miss_rate::.cpu54.data     0.033181                       # miss rate for LoadLockedReq accesses
system.cpu54.dcache.LoadLockedReq_miss_rate::total     0.033181                       # miss rate for LoadLockedReq accesses
system.cpu54.dcache.StoreCondReq_hits::.cpu54.data        30777                       # number of StoreCondReq hits
system.cpu54.dcache.StoreCondReq_hits::total        30777                       # number of StoreCondReq hits
system.cpu54.dcache.StoreCondReq_misses::.cpu54.data          117                       # number of StoreCondReq misses
system.cpu54.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu54.dcache.StoreCondReq_accesses::.cpu54.data        30894                       # number of StoreCondReq accesses(hits+misses)
system.cpu54.dcache.StoreCondReq_accesses::total        30894                       # number of StoreCondReq accesses(hits+misses)
system.cpu54.dcache.StoreCondReq_miss_rate::.cpu54.data     0.003787                       # miss rate for StoreCondReq accesses
system.cpu54.dcache.StoreCondReq_miss_rate::total     0.003787                       # miss rate for StoreCondReq accesses
system.cpu54.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7081329849960                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.tags.tagsinuse         313.737680                       # Cycle average of tags in use
system.cpu54.dcache.tags.total_refs           3435739                       # Total number of references to valid blocks.
system.cpu54.dcache.tags.sampled_refs           72945                       # Sample count of references to valid blocks.
system.cpu54.dcache.tags.avg_refs           47.100404                       # Average number of references to valid blocks.
system.cpu54.dcache.tags.warmup_cycle    4132608782256                       # Cycle when the warmup percentage was hit.
system.cpu54.dcache.tags.occ_blocks::.cpu54.data   313.737680                       # Average occupied blocks per requestor
system.cpu54.dcache.tags.occ_percent::.cpu54.data     0.306384                       # Average percentage of cache occupancy
system.cpu54.dcache.tags.occ_percent::total     0.306384                       # Average percentage of cache occupancy
system.cpu54.dcache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu54.dcache.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.cpu54.dcache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu54.dcache.tags.tag_accesses         6944597                       # Number of tag accesses
system.cpu54.dcache.tags.data_accesses        6944597                       # Number of data accesses

---------- End Simulation Statistics   ----------
