[
  {
    "mnemonic": "LUI",
    "category": "Upper Immediate",
    "format": "U-type",
    "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxx0110111",
    "description": "Build 32-bit constants and uses the U-type format. LUI places the U-immediate value in the top 20 bits of the destination register rd, filling in the lowest 12 bits with zeros.",
    "operands": [
      "rd",
      "imm"
    ],
    "operandTypes": [
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = sext(immediate[31:12] << 12)",
    "encodingFields": [
      {
        "name": "imm[31:12]",
        "startBit": 12,
        "endBit": 31,
        "value": "xxxxxxxxxxxxxxxxxxxx",
        "description": "Immediate value [31:12]",
        "category": "immediate"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AUIPC",
    "category": "Upper Immediate",
    "format": "U-type",
    "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxx0010111",
    "description": "Build pc-relative addresses and uses the U-type format. AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits with zeros, adds this offset to the pc, then places the result in register rd.",
    "operands": [
      "rd",
      "imm"
    ],
    "operandTypes": [
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = pc + sext(immediate[31:12] << 12)",
    "encodingFields": [
      {
        "name": "imm[31:12]",
        "startBit": 12,
        "endBit": 31,
        "value": "xxxxxxxxxxxxxxxxxxxx",
        "description": "Immediate value [31:12]",
        "category": "immediate"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "JAL",
    "category": "Jump",
    "format": "J-type",
    "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxx1101111",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "rd",
      "imm"
    ],
    "operandTypes": [
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = pc+4; pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[20]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [20] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:1]",
        "startBit": 21,
        "endBit": 30,
        "value": "xxxxxxxxxx",
        "description": "Immediate bits [10:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 20,
        "endBit": 20,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "imm[19:12]",
        "startBit": 12,
        "endBit": 19,
        "value": "xxxxxxxx",
        "description": "Immediate bits [19:12]",
        "category": "immediate"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1101111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "JALR",
    "category": "Jump",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx1100111",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "t =pc+4; pc=(x[rs1]+sext(offset))&\u223c1; x[rd]=t",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BEQ",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx1100011",
    "description": "Take the branch if registers rs1 and rs2 are equal.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "if (x[rs1] == x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BNE",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx1100011",
    "description": "Take the branch if registers rs1 and rs2 are not equal.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "if (x[rs1] != x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BLT",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx1100011",
    "description": "Take the branch if registers rs1 is less than rs2, using signed comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "if (x[rs1] <s x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BGE",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx101xxxxx1100011",
    "description": "Take the branch if registers rs1 is greater than or equal to rs2, using signed comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "if (x[rs1] >=s x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BLTU",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx1100011",
    "description": "Take the branch if registers rs1 is less than rs2, using unsigned comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "if (x[rs1] <u x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BGEU",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx111xxxxx1100011",
    "description": "Take the branch if registers rs1 is greater than or equal to rs2, using unsigned comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "if (x[rs1] >=u x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LB",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0000011",
    "description": "Loads a 8-bit value from memory and sign-extends this to 32 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = sext(M[x[rs1] + sext(offset)][7:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LH",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0000011",
    "description": "Loads a 16-bit value from memory and sign-extends this to 32 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = sext(M[x[rs1] + sext(offset)][15:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LW",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0000011",
    "description": "Loads a 32-bit value from memory and sign-extends this to 32 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = sext(M[x[rs1] + sext(offset)][31:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LBU",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0000011",
    "description": "Loads a 8-bit value from memory and zero-extends this to 32 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = M[x[rs1] + sext(offset)][7:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LHU",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx101xxxxx0000011",
    "description": "Loads a 16-bit value from memory and zero-extends this to 32 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = M[x[rs1] + sext(offset)][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SB",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0100011",
    "description": "Store 8-bit, values from the low bits of register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][7:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0100011",
    "description": "Store 16-bit, values from the low bits of register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SW",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0100011",
    "description": "Store 32-bit, values from the low bits of register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADDI",
    "category": "Arithmetic",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0010011",
    "description": "Adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low 32 bits of the result. ADDI rd, rs1, 0 is used to implement the MV rd, rs1 assembler pseudo-instruction.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] + sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLTI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0010011",
    "description": "Place the value 1 in register rd if register rs1 is less than the signextended immediate when both are treated as signed numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] <s sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLTIU",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0010011",
    "description": "Place the value 1 in register rd if register rs1 is less than the immediate when both are treated as unsigned numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] <u sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "XORI",
    "category": "Logical",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0010011",
    "description": "Performs bitwise XOR on register rs1 and the sign-extended 12-bit immediate and place the result in rdNote, \u201cXORI rd, rs1, -1\u201d performs a bitwise logical inversion of register rs1(assembler pseudo-instruction NOT rd, rs)",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] ^ sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ORI",
    "category": "Logical",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx0010011",
    "description": "Performs bitwise OR on register rs1 and the sign-extended 12-bit immediate and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] | sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ANDI",
    "category": "Logical",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx111xxxxx0010011",
    "description": "Performs bitwise AND on register rs1 and the sign-extended 12-bit immediate and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] & sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLLI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0000000xxxxxxxxxx001xxxxx0010011",
    "description": "Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] << shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0000000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRLI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0000000xxxxxxxxxx101xxxxx0010011",
    "description": "Performs logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] >>u shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0000000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRAI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0100000xxxxxxxxxx101xxxxx0010011",
    "description": "Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] >>s shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0100000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADD",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx000xxxxx0110011",
    "description": "Adds the registers rs1 and rs2 and stores the result in rd.Arithmetic overflow is ignored and the result is simply the low 32 bits of the result.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] + x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SUB",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0100000xxxxxxxxxx000xxxxx0110011",
    "description": "Subs the register rs2 from rs1 and stores the result in rd.Arithmetic overflow is ignored and the result is simply the low 32 bits of the result.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] - x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLL",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx001xxxxx0110011",
    "description": "Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] << x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLT",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx010xxxxx0110011",
    "description": "Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as signed numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] <s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLTU",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx011xxxxx0110011",
    "description": "Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as unsigned numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] <u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "XOR",
    "category": "Logical",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx100xxxxx0110011",
    "description": "Performs bitwise XOR on registers rs1 and rs2 and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] ^ x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRL",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx101xxxxx0110011",
    "description": "Logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] >>u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRA",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0100000xxxxxxxxxx101xxxxx0110011",
    "description": "Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] >>s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "OR",
    "category": "Logical",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx110xxxxx0110011",
    "description": "Performs bitwise OR on registers rs1 and rs2 and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] | x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AND",
    "category": "Logical",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx111xxxxx0110011",
    "description": "Performs bitwise AND on registers rs1 and rs2 and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "x[rd] = x[rs1] & x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FENCE",
    "category": "Synchronization",
    "format": "FENCE-Type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0001111",
    "description": "Used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or coprocessors.Any combination of device input (I), device output (O), memory reads (R), and memory writes (W) may be ordered with respect to any combination of the same.Informally, no other RISC-V hart or external device can observe any operation in the successor set following a FENCE before any operation in the predecessor set preceding the FENCE.",
    "operands": [
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32I",
    "pseudocode": "Fence(pred, succ)",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "xxxx",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "xxxx",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "xxxx",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FENCE.TSO",
    "category": "Synchronization",
    "format": "FENCE-Type",
    "encoding": "10000011001100000000000000001111",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32I",
    "pseudocode": "# Memory fence with TSO semantics\n# All prior loads/stores complete before subsequent loads/stores\nfence(predecessor=RW, successor=RW, TSO=true)",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "1000",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "0011",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "0011",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "PAUSE",
    "category": "Other",
    "format": "FENCE-Type",
    "encoding": "00000001000000000000000000001111",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32I",
    "pseudocode": "# Hint to reduce power/resources in spin-wait\n# Encoded as FENCE with pred=W, succ=0\n# No architectural state change\nnop  # Implementation may reduce pipeline resources",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "0000",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "0001",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "0000",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ECALL",
    "category": "System",
    "format": "R-type",
    "encoding": "00000000000000000000000001110011",
    "description": "Make a request to the supporting execution environment.When executed in U-mode, S-mode, or M-mode, it generates an environment-call-from-U-mode exception, environment-call-from-S-mode exception, or environment-call-from-M-mode exception, respectively, and performs no other operation.",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32I",
    "pseudocode": "RaiseException(EnvironmentCall)",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "EBREAK",
    "category": "System",
    "format": "R-type",
    "encoding": "00000000000100000000000001110011",
    "description": "Used by debuggers to cause control to be transferred back to a debugging environment.It generates a breakpoint exception and performs no other operation.",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32I",
    "pseudocode": "RaiseException(Breakpoint)",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LWU",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx0000011",
    "description": "Loads a 32-bit value from memory and zero-extends this to 64 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = M[x[rs1] + sext(offset)][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LD",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0000011",
    "description": "Loads a 64-bit value from memory into register rd for RV64I.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = M[x[rs1] + sext(offset)][63:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SD",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0100011",
    "description": "Store 64-bit, values from register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][63:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLLI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "000000xxxxxxxxxxx001xxxxx0010011",
    "description": "Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] << shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "000000xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRLI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "000000xxxxxxxxxxx101xxxxx0010011",
    "description": "Performs logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] >>u shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "000000xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRAI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "010000xxxxxxxxxxx101xxxxx0010011",
    "description": "Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] >>s shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "010000xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADDIW",
    "category": "Arithmetic",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0011011",
    "description": "Adds the sign-extended 12-bit immediate to register rs1 and produces the proper sign-extension of a 32-bit result in rd.Overflows are ignored and the result is the low 32 bits of the result sign-extended to 64 bits.Note, ADDIW rd, rs1, 0 writes the sign-extension of the lower 32 bits of register rs1 into register rd (assembler pseudoinstruction SEXT.W).",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext((x[rs1] + sext(immediate))[31:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLLIW",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0000000xxxxxxxxxx001xxxxx0011011",
    "description": "Performs logical left shift on the 32-bit of value in register rs1 by the shift amount held in the lower 5 bits of the immediate.Encodings with $imm[5] neq 0$ are reserved.",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext((x[rs1] << shamt)[31:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0000000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRLIW",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0000000xxxxxxxxxx101xxxxx0011011",
    "description": "Performs logical right shift on the 32-bit of value in register rs1 by the shift amount held in the lower 5 bits of the immediate.Encodings with $imm[5] neq 0$ are reserved.",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] >>u shamt)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0000000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRAIW",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0100000xxxxxxxxxx101xxxxx0011011",
    "description": "Performs arithmetic right shift on the 32-bit of value in register rs1 by the shift amount held in the lower 5 bits of the immediate.Encodings with $imm[5] neq 0$ are reserved.",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] >>s shamt)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0100000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADDW",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx000xxxxx0111011",
    "description": "Adds the 32-bit of registers rs1 and 32-bit of register rs2 and stores the result in rd.Arithmetic overflow is ignored and the low 32-bits of the result is sign-extended to 64-bits and written to the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext((x[rs1] + x[rs2])[31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SUBW",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0100000xxxxxxxxxx000xxxxx0111011",
    "description": "Subtract the 32-bit of registers rs1 and 32-bit of register rs2 and stores the result in rd.Arithmetic overflow is ignored and the low 32-bits of the result is sign-extended to 64-bits and written to the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext((x[rs1] - x[rs2])[31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLLW",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx001xxxxx0111011",
    "description": "Performs logical left shift on the low 32-bits value in register rs1 by the shift amount held in the lower 5 bits of register rs2 and produce 32-bit results and written to the destination register rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext((x[rs1] << x[rs2][4:0])[31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRLW",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx101xxxxx0111011",
    "description": "Performs logical right shift on the low 32-bits value in register rs1 by the shift amount held in the lower 5 bits of register rs2 and produce 32-bit results and written to the destination register rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] >>u x[rs2][4:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRAW",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0100000xxxxxxxxxx101xxxxx0111011",
    "description": "Performs arithmetic right shift on the low 32-bits value in register rs1 by the shift amount held in the lower 5 bits of register rs2 and produce 32-bit results and written to the destination register rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] >>s x[rs2][4:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FENCE.I",
    "category": "Synchronization",
    "format": "FENCE-Type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0001111",
    "description": "Provides explicit synchronization between writes to instruction memory and instruction fetches on the same hart.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32Zifencei",
    "pseudocode": "Fence(Store, Fetch)",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "xxxx",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "xxxx",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "xxxx",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FENCE.I",
    "category": "Synchronization",
    "format": "FENCE-Type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0001111",
    "description": "Provides explicit synchronization between writes to instruction memory and instruction fetches on the same hart.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64Zifencei",
    "pseudocode": "Fence(Store, Fetch)",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "xxxx",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "xxxx",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "xxxx",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRW",
    "category": "Other",
    "format": "CSR-Type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx1110011",
    "description": "Atomically swaps values in the CSRs and integer registers.CSRRW reads the old value of the CSR, zero-extends the value to 32 bits, then writes it to integer register rd.The initial value in rs1 is written to the CSR.If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read.",
    "operands": [
      "rd",
      "csr",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "csr",
      "register"
    ],
    "extension": "RV32Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRW",
    "category": "Other",
    "format": "CSR-Type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx1110011",
    "description": "Atomically swaps values in the CSRs and integer registers.CSRRW reads the old value of the CSR, zero-extends the value to 64 bits, then writes it to integer register rd.The initial value in rs1 is written to the CSR.If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side effects that might occur on a CSR read.",
    "operands": [
      "rd",
      "csr",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "csr",
      "register"
    ],
    "extension": "RV64Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRS",
    "category": "Other",
    "format": "CSR-Type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx1110011",
    "description": "Reads the value of the CSR, zero-extends the value to 32 bits, and writes it to integer register rd.The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR.Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable.Other bits in the CSR are unaffected (though CSRs might have side effects when written).",
    "operands": [
      "rd",
      "csr",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "csr",
      "register"
    ],
    "extension": "RV32Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRS",
    "category": "Other",
    "format": "CSR-Type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx1110011",
    "description": "Reads the value of the CSR, zero-extends the value to 64 bits, and writes it to integer register rd.The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR.Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable.Other bits in the CSR are unaffected (though CSRs might have side effects when written).",
    "operands": [
      "rd",
      "csr",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "csr",
      "register"
    ],
    "extension": "RV64Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRC",
    "category": "Other",
    "format": "CSR-Type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx1110011",
    "description": "Reads the value of the CSR, zero-extends the value to 32 bits, and writes it to integer register rd.The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR.Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable.Other bits in the CSR are unaffected.",
    "operands": [
      "rd",
      "csr",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "csr",
      "register"
    ],
    "extension": "RV32Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t &\u223cx[rs1]; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRC",
    "category": "Other",
    "format": "CSR-Type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx1110011",
    "description": "Reads the value of the CSR, zero-extends the value to 64 bits, and writes it to integer register rd.The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR.Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable.Other bits in the CSR are unaffected.",
    "operands": [
      "rd",
      "csr",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "csr",
      "register"
    ],
    "extension": "RV64Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t &\u223cx[rs1]; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRWI",
    "category": "Other",
    "format": "CSRI-Type",
    "encoding": "xxxxxxxxxxxxxxxxx101xxxxx1110011",
    "description": "Update the CSR using an 32-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.",
    "operands": [
      "rd",
      "csr",
      "imm"
    ],
    "operandTypes": [
      "register",
      "csr",
      "immediate"
    ],
    "extension": "RV32Zicsr",
    "pseudocode": "x[rd] = CSRs[csr]; CSRs[csr] = zimm",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "5-bit unsigned immediate",
        "category": "immediate"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRWI",
    "category": "Other",
    "format": "CSRI-Type",
    "encoding": "xxxxxxxxxxxxxxxxx101xxxxx1110011",
    "description": "Update the CSR using an 64-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.",
    "operands": [
      "rd",
      "csr",
      "imm"
    ],
    "operandTypes": [
      "register",
      "csr",
      "immediate"
    ],
    "extension": "RV64Zicsr",
    "pseudocode": "x[rd] = CSRs[csr]; CSRs[csr] = zimm",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "5-bit unsigned immediate",
        "category": "immediate"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRSI",
    "category": "Other",
    "format": "CSRI-Type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx1110011",
    "description": "Set CSR bit using an 32-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.",
    "operands": [
      "rd",
      "csr",
      "imm"
    ],
    "operandTypes": [
      "register",
      "csr",
      "immediate"
    ],
    "extension": "RV32Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t | zimm; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "5-bit unsigned immediate",
        "category": "immediate"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRSI",
    "category": "Other",
    "format": "CSRI-Type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx1110011",
    "description": "Set CSR bit using an 64-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.",
    "operands": [
      "rd",
      "csr",
      "imm"
    ],
    "operandTypes": [
      "register",
      "csr",
      "immediate"
    ],
    "extension": "RV64Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t | zimm; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "5-bit unsigned immediate",
        "category": "immediate"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRCI",
    "category": "Other",
    "format": "CSRI-Type",
    "encoding": "xxxxxxxxxxxxxxxxx111xxxxx1110011",
    "description": "Clear CSR bit using an 32-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.",
    "operands": [
      "rd",
      "csr",
      "imm"
    ],
    "operandTypes": [
      "register",
      "csr",
      "immediate"
    ],
    "extension": "RV32Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t &\u223czimm; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "5-bit unsigned immediate",
        "category": "immediate"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CSRRCI",
    "category": "Other",
    "format": "CSRI-Type",
    "encoding": "xxxxxxxxxxxxxxxxx111xxxxx1110011",
    "description": "Clear CSR bit using an 64-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field.",
    "operands": [
      "rd",
      "csr",
      "imm"
    ],
    "operandTypes": [
      "register",
      "csr",
      "immediate"
    ],
    "extension": "RV64Zicsr",
    "pseudocode": "t = CSRs[csr]; CSRs[csr] = t &\u223czimm; x[rd] = t",
    "encodingFields": [
      {
        "name": "csr",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "CSR address",
        "category": "csr"
      },
      {
        "name": "uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "5-bit unsigned immediate",
        "category": "immediate"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MUL",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx000xxxxx0110011",
    "description": "performs an 32-bit\\(\\times\\)32-bit multiplication of signed rs1 by signed rs2 and places the lower 32 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = x[rs1] \u00d7 x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULH",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx001xxxxx0110011",
    "description": "performs an 32-bit\\(\\times\\)32-bit multiplication of signed rs1 by signed rs2 and places the upper 32 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = (x[rs1] s\u00d7s x[rs2]) >>s 32",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULHSU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx010xxxxx0110011",
    "description": "performs an 32-bit\\(\\times\\)32-bit multiplication of signed rs1 by unsigned rs2 and places the upper 32 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = (x[rs1] s\\(\\times\\)x[rs2]) >>s 32",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULHU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx011xxxxx0110011",
    "description": "performs an 32-bit\\(\\times\\)32-bit multiplication of unsigned rs1 by unsigned rs2 and places the upper 32 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = (x[rs1] u\\(\\times\\)x[rs2]) >>u 32",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "DIV",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx100xxxxx0110011",
    "description": "perform an 32 bits by 32 bits signed integer division of rs1 by rs2, rounding towards zero.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = x[rs1] /s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "DIVU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx101xxxxx0110011",
    "description": "perform an 32 bits by 32 bits unsigned integer division of rs1 by rs2, rounding towards zero.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = x[rs1] /u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REM",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx110xxxxx0110011",
    "description": "perform an 32 bits by 32 bits signed integer reminder of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = x[rs1] %s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REMU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx111xxxxx0110011",
    "description": "perform an 32 bits by 32 bits unsigned integer reminder of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32M",
    "pseudocode": "x[rd] = x[rs1] %u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULW",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx000xxxxx0111011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = sext((x[rs1] \u00d7 x[rs2])[31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "DIVW",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx100xxxxx0111011",
    "description": "perform an 32 bits by 32 bits signed integer division of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] /s x[rs2][31:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "DIVUW",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx101xxxxx0111011",
    "description": "perform an 32 bits by 32 bits unsigned integer division of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] /u x[rs2][31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REMW",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx110xxxxx0111011",
    "description": "perform an 32 bits by 32 bits signed integer reminder of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] %s x[rs2][31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REMUW",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx111xxxxx0111011",
    "description": "perform an 32 bits by 32 bits unsigned integer reminder of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = sext(x[rs1][31:0] %u x[rs2][31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LR.W",
    "category": "Load",
    "format": "R-Atomic",
    "encoding": "00010xx00000xxxxx010xxxxx0101111",
    "description": "load a word from the address in rs1, places the sign-extended value in rd, and registers a reservation on the memory address.",
    "operands": [
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = LoadReserved32(M[x[rs1]])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00010",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SC.W",
    "category": "Store",
    "format": "R-Atomic",
    "encoding": "00011xxxxxxxxxxxx010xxxxx0101111",
    "description": "write a word in rs2 to the address in rs1, provided a valid reservation still exists on that address.SC writes zero to rd on success or a nonzero code on failure.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = StoreConditional32(M[x[rs1]], x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00011",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOSWAP.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00001xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, swap the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] SWAP x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00001",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOADD.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] + x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOXOR.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply exclusive or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] ^ x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOAND.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "01100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] & x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "01100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOOR.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "01000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] | x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "01000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMIN.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "10000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply min operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MIN x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "10000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMAX.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "10100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply max operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MAX x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "10100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMINU.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "11000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MINU x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "11000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMAXU.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "11100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MAXU x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "11100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LR.D",
    "category": "Load",
    "format": "R-Atomic",
    "encoding": "00010xx00000xxxxx011xxxxx0101111",
    "description": "load a 64-bit data from the address in rs1, places value in rd, and registers a reservation on the memory address.",
    "operands": [
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = LoadReserved64(M[x[rs1]])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00010",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SC.D",
    "category": "Store",
    "format": "R-Atomic",
    "encoding": "00011xxxxxxxxxxxx011xxxxx0101111",
    "description": "write a 64-bit data in rs2 to the address in rs1, provided a valid reservation still exists on that address.SC writes zero to rd on success or a nonzero code on failure.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = StoreConditional64(M[x[rs1]], x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00011",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOSWAP.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00001xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, swap the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] SWAP x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00001",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOADD.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00000xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] + x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOXOR.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00100xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply xor the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] ^ x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOAND.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "01100xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] & x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "01100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOOR.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "01000xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] | x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "01000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMIN.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "10000xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply min the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] MIN x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "10000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMAX.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "10100xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply max the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] MAX x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "10100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMINU.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "11000xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] MINU x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "11000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMAXU.D",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "11100xxxxxxxxxxxx011xxxxx0101111",
    "description": "atomically load a 64-bit data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO64(M[x[rs1]] MAXU x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "11100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLW",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0000111",
    "description": "Load a single-precision floating-point value from memory into floating-point register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = M[x[rs1] + sext(offset)][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSW",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0100111",
    "description": "Store a single-precision value from floating-point register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32F",
    "pseudocode": "M[x[rs1] + sext(offset)] = f[rs2][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1000011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1000111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1001011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1001111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.S",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f[rs1] + f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.S",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000100xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point substraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f[rs1] - f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.S",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001000xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point multiplication.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f[rs1] \u00d7 f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.S",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001100xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point division.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f[rs1] / f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010110000000xxxxxxxxxxxxx1010011",
    "description": "Perform single-precision square root.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = sqrt(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010000xxxxxxxxxx000xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = {f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010000xxxxxxxxxx001xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is opposite of rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = {~f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010000xxxxxxxxxx010xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010100xxxxxxxxxx000xxxxx1010011",
    "description": "Write the smaller of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = min(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010100xxxxxxxxxx001xxxxx1010011",
    "description": "Write the larger of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = max(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000000000xxxxxxxxxxxxx1010011",
    "description": "Convert a floating-point number in floating-point register rs1 to a signed 32-bit in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = sext(s32_{f32}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000000001xxxxxxxxxxxxx1010011",
    "description": "Convert a floating-point number in floating-point register rs1 to a signed 32-bit in unsigned integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = sext(u32_{f32}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.X.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000000000xxxxx000xxxxx1010011",
    "description": "Move the single-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = sext(f[rs1][31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010000xxxxxxxxxx010xxxxx1010011",
    "description": "Performs a quiet equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = f[rs1] == f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010000xxxxxxxxxx001xxxxx1010011",
    "description": "Performs a quiet less comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = f[rs1] < f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010000xxxxxxxxxx000xxxxx1010011",
    "description": "Performs a quiet less or equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = f[rs1] <= f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000000000xxxxx001xxxxx1010011",
    "description": "Examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.The format of the mask is described in [classify table]_.The corresponding bit in rd will be set if the property is true and clear otherwise.All other bits in rd are cleared. Note that exactly one bit in rd will be set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "x[rd] = classifys(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100000000xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit signed integer, in integer register rs1 into a floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f32_{s32}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100000001xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit unsigned integer, in integer register rs1 into a floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = f32_{u32}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.W.X",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111100000000xxxxx000xxxxx1010011",
    "description": "Move the single-precision value encoded in IEEE 754-2008 standard encoding from the lower 32 bits of integer register rs1 to the floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32F",
    "pseudocode": "f[rd] = x[rs1][31:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1111000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.L.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000000010xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = s64_{f32}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.LU.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000000011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = u64_{f32}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.L",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100000010xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f32_{s64}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.LU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100000011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f32_{u64}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLD",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0000111",
    "description": "Load a double-precision floating-point value from memory into floating-point register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = M[x[rs1] + sext(offset)][63:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSD",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0100111",
    "description": "Store a double-precision value from the floating-point registers to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32D",
    "pseudocode": "M[x[rs1] + sext(offset)] = f[rs2][63:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1000011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1000111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1001011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1001111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.D",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f[rs1] + f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.D",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000101xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point subtraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f[rs1] - f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.D",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001001xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point multiplication.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f[rs1] \u00d7 f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.D",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001101xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point division.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f[rs1] / f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010110100000xxxxxxxxxxxxx1010011",
    "description": "Perform single-precision square root.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = sqrt(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010001xxxxxxxxxx000xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = {f[rs2][63], f[rs1][62:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010001xxxxxxxxxx001xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is opposite of rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = {~f[rs2][63], f[rs1][62:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010001xxxxxxxxxx010xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = {f[rs1][63] ^ f[rs2][63], f[rs1][62:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010101xxxxxxxxxx000xxxxx1010011",
    "description": "Write the smaller of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = min(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010101xxxxxxxxxx001xxxxx1010011",
    "description": "Write the larger of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = max(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000000001xxxxxxxxxxxxx1010011",
    "description": "Converts double floating-point register in rs1 into a floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f32_{f64}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000100000xxxxxxxxxxxxx1010011",
    "description": "Converts single floating-point register in rs1 into a double floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f64_{f32}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010001xxxxxxxxxx010xxxxx1010011",
    "description": "Performs a quiet equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = f[rs1] == f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010001xxxxxxxxxx001xxxxx1010011",
    "description": "Performs a quiet less comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = f[rs1] < f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010001xxxxxxxxxx000xxxxx1010011",
    "description": "Performs a quiet less or equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = f[rs1] <= f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000100000xxxxx001xxxxx1010011",
    "description": "Examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.The format of the mask is described in table [classify table]_.The corresponding bit in rd will be set if the property is true and clear otherwise.All other bits in rd are cleared. Note that exactly one bit in rd will be set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = classifys(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000100000xxxxxxxxxxxxx1010011",
    "description": "Converts a double-precision floating-point number in floating-point register rs1 to a signed 32-bit integer, in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = sext(s32_{f64}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000100001xxxxxxxxxxxxx1010011",
    "description": "Converts a double-precision floating-point number in floating-point register rs1 to a unsigned 32-bit integer, in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = sext(u32f64(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100100000xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit signed integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "x[rd] = sext(s32_{f64}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100100001xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit unsigned integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32D",
    "pseudocode": "f[rd] = f64_{u32}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.L.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000100010xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = s64_{f64}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.LU.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000100011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = u64_{f64}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.X.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000100000xxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = f[rs1][63:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.L",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100100010xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f64_{s64}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.LU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100100011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f64_{u64}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.D.X",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111100100000xxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = x[rs1][63:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1111001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLQ",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0000111",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQ",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0100111",
    "description": "",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32Q",
    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2]  # Store 16 bytes (128 bits)",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1000011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1000111",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1001011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1001111",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.Q",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000011xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.Q",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000111xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.Q",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001011xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.Q",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001111xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010111100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010011xxxxxxxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n# Copy sign from rs2, magnitude from rs1",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010011xxxxxxxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n# Copy inverted sign from rs2, magnitude from rs1",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010011xxxxxxxxxx010xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n# XOR signs, magnitude from rs1",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010111xxxxxxxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010111xxxxxxxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000000011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000100011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001100001xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010011xxxxxxxxxx010xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010011xxxxxxxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010011xxxxxxxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111001100000xxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "rd = classify_fp128(f[rs1])\n# Returns 10-bit mask indicating FP class\n# Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n# Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n# Bit 8: signaling NaN, 9: quiet NaN",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001100001xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101100001xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.L.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001100010xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.LU.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001100011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.L",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101100010xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.LU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101100011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLH",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0000111",
    "description": "Load a half-precision floating-point value from memory into floating-point register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = M[x[rs1] + sext(offset)][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSH",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0100111",
    "description": "Store a half-precision value from floating-point register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "M[x[rs1] + sext(offset)] = f[rs2][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1000011",
    "description": "Perform half-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1000111",
    "description": "Perform half-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1001011",
    "description": "Perform negated half-precision fused multiply subtraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1001111",
    "description": "Perform negated half-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.H",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000010xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f[rs1] + f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.H",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000110xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point substraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f[rs1] - f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.H",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001010xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point multiplication.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f[rs1] \u00d7 f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.H",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001110xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point division.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f[rs1] / f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010111000000xxxxxxxxxxxxx1010011",
    "description": "Perform half-precision square root.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = sqrt(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010010xxxxxxxxxx000xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.\r\n  The result\u2019s sign bit is rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = {f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010010xxxxxxxxxx001xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.\r\n  The result\u2019s sign bit is opposite of rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = {~f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010010xxxxxxxxxx010xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.\r\n  The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010110xxxxxxxxxx000xxxxx1010011",
    "description": "Write the smaller of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = min(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010110xxxxxxxxxx001xxxxx1010011",
    "description": "Write the larger of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = max(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000000010xxxxxxxxxxxxx1010011",
    "description": "Convert a half-precision floating-point number in floating-point register rs1 to a single-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f16->f32(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001000000xxxxxxxxxxxxx1010011",
    "description": "Convert a single-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f32->f16(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000100010xxxxxxxxxxxxx1010011",
    "description": "Convert a half-precision floating-point number in floating-point register rs1 to a double-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f16->f64(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001000001xxxxxxxxxxxxx1010011",
    "description": "Convert a double-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f64->f16(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001100010xxxxxxxxxxxxx1010011",
    "description": "Convert a half-precision floating-point number in floating-point register rs1 to a quad-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f16->f128(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001000011xxxxxxxxxxxxx1010011",
    "description": "Convert a quad-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f128->f16(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010010xxxxxxxxxx010xxxxx1010011",
    "description": "Performs a quiet equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.\r\n  Only signaling NaN inputs cause an Invalid Operation exception.\r\n  The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "x[rd] = f[rs1] == f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010010xxxxxxxxxx001xxxxx1010011",
    "description": "Performs a quiet less comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.\r\n  Only signaling NaN inputs cause an Invalid Operation exception.\r\n  The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "x[rd] = f[rs1] < f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010010xxxxxxxxxx000xxxxx1010011",
    "description": "Performs a quiet less or equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.\r\n  Only signaling NaN inputs cause an Invalid Operation exception.\r\n  The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "x[rd] = f[rs1] <= f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111001000000xxxxx001xxxxx1010011",
    "description": "Examines the value in half-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.\r\n  The format of the mask is described in [classify table]_.\r\n  The corresponding bit in rd will be set if the property is true and clear otherwise.\r\n  All other bits in rd are cleared. Note that exactly one bit in rd will be set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "x[rd] = classify_s(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001000000xxxxxxxxxxxxx1010011",
    "description": "Converts half-precision floating point number in floating point register in rs1 into a sigend integer in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f16->s32(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001000001xxxxxxxxxxxxx1010011",
    "description": "Converts half-precision floating point number in floating point register in rs1 into a unsigned integer in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = f16->u32(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.X.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111001000000xxxxx000xxxxx1010011",
    "description": "Move the half-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "x[rd] = sext(f[rs1][15:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101000000xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = u32->f16(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101000001xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = u32->f16(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.H.X",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111101000000xxxxx000xxxxx1010011",
    "description": "Move the half-precision value encoded in IEEE 754-2008 standard encoding from the lower 15 bits of integer register rs1 to the floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32Zfh",
    "pseudocode": "f[rd] = x[rs1][15:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1111010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.L.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001000010xxxxxxxxxxxxx1010011",
    "description": "Converts half-precision floating point number in floating point register in rs1 into a 64-bit sigend integer in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->s64(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.LU.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001000011xxxxxxxxxxxxx1010011",
    "description": "Converts half-precision floating point number in floating point register in rs1 into a 64-bit unsigned integer in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->s64(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.L",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101000010xxxxxxxxxxxxx1010011",
    "description": "Converts a 64-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = u64->f16(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.LU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101000011xxxxxxxxxxxxx1010011",
    "description": "Converts a 64-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = u64->f16(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "WRS.NTO",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "00000000110100000000000001110011",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32Zawrs",
    "pseudocode": "while (reservation_valid) {\n    if interrupt_pending:\n        break\n    # Enter low-power state, no time-out\n# Resume execution\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01101",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "WRS.STO",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "00000001110100000000000001110011",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32Zawrs",
    "pseudocode": "timeout = get_short_timeout();\nwhile (reservation_valid && timeout > 0) {\n    if interrupt_pending:\n        break\n    timeout -= 1;\n    # Enter low-power state\n# Resume execution;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "11101",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLW",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0000111",
    "description": "Load a single-precision floating-point value from memory into floating-point register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = M[x[rs1] + sext(offset)][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSW",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0100111",
    "description": "Store a single-precision value from floating-point register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64F",
    "pseudocode": "M[x[rs1] + sext(offset)] = f[rs2][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1000011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1000111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1001011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.S",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx00xxxxxxxxxxxxxxxxxx1001111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "00",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.S",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f[rs1] + f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.S",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000100xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point substraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f[rs1] - f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.S",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001000xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point multiplication.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f[rs1] \u00d7 f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.S",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001100xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point division.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f[rs1] / f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010110000000xxxxxxxxxxxxx1010011",
    "description": "Perform single-precision square root.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = sqrt(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010000xxxxxxxxxx000xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = {f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010000xxxxxxxxxx001xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is opposite of rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = {~f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010000xxxxxxxxxx010xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010100xxxxxxxxxx000xxxxx1010011",
    "description": "Write the smaller of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = min(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010100xxxxxxxxxx001xxxxx1010011",
    "description": "Write the larger of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = max(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000000000xxxxxxxxxxxxx1010011",
    "description": "Convert a floating-point number in floating-point register rs1 to a signed 32-bit in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = sext(s32_{f32}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000000001xxxxxxxxxxxxx1010011",
    "description": "Convert a floating-point number in floating-point register rs1 to a signed 32-bit in unsigned integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = sext(u32_{f32}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.X.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000000000xxxxx000xxxxx1010011",
    "description": "Move the single-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = sext(f[rs1][31:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010000xxxxxxxxxx010xxxxx1010011",
    "description": "Performs a quiet equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = f[rs1] == f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010000xxxxxxxxxx001xxxxx1010011",
    "description": "Performs a quiet less comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = f[rs1] < f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010000xxxxxxxxxx000xxxxx1010011",
    "description": "Performs a quiet less or equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = f[rs1] <= f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000000000xxxxx001xxxxx1010011",
    "description": "Examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.The format of the mask is described in [classify table]_.The corresponding bit in rd will be set if the property is true and clear otherwise.All other bits in rd are cleared. Note that exactly one bit in rd will be set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "x[rd] = classifys(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100000000xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit signed integer, in integer register rs1 into a floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f32_{s32}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100000001xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit unsigned integer, in integer register rs1 into a floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = f32_{u32}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.W.X",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111100000000xxxxx000xxxxx1010011",
    "description": "Move the single-precision value encoded in IEEE 754-2008 standard encoding from the lower 32 bits of integer register rs1 to the floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64F",
    "pseudocode": "f[rd] = x[rs1][31:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1111000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLH",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0000111",
    "description": "Load a half-precision floating-point value from memory into floating-point register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = M[x[rs1] + sext(offset)][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSH",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0100111",
    "description": "Store a half-precision value from floating-point register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "M[x[rs1] + sext(offset)] = f[rs2][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1000011",
    "description": "Perform half-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1000111",
    "description": "Perform half-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1001011",
    "description": "Perform negated half-precision fused multiply subtraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.H",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx10xxxxxxxxxxxxxxxxxx1001111",
    "description": "Perform negated half-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "10",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.H",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000010xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f[rs1] + f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.H",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000110xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point substraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f[rs1] - f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.H",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001010xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point multiplication.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f[rs1] \u00d7 f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.H",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001110xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform half-precision floating-point division.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f[rs1] / f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010111000000xxxxxxxxxxxxx1010011",
    "description": "Perform half-precision square root.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = sqrt(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010010xxxxxxxxxx000xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.\r\n  The result\u2019s sign bit is rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = {f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010010xxxxxxxxxx001xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.\r\n  The result\u2019s sign bit is opposite of rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = {~f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010010xxxxxxxxxx010xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.\r\n  The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010110xxxxxxxxxx000xxxxx1010011",
    "description": "Write the smaller of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = min(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010110xxxxxxxxxx001xxxxx1010011",
    "description": "Write the larger of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = max(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010110",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000000010xxxxxxxxxxxxx1010011",
    "description": "Convert a half-precision floating-point number in floating-point register rs1 to a single-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->f32(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001000000xxxxxxxxxxxxx1010011",
    "description": "Convert a single-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f32->f16(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000100010xxxxxxxxxxxxx1010011",
    "description": "Convert a half-precision floating-point number in floating-point register rs1 to a double-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->f64(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001000001xxxxxxxxxxxxx1010011",
    "description": "Convert a double-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f64->f16(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001100010xxxxxxxxxxxxx1010011",
    "description": "Convert a half-precision floating-point number in floating-point register rs1 to a quad-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->f128(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001000011xxxxxxxxxxxxx1010011",
    "description": "Convert a quad-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f128->f16(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010010xxxxxxxxxx010xxxxx1010011",
    "description": "Performs a quiet equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.\r\n  Only signaling NaN inputs cause an Invalid Operation exception.\r\n  The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "x[rd] = f[rs1] == f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010010xxxxxxxxxx001xxxxx1010011",
    "description": "Performs a quiet less comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.\r\n  Only signaling NaN inputs cause an Invalid Operation exception.\r\n  The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "x[rd] = f[rs1] < f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010010xxxxxxxxxx000xxxxx1010011",
    "description": "Performs a quiet less or equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.\r\n  Only signaling NaN inputs cause an Invalid Operation exception.\r\n  The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "x[rd] = f[rs1] <= f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111001000000xxxxx001xxxxx1010011",
    "description": "Examines the value in half-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.\r\n  The format of the mask is described in [classify table]_.\r\n  The corresponding bit in rd will be set if the property is true and clear otherwise.\r\n  All other bits in rd are cleared. Note that exactly one bit in rd will be set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "x[rd] = classify_s(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001000000xxxxxxxxxxxxx1010011",
    "description": "Converts half-precision floating point number in floating point register in rs1 into a sigend integer in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->s32(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001000001xxxxxxxxxxxxx1010011",
    "description": "Converts half-precision floating point number in floating point register in rs1 into a unsigned integer in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = f16->u32(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.X.H",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111001000000xxxxx000xxxxx1010011",
    "description": "Move the half-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "x[rd] = sext(f[rs1][15:0])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101000000xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = u32->f16(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.H.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101000001xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = u32->f16(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMV.H.X",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111101000000xxxxx000xxxxx1010011",
    "description": "Move the half-precision value encoded in IEEE 754-2008 standard encoding from the lower 15 bits of integer register rs1 to the floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Zfh",
    "pseudocode": "f[rd] = x[rs1][15:0]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1111010",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LUI",
    "category": "Upper Immediate",
    "format": "U-type",
    "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxx0110111",
    "description": "Build 32-bit constants and uses the U-type format. LUI places the U-immediate value in the top 20 bits of the destination register rd, filling in the lowest 12 bits with zeros.",
    "operands": [
      "rd",
      "imm"
    ],
    "operandTypes": [
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(immediate[31:12] << 12)",
    "encodingFields": [
      {
        "name": "imm[31:12]",
        "startBit": 12,
        "endBit": 31,
        "value": "xxxxxxxxxxxxxxxxxxxx",
        "description": "Immediate value [31:12]",
        "category": "immediate"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AUIPC",
    "category": "Upper Immediate",
    "format": "U-type",
    "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxx0010111",
    "description": "Build pc-relative addresses and uses the U-type format. AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits with zeros, adds this offset to the pc, then places the result in register rd.",
    "operands": [
      "rd",
      "imm"
    ],
    "operandTypes": [
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = pc + sext(immediate[31:12] << 12)",
    "encodingFields": [
      {
        "name": "imm[31:12]",
        "startBit": 12,
        "endBit": 31,
        "value": "xxxxxxxxxxxxxxxxxxxx",
        "description": "Immediate value [31:12]",
        "category": "immediate"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "JAL",
    "category": "Jump",
    "format": "J-type",
    "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxx1101111",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "rd",
      "imm"
    ],
    "operandTypes": [
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = pc+4; pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[20]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [20] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:1]",
        "startBit": 21,
        "endBit": 30,
        "value": "xxxxxxxxxx",
        "description": "Immediate bits [10:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 20,
        "endBit": 20,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "imm[19:12]",
        "startBit": 12,
        "endBit": 19,
        "value": "xxxxxxxx",
        "description": "Immediate bits [19:12]",
        "category": "immediate"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1101111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "JALR",
    "category": "Jump",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx1100111",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "t =pc+4; pc=(x[rs1]+sext(offset))&\u223c1; x[rd]=t",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BEQ",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx1100011",
    "description": "Take the branch if registers rs1 and rs2 are equal.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "if (x[rs1] == x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BNE",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx1100011",
    "description": "Take the branch if registers rs1 and rs2 are not equal.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "if (x[rs1] != x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BLT",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx1100011",
    "description": "Take the branch if registers rs1 is less than rs2, using signed comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "if (x[rs1] <s x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BGE",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx101xxxxx1100011",
    "description": "Take the branch if registers rs1 is greater than or equal to rs2, using signed comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "if (x[rs1] >=s x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BLTU",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx1100011",
    "description": "Take the branch if registers rs1 is less than rs2, using unsigned comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "if (x[rs1] <u x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BGEU",
    "category": "Branch",
    "format": "B-type",
    "encoding": "xxxxxxxxxxxxxxxxx111xxxxx1100011",
    "description": "Take the branch if registers rs1 is greater than or equal to rs2, using unsigned comparison.",
    "operands": [
      "rs1",
      "rs2",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "if (x[rs1] >=u x[rs2]) pc += sext(offset)",
    "encodingFields": [
      {
        "name": "imm[12]",
        "startBit": 31,
        "endBit": 31,
        "value": "x",
        "description": "Immediate bit [12] (sign)",
        "category": "immediate"
      },
      {
        "name": "imm[10:5]",
        "startBit": 25,
        "endBit": 30,
        "value": "xxxxxx",
        "description": "Immediate bits [10:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Branch condition (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:1]",
        "startBit": 8,
        "endBit": 11,
        "value": "xxxx",
        "description": "Immediate bits [4:1]",
        "category": "immediate"
      },
      {
        "name": "imm[11]",
        "startBit": 7,
        "endBit": 7,
        "value": "x",
        "description": "Immediate bit [11]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LB",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0000011",
    "description": "Loads a 8-bit value from memory and sign-extends this to 64 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(M[x[rs1] + sext(offset)][7:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LH",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0000011",
    "description": "Loads a 16-bit value from memory and sign-extends this to 64 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(M[x[rs1] + sext(offset)][15:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LW",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0000011",
    "description": "Loads a 32-bit value from memory and sign-extends this to 64 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = sext(M[x[rs1] + sext(offset)][31:0])",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LBU",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0000011",
    "description": "Loads a 8-bit value from memory and zero-extends this to 64 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = M[x[rs1] + sext(offset)][7:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LHU",
    "category": "Load",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx101xxxxx0000011",
    "description": "Loads a 16-bit value from memory and zero-extends this to 64 bits before storing it in register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = M[x[rs1] + sext(offset)][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SB",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0100011",
    "description": "Store 8-bit, values from the low bits of register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][7:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx001xxxxx0100011",
    "description": "Store 16-bit, values from the low bits of register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][15:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SW",
    "category": "Store",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0100011",
    "description": "Store 32-bit, values from the low bits of register rs2 to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "M[x[rs1] + sext(offset)] = x[rs2][31:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADDI",
    "category": "Arithmetic",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0010011",
    "description": "Adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low 64 bits of the result. ADDI rd, rs1, 0 is used to implement the MV rd, rs1 assembler pseudo-instruction.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] + sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLTI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx010xxxxx0010011",
    "description": "Place the value 1 in register rd if register rs1 is less than the signextended immediate when both are treated as signed numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] <s sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLTIU",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0010011",
    "description": "Place the value 1 in register rd if register rs1 is less than the immediate when both are treated as unsigned numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] <u sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "XORI",
    "category": "Logical",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0010011",
    "description": "Performs bitwise XOR on register rs1 and the sign-extended 12-bit immediate and place the result in rdNote, \u201cXORI rd, rs1, -1\u201d performs a bitwise logical inversion of register rs1(assembler pseudo-instruction NOT rd, rs)",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] ^ sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ORI",
    "category": "Logical",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx110xxxxx0010011",
    "description": "Performs bitwise OR on register rs1 and the sign-extended 12-bit immediate and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] | sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ANDI",
    "category": "Logical",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx111xxxxx0010011",
    "description": "Performs bitwise AND on register rs1 and the sign-extended 12-bit immediate and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] & sext(immediate)",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLLI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0000000xxxxxxxxxx001xxxxx0010011",
    "description": "Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] << shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0000000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRLI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0000000xxxxxxxxxx101xxxxx0010011",
    "description": "Performs logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] >>u shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0000000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRAI",
    "category": "Shift/Compare",
    "format": "I-type",
    "encoding": "0100000xxxxxxxxxx101xxxxx0010011",
    "description": "Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of the immediateIn RV64, bit-25 is used to shamt[5].",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] >>s shamt",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0100000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADD",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx000xxxxx0110011",
    "description": "Adds the registers rs1 and rs2 and stores the result in rd.Arithmetic overflow is ignored and the result is simply the low 64 bits of the result.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] + x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SUB",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0100000xxxxxxxxxx000xxxxx0110011",
    "description": "Subs the register rs2 from rs1 and stores the result in rd.Arithmetic overflow is ignored and the result is simply the low 64 bits of the result.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] - x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLL",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx001xxxxx0110011",
    "description": "Performs logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] << x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLT",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx010xxxxx0110011",
    "description": "Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as signed numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] <s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLTU",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx011xxxxx0110011",
    "description": "Place the value 1 in register rd if register rs1 is less than register rs2 when both are treated as unsigned numbers, else 0 is written to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] <u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "XOR",
    "category": "Logical",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx100xxxxx0110011",
    "description": "Performs bitwise XOR on registers rs1 and rs2 and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] ^ x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRL",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx101xxxxx0110011",
    "description": "Logical right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] >>u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SRA",
    "category": "Shift/Compare",
    "format": "R-type",
    "encoding": "0100000xxxxxxxxxx101xxxxx0110011",
    "description": "Performs arithmetic right shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] >>s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "OR",
    "category": "Logical",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx110xxxxx0110011",
    "description": "Performs bitwise OR on registers rs1 and rs2 and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] | x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AND",
    "category": "Logical",
    "format": "R-type",
    "encoding": "0000000xxxxxxxxxx111xxxxx0110011",
    "description": "Performs bitwise AND on registers rs1 and rs2 and place the result in rd",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "x[rd] = x[rs1] & x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FENCE",
    "category": "Synchronization",
    "format": "FENCE-Type",
    "encoding": "xxxxxxxxxxxxxxxxx000xxxxx0001111",
    "description": "Used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or coprocessors.Any combination of device input (I), device output (O), memory reads (R), and memory writes (W) may be ordered with respect to any combination of the same.Informally, no other RISC-V hart or external device can observe any operation in the successor set following a FENCE before any operation in the predecessor set preceding the FENCE.",
    "operands": [
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64I",
    "pseudocode": "Fence(pred, succ)",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "xxxx",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "xxxx",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "xxxx",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FENCE.TSO",
    "category": "Synchronization",
    "format": "FENCE-Type",
    "encoding": "10000011001100000000000000001111",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64I",
    "pseudocode": "# Memory fence with TSO semantics\n# All prior loads/stores complete before subsequent loads/stores\nfence(predecessor=RW, successor=RW, TSO=true)",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "1000",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "0011",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "0011",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "PAUSE",
    "category": "Other",
    "format": "FENCE-Type",
    "encoding": "00000001000000000000000000001111",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64I",
    "pseudocode": "# Hint to reduce power/resources in spin-wait\n# Encoded as FENCE with pred=W, succ=0\n# No architectural state change\nnop  # Implementation may reduce pipeline resources",
    "encodingFields": [
      {
        "name": "fm",
        "startBit": 28,
        "endBit": 31,
        "value": "0000",
        "description": "Fence mode (4 bits)",
        "category": "funct"
      },
      {
        "name": "pred",
        "startBit": 24,
        "endBit": 27,
        "value": "0001",
        "description": "Predecessor set (IORW)",
        "category": "pred"
      },
      {
        "name": "succ",
        "startBit": 20,
        "endBit": 23,
        "value": "0000",
        "description": "Successor set (IORW)",
        "category": "succ"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register (usually 0)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register (usually 0)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0001111",
        "description": "Operation code (0001111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ECALL",
    "category": "System",
    "format": "R-type",
    "encoding": "00000000000000000000000001110011",
    "description": "Make a request to the supporting execution environment.When executed in U-mode, S-mode, or M-mode, it generates an environment-call-from-U-mode exception, environment-call-from-S-mode exception, or environment-call-from-M-mode exception, respectively, and performs no other operation.",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64I",
    "pseudocode": "RaiseException(EnvironmentCall)",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "EBREAK",
    "category": "System",
    "format": "R-type",
    "encoding": "00000000000100000000000001110011",
    "description": "Used by debuggers to cause control to be transferred back to a debugging environment.It generates a breakpoint exception and performs no other operation.",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64I",
    "pseudocode": "RaiseException(Breakpoint)",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "WRS.NTO",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "00000000110100000000000001110011",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64Zawrs",
    "pseudocode": "while (reservation_valid) {\n    if interrupt_pending:\n        break\n    # Enter low-power state, no time-out\n# Resume execution\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01101",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "WRS.STO",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "00000001110100000000000001110011",
    "description": "",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64Zawrs",
    "pseudocode": "timeout = get_short_timeout();\nwhile (reservation_valid && timeout > 0) {\n    if interrupt_pending:\n        break\n    timeout -= 1;\n    # Enter low-power state\n# Resume execution;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "11101",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MUL",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx000xxxxx0110011",
    "description": "performs an 64-bit\\(\\times\\)64-bit multiplication of signed rs1 by signed rs2 and places the lower 64 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = x[rs1] \u00d7 x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULH",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx001xxxxx0110011",
    "description": "performs an 64-bit\\(\\times\\)64-bit multiplication of signed rs1 by signed rs2 and places the upper 64 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = (x[rs1] s\u00d7s x[rs2]) >>s 64",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULHSU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx010xxxxx0110011",
    "description": "performs an 64-bit\\(\\times\\)64-bit multiplication of signed rs1 by unsigned rs2 and places the upper 64 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = (x[rs1] s\\(\\times\\)x[rs2]) >>s 64",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MULHU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx011xxxxx0110011",
    "description": "performs an 64-bit\\(\\times\\)64-bit multiplication of unsigned rs1 by unsigned rs2 and places the upper 64 bits in the destination register.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = (x[rs1] u\\(\\times\\)x[rs2]) >>u 64",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "DIV",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx100xxxxx0110011",
    "description": "perform an 64 bits by 64 bits signed integer division of rs1 by rs2, rounding towards zero.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = x[rs1] /s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "DIVU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx101xxxxx0110011",
    "description": "perform an 64 bits by 64 bits unsigned integer division of rs1 by rs2, rounding towards zero.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = x[rs1] /u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REM",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx110xxxxx0110011",
    "description": "perform an 64 bits by 64 bits signed integer reminder of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = x[rs1] %s x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REMU",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxx111xxxxx0110011",
    "description": "perform an 64 bits by 64 bits unsigned integer reminder of rs1 by rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64M",
    "pseudocode": "x[rd] = x[rs1] %u x[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLQ",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0000111",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQ",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0100111",
    "description": "",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64Q",
    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2]  # Store 16 bytes (128 bits)",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1000011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1000111",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1001011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.Q",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx11xxxxxxxxxxxxxxxxxx1001111",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "11",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.Q",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000011xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.Q",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000111xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.Q",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001011xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.Q",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001111xxxxxxxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010111100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010011xxxxxxxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n# Copy sign from rs2, magnitude from rs1",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010011xxxxxxxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n# Copy inverted sign from rs2, magnitude from rs1",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010011xxxxxxxxxx010xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n# XOR signs, magnitude from rs1",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010111xxxxxxxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010111xxxxxxxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010111",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000000011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000100011xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00011",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010001100001xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010011xxxxxxxxxx010xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010011xxxxxxxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010011xxxxxxxxxx000xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111001100000xxxxx001xxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "rd = classify_fp128(f[rs1])\n# Returns 10-bit mask indicating FP class\n# Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n# Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n# Bit 8: signaling NaN, 9: quiet NaN",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.Q",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110001100001xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101100000xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.Q.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110101100001xxxxxxxxxxxxx1010011",
    "description": "",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64Q",
    "pseudocode": "",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101011",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "LR.W",
    "category": "Load",
    "format": "R-Atomic",
    "encoding": "00010xx00000xxxxx010xxxxx0101111",
    "description": "load a word from the address in rs1, places the sign-extended value in rd, and registers a reservation on the memory address.",
    "operands": [
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = LoadReserved32(M[x[rs1]])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00010",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SC.W",
    "category": "Store",
    "format": "R-Atomic",
    "encoding": "00011xxxxxxxxxxxx010xxxxx0101111",
    "description": "write a word in rs2 to the address in rs1, provided a valid reservation still exists on that address.SC writes zero to rd on success or a nonzero code on failure.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = StoreConditional32(M[x[rs1]], x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00011",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOSWAP.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00001xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, swap the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] SWAP x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00001",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOADD.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] + x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOXOR.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "00100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply exclusive or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] ^ x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "00100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOAND.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "01100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] & x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "01100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOOR.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "01000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] | x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "01000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMIN.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "10000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply min operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MIN x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "10000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMAX.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "10100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply max operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MAX x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "10100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMINU.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "11000xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MINU x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "11000",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "AMOMAXU.W",
    "category": "Floating Point",
    "format": "R-Atomic",
    "encoding": "11100xxxxxxxxxxxx010xxxxx0101111",
    "description": "atomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64A",
    "pseudocode": "x[rd] = AMO32(M[x[rs1]] MAXU x[rs2])",
    "encodingFields": [
      {
        "name": "funct5",
        "startBit": 27,
        "endBit": 31,
        "value": "11100",
        "description": "AMO function code (5 bits)",
        "category": "funct"
      },
      {
        "name": "aq",
        "startBit": 26,
        "endBit": 26,
        "value": "x",
        "description": "Acquire ordering bit",
        "category": "aq"
      },
      {
        "name": "rl",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Release ordering bit",
        "category": "rl"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (0 for LR)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Width: 010=W, 011=D",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0101111",
        "description": "Operation code (0101111)",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLD",
    "category": "Floating Point",
    "format": "I-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0000111",
    "description": "Load a double-precision floating-point value from memory into floating-point register rd.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = M[x[rs1] + sext(offset)][63:0]",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "xxxxxxxxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSD",
    "category": "Floating Point",
    "format": "S-type",
    "encoding": "xxxxxxxxxxxxxxxxx011xxxxx0100111",
    "description": "Store a double-precision value from the floating-point registers to memory.",
    "operands": [
      "rs2",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64D",
    "pseudocode": "M[x[rs1] + sext(offset)] = f[rs2][63:0]",
    "encodingFields": [
      {
        "name": "imm[11:5]",
        "startBit": 25,
        "endBit": 31,
        "value": "xxxxxxx",
        "description": "Immediate value [11:5]",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2 (data)",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1 (base)",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Width selector (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[4:0]",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Immediate value [4:0]",
        "category": "immediate"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMADD.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1000011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMSUB.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1000111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMSUB.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1001011",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2+f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FNMADD.D",
    "category": "Arithmetic",
    "format": "R4-Type",
    "encoding": "xxxxx01xxxxxxxxxxxxxxxxxx1001111",
    "description": "Perform single-precision fused multiply addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2",
      "rs3"
    ],
    "operandTypes": [
      "register",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]",
    "encodingFields": [
      {
        "name": "rs3",
        "startBit": 27,
        "endBit": 31,
        "value": "xxxxx",
        "description": "Source register 3",
        "category": "rs3"
      },
      {
        "name": "fmt",
        "startBit": 25,
        "endBit": 26,
        "value": "01",
        "description": "Format field (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "rm",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Rounding mode (3 bits)",
        "category": "rm"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1001111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FADD.D",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000001xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point addition.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f[rs1] + f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSUB.D",
    "category": "Arithmetic",
    "format": "R-type",
    "encoding": "0000101xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point subtraction.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f[rs1] - f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMUL.D",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001001xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point multiplication.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f[rs1] \u00d7 f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FDIV.D",
    "category": "Multiply/Divide",
    "format": "R-type",
    "encoding": "0001101xxxxxxxxxxxxxxxxxx1010011",
    "description": "Perform single-precision floating-point division.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f[rs1] / f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0001101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSQRT.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010110100000xxxxxxxxxxxxx1010011",
    "description": "Perform single-precision square root.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = sqrt(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0101101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJ.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010001xxxxxxxxxx000xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = {f[rs2][63], f[rs1][62:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJN.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010001xxxxxxxxxx001xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is opposite of rs2\u2019s sign bit.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = {~f[rs2][63], f[rs1][62:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FSGNJX.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010001xxxxxxxxxx010xxxxx1010011",
    "description": "Produce a result that takes all bits except the sign bit from rs1.The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = {f[rs1][63] ^ f[rs2][63], f[rs1][62:0]}",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMIN.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010101xxxxxxxxxx000xxxxx1010011",
    "description": "Write the smaller of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = min(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FMAX.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "0010101xxxxxxxxxx001xxxxx1010011",
    "description": "Write the larger of single precision data in rs1 and rs2 to rd.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = max(f[rs1], f[rs2])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.S.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000000001xxxxxxxxxxxxx1010011",
    "description": "Converts double floating-point register in rs1 into a floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f32_{f64}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.S",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "010000100000xxxxxxxxxxxxx1010011",
    "description": "Converts single floating-point register in rs1 into a double floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f64_{f32}(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FEQ.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010001xxxxxxxxxx010xxxxx1010011",
    "description": "Performs a quiet equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = f[rs1] == f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLT.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010001xxxxxxxxxx001xxxxx1010011",
    "description": "Performs a quiet less comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = f[rs1] < f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FLE.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "1010001xxxxxxxxxx000xxxxx1010011",
    "description": "Performs a quiet less or equal comparison between floating-point registers rs1 and rs2 and record the Boolean result in integer register rd.Only signaling NaN inputs cause an Invalid Operation exception.The result is 0 if either operand is NaN.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = f[rs1] <= f[rs2]",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1010001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCLASS.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "111000100000xxxxx001xxxxx1010011",
    "description": "Examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.The format of the mask is described in table [classify table]_.The corresponding bit in rd will be set if the property is true and clear otherwise.All other bits in rd are cleared. Note that exactly one bit in rd will be set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = classifys(f[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1110001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.W.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000100000xxxxxxxxxxxxx1010011",
    "description": "Converts a double-precision floating-point number in floating-point register rs1 to a signed 32-bit integer, in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = sext(s32_{f64}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.WU.D",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110000100001xxxxxxxxxxxxx1010011",
    "description": "Converts a double-precision floating-point number in floating-point register rs1 to a unsigned 32-bit integer, in integer register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = sext(u32f64(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1100001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.W",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100100000xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit signed integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "x[rd] = sext(s32_{f64}(f[rs1]))",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "FCVT.D.WU",
    "category": "Floating Point",
    "format": "R-type",
    "encoding": "110100100001xxxxxxxxxxxxx1010011",
    "description": "Converts a 32-bit unsigned integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64D",
    "pseudocode": "f[rd] = f64_{u32}(x[rs1])",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "1101001",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "xxx",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ADD.UW",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000100xxxxxxxxxx000xxxxx0111011",
    "description": "This instruction performs an 64-wide addition between rs2 and the zero-extended least-significant word of rs1.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "base = x[rs2];\nindex = EXTZ(x[rs1][31..0]);\nx[rd] = base + index;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ANDN",
    "category": "Logical",
    "format": "R-Type",
    "encoding": "0100000xxxxxxxxxx111xxxxx0110011",
    "description": "This instruction performs the bitwise logical AND operation between rs1 and the bitwise inversion of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = X(rs1) & ~X(rs2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ANDN",
    "category": "Logical",
    "format": "R-Type",
    "encoding": "0100000xxxxxxxxxx111xxxxx0110011",
    "description": "This instruction performs the bitwise logical AND operation between rs1 and the bitwise inversion of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = X(rs1) & ~X(rs2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLMUL",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx001xxxxx0110011",
    "description": "clmul produces the lower half of the 2\u00b732 carry-less product.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 0; i <= xlen - 1; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val << i); : output;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLMUL",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx001xxxxx0110011",
    "description": "clmul produces the lower half of the 2\u00b764 carry-less product.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 0; i <= xlen - 1; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val << i); : output;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLMULH",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx011xxxxx0110011",
    "description": "clmulh produces the upper half of the 2\u00b732 carry-less product.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 1; i <= xlen; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val >> (xlen - i)) : output;\n}\nx[rd] = output",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLMULH",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx011xxxxx0110011",
    "description": "clmulh produces the upper half of the 2\u00b764 carry-less product.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 1; i <= xlen; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val >> (xlen - i)) : output;\n}\nx[rd] = output",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLMULR",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx010xxxxx0110011",
    "description": "clmulr produces bits 2\u00b732\u22122:32-1 of the 2\u00b732 carry-less\nproduct.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 0; i <= xlen - 1; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val >> (xlen - i - 1)); : output;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLMULR",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx010xxxxx0110011",
    "description": "clmulr produces bits 2\u00b764\u22122:64-1 of the 2\u00b764 carry-less\nproduct.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 0; i <= xlen - 1; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val >> (xlen - i - 1)); : output;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLZ",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000000xxxxx001xxxxx0010011",
    "description": "This instruction counts the number of 0\u2019s before the first 1, starting at the most-significant bit (i.e., 32-1) and progressing to bit 0. Accordingly, if the input is 0, the output is 32, and if the most-significant bit of the input is a 1, the output is 0.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs = x[rs];\nhighestsetbit_result = -1;\nfor (i = xlen - 1; i >= 0; i--) {\n    if (rs[i] == 1) {\n        highestsetbit_result = i;\n        break;\n    }\n}\nx[rd] = (xlen - 1) - highestsetbit_result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLZ",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000000xxxxx001xxxxx0010011",
    "description": "This instruction counts the number of 0\u2019s before the first 1, starting at the most-significant bit (i.e., 64-1) and progressing to bit 0. Accordingly, if the input is 0, the output is 64, and if the most-significant bit of the input is a 1, the output is 0.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs = x[rs];\nhighestsetbit_result = -1;\nfor (i = xlen - 1; i >= 0; i--) {\n    if (rs[i] == 1) {\n        highestsetbit_result = i;\n        break;\n    }\n}\nx[rd] = (xlen - 1) - highestsetbit_result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CLZW",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000000xxxxx001xxxxx0011011",
    "description": "This instruction counts the number of 0\u2019s before the first 1 starting at bit 31 and progressing to bit 0.\nAccordingly, if the least-significant word is 0, the output is 32, and if the most-significant bit of the word (i.e., bit 31) is a 1, the output is 0.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs = x[rs];\nx[rd] = 31 - HighestSetBit(rs);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CPOP",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000010xxxxx001xxxxx0010011",
    "description": "This instructions counts the number of 1\u2019s (i.e., set bits) in the source register.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "bitcount = 0;\nrs = x[rs];\nfor (i = 0; i <= xlen - 1; i++)\nif (rs[i] == 1) { bitcount = bitcount + 1; }\nx[rd] = bitcount;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CPOP",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000010xxxxx001xxxxx0010011",
    "description": "This instructions counts the number of 1\u2019s (i.e., set bits) in the source register.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "bitcount = 0;\nrs = x[rs];\nfor (i = 0; i <= xlen - 1; i++)\nif (rs[i] == 1) { bitcount = bitcount + 1; }\nx[rd] = bitcount;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CPOPW",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000010xxxxx001xxxxx0011011",
    "description": "This instructions counts the number of 1\u2019s (i.e., set bits) in the least-significant word of the source register.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "bitcount = 0;\nval = x[rs];\nfor (i = 0; i <= 31; i++) {\n    if (val[i] == 1) bitcount = bitcount + 1;\n}\nx[rd] = bitcount",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00010",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CTZ",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000001xxxxx001xxxxx0010011",
    "description": "This instruction counts the number of 0\u2019s before the first 1, starting at the least-significant bit (i.e., 0) and progressing to the most-significant bit (i.e., 32-1).\nAccordingly, if the input is 0, the output is 32, and if the least-significant bit of the input is a 1, the output is 0.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs = x[rs];\nlowestsetbit_result = xlen;\nfor (i = xlen - 1; i >= 0; i--) {\n    if (rs[i] == 1) {\n        lowestsetbit_result = i;\n        break;\n    }\n}\nx[rd] = lowestsetbit_result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CTZ",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000001xxxxx001xxxxx0010011",
    "description": "This instruction counts the number of 0\u2019s before the first 1, starting at the least-significant bit (i.e., 0) and progressing to the most-significant bit (i.e., 64-1).\nAccordingly, if the input is 0, the output is 64, and if the least-significant bit of the input is a 1, the output is 0.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs = x[rs];\nlowestsetbit_result = xlen;\nfor (i = xlen - 1; i >= 0; i--) {\n    if (rs[i] == 1) {\n        lowestsetbit_result = i;\n        break;\n    }\n}\nx[rd] = lowestsetbit_result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "CTZW",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000001xxxxx001xxxxx0011011",
    "description": "This instruction counts the number of 0\u2019s before the first 1, starting at the least-significant bit (i.e., 0) and progressing to the most-significant bit of the least-significant word (i.e., 31). Accordingly, if the least-significant word is 0, the output is 32, and if the least-significant bit of the input is a 1, the output is 0.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs = x[rs];\nlowestsetbit32_result = 32;\nfor (i = 0; i >= 31; i--) {\n    if (rs[i] == 1) {\n        lowestsetbit32_result = i;\n        break;\n    }\n}\nx[rd] = lowestsetbit32_result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00001",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MAX",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx110xxxxx0110011",
    "description": "This instruction returns the larger of two signed integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_s rs2_val) ? rs2_val : rs1_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MAX",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx110xxxxx0110011",
    "description": "This instruction returns the larger of two signed integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_s rs2_val) ? rs2_val : rs1_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MAXU",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx111xxxxx0110011",
    "description": "This instruction returns the larger of two unsigned integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_u rs2_val) ? rs2_val : rs1_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MAXU",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx111xxxxx0110011",
    "description": "This instruction returns the larger of two unsigned integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_u rs2_val) ? rs2_val : rs1_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MIN",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx100xxxxx0110011",
    "description": "This instruction returns the smaller of two signed integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_s rs2_val) ? rs1_val : rs2_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MIN",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx100xxxxx0110011",
    "description": "This instruction returns the smaller of two signed integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_s rs2_val) ? rs1_val : rs2_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MINU",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx101xxxxx0110011",
    "description": "This instruction returns the smaller of two unsigned integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_u rs2_val) ? rs1_val : rs2_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "MINU",
    "category": "Arithmetic",
    "format": "R-Type",
    "encoding": "0000101xxxxxxxxxx101xxxxx0110011",
    "description": "This instruction returns the smaller of two unsigned integers.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\nresult = (rs1_val <_u rs2_val) ? rs1_val : rs2_val;\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ORC.B",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "001010000111xxxxx101xxxxx0010011",
    "description": "Combines the bits within each byte using bitwise logical OR.\nThis sets the bits of each byte in the result rd to all zeros if no bit within the respective byte of rs is set, or to all ones if any bit within the respective byte of rs is set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "input = x[rs];\noutput = 0;\nfor (i = 0; i <= xlen - 8; i+= 8) {\n    output[(i + 7)..i] = (input[(i + 7)..i] == 0) ? 0b00000000 : 0b11111111;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00111",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ORC.B",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "001010000111xxxxx101xxxxx0010011",
    "description": "Combines the bits within each byte using bitwise logical OR.\nThis sets the bits of each byte in the result rd to all zeros if no bit within the respective byte of rs is set, or to all ones if any bit within the respective byte of rs is set.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "input = x[rs];\noutput = 0;\nfor (i = 0; i <= xlen - 8; i+= 8) {\n    output[(i + 7)..i] = (input[(i + 7)..i] == 0) ? 0b00000000 : 0b11111111;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00111",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ORN",
    "category": "Logical",
    "format": "R-Type",
    "encoding": "0100000xxxxxxxxxx110xxxxx0110011",
    "description": "This instruction performs the bitwise logical OR operation between rs1 and the bitwise inversion of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = X(rs1) | ~X(rs2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ORN",
    "category": "Logical",
    "format": "R-Type",
    "encoding": "0100000xxxxxxxxxx110xxxxx0110011",
    "description": "This instruction performs the bitwise logical OR operation between rs1 and the bitwise inversion of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = X(rs1) | ~X(rs2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REV8",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "011010011000xxxxx101xxxxx0010011",
    "description": "This instruction reverses the order of the bytes in rs.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "input = x[rs];\noutput = 0;\nj = xlen - 1;\nfor (i = 0; i <= xlen - 8; i+= 8) {\n    output[i..(i + 7)] = input[(j - 7)..j];\n    j = j - 8;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "11000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "REV8",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "011010111000xxxxx101xxxxx0010011",
    "description": "This instruction reverses the order of the bytes in rs.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "input = x[rs];\noutput = 0;\nj = xlen - 1;\nfor (i = 0; i <= xlen - 8; i+= 8) {\n    output[i..(i + 7)] = input[(j - 7)..j];\n    j = j - 8;\n}\nx[rd] = output;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110101",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "11000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ROL",
    "category": "Bit Rotation",
    "format": "R-Type",
    "encoding": "0110000xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction performs a rotate left of rs1 by the amount in least-significant log2(32) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "shamt = (xlen == 32) ? x[rs2][4..0] : x[rs2][5..0];\nresult = (x[rs1] << shamt) | (x[rs1] >> (xlen - shamt));\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ROL",
    "category": "Bit Rotation",
    "format": "R-Type",
    "encoding": "0110000xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction performs a rotate left of rs1 by the amount in least-significant log2(64) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "shamt = (xlen == 32) ? x[rs2][4..0] : x[rs2][5..0];\nresult = (x[rs1] << shamt) | (x[rs1] >> (xlen - shamt));\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ROLW",
    "category": "Bit Rotation",
    "format": "R-Type",
    "encoding": "0110000xxxxxxxxxx001xxxxx0111011",
    "description": "This instruction performs a rotate left on the least-significant word of  rs1 by the amount in least-significant 5 bits of rs2.\nThe resulting word value is sign-extended by copying bit 31 to all of the more-significant bits.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1 = EXTZ(x[rs1][31..0]);\nshamt = x[rs2][4..0];\nresult = (rs1 << shamt) | (rs1 >> (32 - shamt));\nx[rd] = EXTS(result /* bits 31..0 */);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ROR",
    "category": "Bit Rotation",
    "format": "R-Type",
    "encoding": "0110000xxxxxxxxxx101xxxxx0110011",
    "description": "This instruction performs a rotate right of rs1 by the amount in least-significant log2(32) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "shamt = (xlen == 32) ? x[rs2][4..0] : x[rs2][5..0];\nresult = (x[rs1] >> shamt) | (x[rs1] << (xlen - shamt));\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ROR",
    "category": "Bit Rotation",
    "format": "R-Type",
    "encoding": "0110000xxxxxxxxxx101xxxxx0110011",
    "description": "This instruction performs a rotate right of rs1 by the amount in least-significant log2(64) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "shamt = (xlen == 32) ? x[rs2][4..0] : x[rs2][5..0];\nresult = (x[rs1] >> shamt) | (x[rs1] << (xlen - shamt));\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "RORI",
    "category": "Bit Rotation",
    "format": "I-Type",
    "encoding": "0110000xxxxxxxxxx101xxxxx0010011",
    "description": "This instruction performs a rotate right of rs1 by the amount in the least-significant log2(32) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32B",
    "pseudocode": "shamt = (xlen == 32) ? shamt /* bits 4..0 */ : shamt /* bits 5..0 */;\nresult = (x[rs1] >> shamt) | (x[rs1] << (xlen - shamt));\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0110000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "RORI",
    "category": "Bit Rotation",
    "format": "I-Type",
    "encoding": "011000xxxxxxxxxxx101xxxxx0010011",
    "description": "This instruction performs a rotate right of rs1 by the amount in the least-significant log2(64) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "shamt = (xlen == 32) ? shamt /* bits 4..0 */ : shamt /* bits 5..0 */;\nresult = (x[rs1] >> shamt) | (x[rs1] << (xlen - shamt));\nx[rd] = result;",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "011000xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "RORIW",
    "category": "Bit Rotation",
    "format": "I-Type",
    "encoding": "0110000xxxxxxxxxx101xxxxx0011011",
    "description": "This instruction performs a rotate right on the least-significant word\nof rs1 by the amount in the least-significant log2(64) bits of\nshamt.\nThe resulting word value is sign-extended by copying bit 31 to all of\nthe more-significant bits.",
    "operands": [
      "rd",
      "rs1",
      "shamt"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1_data = EXTZ(x[rs1][31..0];\nresult = (rs1_data >> shamt) | (rs1_data << (32 - shamt));\nx[rd] = EXTS(result /* bits 31..0 */);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0110000xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "RORW",
    "category": "Bit Rotation",
    "format": "R-Type",
    "encoding": "0110000xxxxxxxxxx101xxxxx0111011",
    "description": "This instruction performs a rotate right on the least-significant word of  rs1 by the amount in least-significant 5 bits of rs2.\nThe resultant word is sign-extended by copying bit 31 to all of the more-significant bits.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "rs1 = EXTZ(x[rs1][31..0]);\nshamt = x[rs2][4..0];\nresult = (rs1 >> shamt) | (rs1 << (32 - shamt));\nx[rd] = EXTS(result);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BCLR",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0100100xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction returns rs1 with a single bit cleared at the index specified in rs2.\nThe index is read from the lower log2(32) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "index = x[rs2] & (32 - 1);\nx[rd] = x[rs1] & ~(1 << index);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BCLR",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0100100xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction returns rs1 with a single bit cleared at the index specified in rs2.\nThe index is read from the lower log2(64) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "index = x[rs2] & (64 - 1);\nx[rd] = x[rs1] & ~(1 << index);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BCLRI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "0100100xxxxxxxxxx001xxxxx0010011",
    "description": "This instruction returns rs1 with a single bit cleared at the index specified in shamt.\nThe index is read from the lower log2(32) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32B",
    "pseudocode": "index = shamt & (32 - 1);\nx[rd] = x[rs1] & ~(1 << index);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0100100xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BCLRI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "010010xxxxxxxxxxx001xxxxx0010011",
    "description": "This instruction returns rs1 with a single bit cleared at the index specified in shamt.\nThe index is read from the lower log2(64) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "index = shamt & (64 - 1);\nx[rd] = x[rs1] & ~(1 << index);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "010010xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BEXT",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0100100xxxxxxxxxx101xxxxx0110011",
    "description": "This instruction returns a single bit extracted from rs1 at the index specified in rs2.\nThe index is read from the lower log2(32) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "index = x[rs2] & (32 - 1);\nx[rd] = (x[rs1] >> index) & 1;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BEXT",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0100100xxxxxxxxxx101xxxxx0110011",
    "description": "This instruction returns a single bit extracted from rs1 at the index specified in rs2.\nThe index is read from the lower log2(64) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "index = x[rs2] & (64 - 1);\nx[rd] = (x[rs1] >> index) & 1;",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BEXTI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "0100100xxxxxxxxxx101xxxxx0010011",
    "description": "This instruction returns a single bit extracted from rs1 at the index specified in shamt.\nThe index is read from the lower log2(32) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32B",
    "pseudocode": "index = shamt & (32 - 1);\nx[rd] = (x[rs1] >> index) & 1;",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0100100xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BEXTI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "010010xxxxxxxxxxx101xxxxx0010011",
    "description": "This instruction returns a single bit extracted from rs1 at the index specified in shamt.\nThe index is read from the lower log2(64) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "index = shamt & (64 - 1);\nx[rd] = (x[rs1] >> index) & 1;",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "010010xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BINV",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0110100xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction returns rs1 with a single bit inverted at the index specified in rs2.\nThe index is read from the lower log2(32) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "index = x[rs2] & (32 - 1);\nx[rd] = x[rs1] ^ (1 << index);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BINV",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0110100xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction returns rs1 with a single bit inverted at the index specified in rs2.\nThe index is read from the lower log2(64) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "index = x[rs2] & (64 - 1);\nx[rd] = x[rs1] ^ (1 << index);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BINVI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "0110100xxxxxxxxxx001xxxxx0010011",
    "description": "This instruction returns rs1 with a single bit inverted at the index specified in shamt.\nThe index is read from the lower log2(32) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32B",
    "pseudocode": "index = shamt & (32 - 1);\nx[rd] = x[rs1] ^ (1 << index);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0110100xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BINVI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "011010xxxxxxxxxxx001xxxxx0010011",
    "description": "This instruction returns rs1 with a single bit inverted at the index specified in shamt.\nThe index is read from the lower log2(64) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "index = shamt & (64 - 1);\nx[rd] = x[rs1] ^ (1 << index);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "011010xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BSET",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0010100xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction returns rs1 with a single bit set at the index specified in rs2.\nThe index is read from the lower log2(32) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "index = x[rs2] & (32 - 1);\nx[rd] = x[rs1] | (1 << index);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BSET",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "0010100xxxxxxxxxx001xxxxx0110011",
    "description": "This instruction returns rs1 with a single bit set at the index specified in rs2.\nThe index is read from the lower log2(64) bits of rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "index = x[rs2] & (64 - 1);\nx[rd] = x[rs1] | (1 << index);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BSETI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "0010100xxxxxxxxxx001xxxxx0010011",
    "description": "This instruction returns rs1 with a single bit set at the index specified in shamt.\nThe index is read from the lower log2(32) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV32B",
    "pseudocode": "index = shamt & (32 - 1);\nx[rd] = x[rs1] | (1 << index);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "0010100xxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "BSETI",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "001010xxxxxxxxxxx001xxxxx0010011",
    "description": "This instruction returns rs1 with a single bit set at the index specified in shamt.\nThe index is read from the lower log2(64) bits of shamt.\nFor RV32, the encodings corresponding to shamt[5]=1 are reserved.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "index = shamt & (64 - 1);\nx[rd] = x[rs1] | (1 << index);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "001010xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SEXT.B",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000100xxxxx001xxxxx0010011",
    "description": "This instruction sign-extends the least-significant byte in the source to 32 by copying the most-significant bit in the byte (i.e., bit 7) to all of the more-significant bits.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = EXTS(X(rs)[7..0]);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00100",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SEXT.B",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000100xxxxx001xxxxx0010011",
    "description": "This instruction sign-extends the least-significant byte in the source to 64 by copying the most-significant bit in the byte (i.e., bit 7) to all of the more-significant bits.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = EXTS(X(rs)[7..0]);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00100",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SEXT.H",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000101xxxxx001xxxxx0010011",
    "description": "This instruction sign-extends the least-significant halfword in rs to 32 by copying the most-significant bit in the halfword (i.e., bit 15) to all of the more-significant bits.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = EXTS(X(rs)[15..0]);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00101",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SEXT.H",
    "category": "Bit Counting",
    "format": "R-Type",
    "encoding": "011000000101xxxxx001xxxxx0010011",
    "description": "This instruction sign-extends the least-significant halfword in rs to 64 by copying the most-significant bit in the halfword (i.e., bit 15) to all of the more-significant bits.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = EXTS(X(rs)[15..0]);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0110000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00101",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0010011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH1ADD",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx010xxxxx0110011",
    "description": "This instruction shifts rs1 to the left by 1 bit and adds it to rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = X(rs2) + (X(rs1) << 1);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH1ADD",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx010xxxxx0110011",
    "description": "This instruction shifts rs1 to the left by 1 bit and adds it to rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = X(rs2) + (X(rs1) << 1);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH1ADD.UW",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx010xxxxx0111011",
    "description": "This instruction performs an 64-wide addition of two addends.\nThe first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 1 place.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "base = x[rs2];\nindex = EXTZ(x[rs1][31..0]);\nx[rd] = base + (index << 1);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH2ADD",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx100xxxxx0110011",
    "description": "This instruction shifts rs1 to the left by 2 places and adds it to rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = X(rs2) + (X(rs1) << 2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH2ADD",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx100xxxxx0110011",
    "description": "This instruction shifts rs1 to the left by 2 places and adds it to rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = X(rs2) + (X(rs1) << 2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH2ADD.UW",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx100xxxxx0111011",
    "description": "This instruction performs an 64-wide addition of two addends.\nThe first addend is rs2.\nThe second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 2 places.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "base = x[rs2];\nindex = EXTZ(x[rs1][31..0]);\nx[rd] = base + (index << 2);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH3ADD",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx110xxxxx0110011",
    "description": "This instruction shifts rs1 to the left by 3 places and adds it to rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = X(rs2) + (X(rs1) << 3);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH3ADD",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx110xxxxx0110011",
    "description": "This instruction shifts rs1 to the left by 3 places and adds it to rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = X(rs2) + (X(rs1) << 3);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SH3ADD.UW",
    "category": "Shift",
    "format": "R-Type",
    "encoding": "0010000xxxxxxxxxx110xxxxx0111011",
    "description": "This instruction performs an 64-wide addition of two addends. The first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 3 places.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "base = x[rs2];\nindex = EXTZ(x[rs1][31..0]);\nx[rd] = base + (index << 3);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0010000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "SLLI.UW",
    "category": "Bit Manipulation",
    "format": "I-Type",
    "encoding": "000010xxxxxxxxxxx001xxxxx0011011",
    "description": "This instruction takes the least-significant word of rs1, zero-extends it, and shifts it left by the immediate.",
    "operands": [
      "rd",
      "rs1",
      "imm"
    ],
    "operandTypes": [
      "register",
      "register",
      "immediate"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = (EXTZ(X(rs)[31..0]) << shamt);",
    "encodingFields": [
      {
        "name": "imm[11:0]",
        "startBit": 20,
        "endBit": 31,
        "value": "000010xxxxxx",
        "description": "Immediate value [11:0]",
        "category": "immediate"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0011011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "XNOR",
    "category": "Logical",
    "format": "R-Type",
    "encoding": "0100000xxxxxxxxxx100xxxxx0110011",
    "description": "This instruction performs the bit-wise exclusive-NOR operation on rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = ~(X(rs1) ^ X(rs2));",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "XNOR",
    "category": "Logical",
    "format": "R-Type",
    "encoding": "0100000xxxxxxxxxx100xxxxx0110011",
    "description": "This instruction performs the bit-wise exclusive-NOR operation on rs1 and rs2.",
    "operands": [
      "rd",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = ~(X(rs1) ^ X(rs2));",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0100000",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ZEXT.H",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "000010000000xxxxx100xxxxx0110011",
    "description": "This instruction zero-extends the least-significant halfword of the source to 32 by inserting 0\u2019s into all of the bits more significant than 15.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32B",
    "pseudocode": "X(rd) = EXTZ(X(rs)[15..0]);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0110011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "ZEXT.H",
    "category": "Bit Manipulation",
    "format": "R-Type",
    "encoding": "000010000000xxxxx100xxxxx0111011",
    "description": "This instruction zero-extends the least-significant halfword of the source to 64 by inserting 0\u2019s into all of the bits more significant than 15.",
    "operands": [
      "rd",
      "rs1"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64B",
    "pseudocode": "X(rd) = EXTZ(X(rs)[15..0]);",
    "encodingFields": [
      {
        "name": "funct7",
        "startBit": 25,
        "endBit": 31,
        "value": "0000100",
        "description": "Function code 7",
        "category": "funct"
      },
      {
        "name": "rs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Source register 2",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Source register 1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Function code 3",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0111011",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDI4SPN",
    "category": "Arithmetic",
    "format": "CIW-Type",
    "encoding": "000xxxxxxxxxxx00",
    "description": "Add a zero-extended non-zero immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'. This instruction is used to generate pointers to stack-allocated variables, and expands to addi rd', x2, nzuimm[9:2].",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[2] + uimm",
    "expansion": "addi x2,x2,nzimm[9:4]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "nzuimm[9:2]",
        "startBit": 5,
        "endBit": 12,
        "value": "xxxxxxxx",
        "description": "Non-zero immediate [9:2]",
        "category": "immediate"
      },
      {
        "name": "rd'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Dest register (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDI4SPN",
    "category": "Arithmetic",
    "format": "CIW-Type",
    "encoding": "000xxxxxxxxxxx00",
    "description": "Add a zero-extended non-zero immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'. This instruction is used to generate pointers to stack-allocated variables, and expands to addi rd', x2, nzuimm[9:2].",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[2] + uimm",
    "expansion": "addi x2,x2,nzimm[9:4]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "nzuimm[9:2]",
        "startBit": 5,
        "endBit": 12,
        "value": "xxxxxxxx",
        "description": "Non-zero immediate [9:2]",
        "category": "immediate"
      },
      {
        "name": "rd'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Dest register (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FLD",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "001xxxxxxxxxxx00",
    "description": "Load a double-precision floating-point value from memory into floating-point register rd'. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "f[8+rd'] = M[x[8+rs1'] + uimm][63:0]",
    "expansion": "fld rd',offset[7:3](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FLD",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "001xxxxxxxxxxx00",
    "description": "Load a double-precision floating-point value from memory into floating-point register rd'. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "f[8+rd'] = M[x[8+rs1'] + uimm][63:0]",
    "expansion": "fld rd',offset[7:3](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LW",
    "category": "Load/Store",
    "format": "CL-Type",
    "encoding": "010xxxxxxxxxxx00",
    "description": "Load a 32-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = sext(M[x[8+rs1'] + uimm][31:0])",
    "expansion": "lw rd',offset[6:2](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:3]/uimm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Immediate bits [5:3]",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Base register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "imm[7:6]/uimm[2:1]",
        "startBit": 5,
        "endBit": 6,
        "value": "xx",
        "description": "Immediate bits (varies)",
        "category": "immediate"
      },
      {
        "name": "rd'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Dest register (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LW",
    "category": "Load/Store",
    "format": "CL-Type",
    "encoding": "010xxxxxxxxxxx00",
    "description": "Load a 32-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = sext(M[x[8+rs1'] + uimm][31:0])",
    "expansion": "lw rd',offset[6:2](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:3]/uimm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Immediate bits [5:3]",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Base register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "imm[7:6]/uimm[2:1]",
        "startBit": 5,
        "endBit": 6,
        "value": "xx",
        "description": "Immediate bits (varies)",
        "category": "immediate"
      },
      {
        "name": "rd'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Dest register (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FLW",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "011xxxxxxxxxxx00",
    "description": "Load a single-precision floating-point value from memory into floating-point register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "f[8+rd'] = M[x[8+rs1'] + uimm][31:0]",
    "expansion": "lw rd',offset[6:2](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LD",
    "category": "Load/Store",
    "format": "CL-Type",
    "encoding": "011xxxxxxxxxxx00",
    "description": "Load a 64-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'. --",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = M[x[8+rs1'] + uimm][63:0]",
    "expansion": "ld rd', offset[7:3](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:3]/uimm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Immediate bits [5:3]",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Base register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "imm[7:6]/uimm[2:1]",
        "startBit": 5,
        "endBit": 6,
        "value": "xx",
        "description": "Immediate bits (varies)",
        "category": "immediate"
      },
      {
        "name": "rd'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Dest register (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FSD",
    "category": "Load/Store",
    "format": "C-Type",
    "encoding": "101xxxxxxxxxxx00",
    "description": "Store a double-precision floating-point value in floating-point register rs2' to memory. It computes an effective address by adding the zeroextended offset, scaled by 8, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "M[x[8+rs1'] + uimm][63:0] = f[8+rs2']",
    "expansion": "fsd rs2',offset[7:3](rs1')",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "101x",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FSD",
    "category": "Load/Store",
    "format": "C-Type",
    "encoding": "101xxxxxxxxxxx00",
    "description": "Store a double-precision floating-point value in floating-point register rs2' to memory. It computes an effective address by adding the zeroextended offset, scaled by 8, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "M[x[8+rs1'] + uimm][63:0] = f[8+rs2']",
    "expansion": "fsd rs2',offset[7:3](rs1')",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "101x",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SW",
    "category": "Load/Store",
    "format": "CS-Type",
    "encoding": "110xxxxxxxxxxx00",
    "description": "Store a 32-bit value in register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "M[x[8+rs1'] + uimm][31:0] = x[8+rs2']",
    "expansion": "sw rs2',offset[6:2](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:3]/uimm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Immediate bits [5:3]",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Base register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "imm[7:6]/uimm[2:1]",
        "startBit": 5,
        "endBit": 6,
        "value": "xx",
        "description": "Immediate bits (varies)",
        "category": "immediate"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SW",
    "category": "Load/Store",
    "format": "CS-Type",
    "encoding": "110xxxxxxxxxxx00",
    "description": "Store a 32-bit value in register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "M[x[8+rs1'] + uimm][31:0] = x[8+rs2']",
    "expansion": "sw rs2',offset[6:2](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:3]/uimm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Immediate bits [5:3]",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Base register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "imm[7:6]/uimm[2:1]",
        "startBit": 5,
        "endBit": 6,
        "value": "xx",
        "description": "Immediate bits (varies)",
        "category": "immediate"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FSW",
    "category": "Load/Store",
    "format": "C-Type",
    "encoding": "111xxxxxxxxxxx00",
    "description": "Store a single-precision floating-point value in floatingpoint register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "M[x[8+rs1'] + uimm][31:0] = f[8+rs2']",
    "expansion": "fsw rs2', offset[6:2](rs1')",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "111x",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SD",
    "category": "Load/Store",
    "format": "CS-Type",
    "encoding": "111xxxxxxxxxxx00",
    "description": "Store a 64-bit value in register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.",
    "operands": [
      "imm",
      "rs1",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "M[x[8+rs1'] + uimm][63:0] = x[8+rs2']",
    "expansion": "sd rs2', offset[7:3](rs1')",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:3]/uimm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Immediate bits [5:3]",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Base register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "imm[7:6]/uimm[2:1]",
        "startBit": 5,
        "endBit": 6,
        "value": "xx",
        "description": "Immediate bits (varies)",
        "category": "immediate"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "00",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.NOP",
    "category": "System",
    "format": "CJ-Type",
    "encoding": "000x00000xxxxx01",
    "description": "Does not change any user-visible state, except for advancing the pc.",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV32C",
    "pseudocode": "",
    "expansion": "addi x0, x0, 0",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "x00000xxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.NOP",
    "category": "System",
    "format": "CJ-Type",
    "encoding": "000x00000xxxxx01",
    "description": "Does not change any user-visible state, except for advancing the pc.",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV64C",
    "pseudocode": "",
    "expansion": "addi x0, x0, 0",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "x00000xxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDI",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "000xxxxxxxxxxx01",
    "description": "Add the non-zero sign-extended 6-bit immediate to the value in register rd then writes the result to rd.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = x[rd] + sext(imm)",
    "expansion": "addi rd, rd, nzimm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDI",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "000xxxxxxxxxxx01",
    "description": "Add the non-zero sign-extended 6-bit immediate to the value in register rd then writes the result to rd.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = x[rd] + sext(imm)",
    "expansion": "addi rd, rd, nzimm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.JAL",
    "category": "Control Transfer",
    "format": "CJ-Type",
    "encoding": "001xxxxxxxxxxx01",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV32C",
    "pseudocode": "x[1] = pc+2; pc += sext(offset)",
    "expansion": "jal x1, offset[11:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "xxxxxxxxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDIW",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "001xxxxxxxxxxx01",
    "description": "Add the non-zero sign-extended 6-bit immediate to the value in register rd then produce 32-bit result, then sign-extends result to 64 bits.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = sext((x[rd] + sext(imm))[31:0])",
    "expansion": "addiw rd,rd,imm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LI",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "010xxxxxxxxxxx01",
    "description": "Load the sign-extended 6-bit immediate, imm, into register rd. C.LI is only valid when rd!=x0.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = sext(imm)",
    "expansion": "addi rd,x0,imm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LI",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "010xxxxxxxxxxx01",
    "description": "Load the sign-extended 6-bit immediate, imm, into register rd. C.LI is only valid when rd!=x0.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = sext(imm)",
    "expansion": "addi rd,x0,imm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDI16SP",
    "category": "Arithmetic",
    "format": "CJ-Type",
    "encoding": "011xxxxxxxxxxx01",
    "description": "Add the non-zero sign-extended 6-bit immediate to the value in the stack pointer (sp=x2), where the immediate is scaled to represent multiples of 16 in the range (-512,496).",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV32C",
    "pseudocode": "x[2] = x[2] + sext(imm)",
    "expansion": "addi x2,x2, nzimm[9:4]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "xxxxxxxxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDI16SP",
    "category": "Arithmetic",
    "format": "CJ-Type",
    "encoding": "011xxxxxxxxxxx01",
    "description": "Add the non-zero sign-extended 6-bit immediate to the value in the stack pointer (sp=x2), where the immediate is scaled to represent multiples of 16 in the range (-512,496).",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV64C",
    "pseudocode": "x[2] = x[2] + sext(imm)",
    "expansion": "addi x2,x2, nzimm[9:4]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "xxxxxxxxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LUI",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "011xxxxxxxxxxx01",
    "description": "Implementation:: -- x[rd] = sext(imm[17:12] << 12) --",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = sext(imm[17:12] << 12)",
    "expansion": "lui rd,nzuimm[17:12]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LUI",
    "category": "Arithmetic",
    "format": "CI-Type",
    "encoding": "011xxxxxxxxxxx01",
    "description": "Implementation:: -- x[rd] = sext(imm[17:12] << 12) --",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = sext(imm[17:12] << 12)",
    "expansion": "lui rd,nzuimm[17:12]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SRLI",
    "category": "Shift",
    "format": "CI-Type",
    "encoding": "100x00xxxxxxxx01",
    "description": "Perform a logical right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] >>u uimm",
    "expansion": "srli rd',rd',64",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "00xxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SRLI",
    "category": "Shift",
    "format": "CI-Type",
    "encoding": "100x00xxxxxxxx01",
    "description": "Perform a logical right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] >>u uimm",
    "expansion": "srli rd',rd',64",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "00xxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SRAI",
    "category": "Shift",
    "format": "CI-Type",
    "encoding": "100x01xxxxxxxx01",
    "description": "Perform a arithmetic right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] >>s uimm",
    "expansion": "srai rd',rd',shamt[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "01xxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SRAI",
    "category": "Shift",
    "format": "CI-Type",
    "encoding": "100x01xxxxxxxx01",
    "description": "Perform a arithmetic right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] >>s uimm",
    "expansion": "srai rd',rd',shamt[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "01xxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ANDI",
    "category": "Logical",
    "format": "CI-Type",
    "encoding": "100x10xxxxxxxx01",
    "description": "Compute the bitwise AND of of the value in register rd' and the sign-extended 6-bit immediate, then writes the result to rd'.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] & sext(imm)",
    "expansion": "andi rd',rd',imm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "10xxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ANDI",
    "category": "Logical",
    "format": "CI-Type",
    "encoding": "100x10xxxxxxxx01",
    "description": "Compute the bitwise AND of of the value in register rd' and the sign-extended 6-bit immediate, then writes the result to rd'.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] & sext(imm)",
    "expansion": "andi rd',rd',imm[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "100",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "10xxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SUB",
    "category": "Arithmetic",
    "format": "CA-Type",
    "encoding": "100011xxx00xxx01",
    "description": "Subtract the value in register rs2' from the value in register rd', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] - x[8+rs2']",
    "expansion": "sub rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "00",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SUB",
    "category": "Arithmetic",
    "format": "CA-Type",
    "encoding": "100011xxx00xxx01",
    "description": "Subtract the value in register rs2' from the value in register rd', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] - x[8+rs2']",
    "expansion": "sub rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "00",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.XOR",
    "category": "Logical",
    "format": "CA-Type",
    "encoding": "100011xxx01xxx01",
    "description": "Compute the bitwise XOR of the values in registers rd' and rs2', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] ^ x[8+rs2']",
    "expansion": "xor rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "01",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.XOR",
    "category": "Logical",
    "format": "CA-Type",
    "encoding": "100011xxx01xxx01",
    "description": "Compute the bitwise XOR of the values in registers rd' and rs2', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] ^ x[8+rs2']",
    "expansion": "xor rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "01",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.OR",
    "category": "Logical",
    "format": "CA-Type",
    "encoding": "100011xxx10xxx01",
    "description": "Compute the bitwise OR of the values in registers rd' and rs2', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] | x[8+rs2']",
    "expansion": "or rd',rd',rs2",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "10",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.OR",
    "category": "Logical",
    "format": "CA-Type",
    "encoding": "100011xxx10xxx01",
    "description": "Compute the bitwise OR of the values in registers rd' and rs2', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] | x[8+rs2']",
    "expansion": "or rd',rd',rs2",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "10",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.AND",
    "category": "Logical",
    "format": "CA-Type",
    "encoding": "100011xxx11xxx01",
    "description": "Compute the bitwise AND of the values in registers rd' and rs2', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = x[8+rd'] & x[8+rs2']",
    "expansion": "and rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "11",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.AND",
    "category": "Logical",
    "format": "CA-Type",
    "encoding": "100011xxx11xxx01",
    "description": "Compute the bitwise AND of the values in registers rd' and rs2', then writes the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = x[8+rd'] & x[8+rs2']",
    "expansion": "and rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100011",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "11",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SUBW",
    "category": "Arithmetic",
    "format": "CA-Type",
    "encoding": "100111xxx00xxx01",
    "description": "Subtract the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = sext((x[8+rd'] - x[8+rs2'])[31:0])",
    "expansion": "subw rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100111",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "00",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SUBW",
    "category": "Arithmetic",
    "format": "CA-Type",
    "encoding": "100111xxx00xxx01",
    "description": "Subtract the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = sext((x[8+rd'] - x[8+rs2'])[31:0])",
    "expansion": "subw rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100111",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "00",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDW",
    "category": "Arithmetic",
    "format": "CA-Type",
    "encoding": "100111xxx01xxx01",
    "description": "Add the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[8+rd'] = sext((x[8+rd'] + x[8+rs2'])[31:0])",
    "expansion": "addw rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100111",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "01",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADDW",
    "category": "Arithmetic",
    "format": "CA-Type",
    "encoding": "100111xxx01xxx01",
    "description": "Add the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[8+rd'] = sext((x[8+rd'] + x[8+rs2'])[31:0])",
    "expansion": "addw rd',rd',rs2'",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 10,
        "endBit": 15,
        "value": "100111",
        "description": "Function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "rd'/rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Dest/source reg (3-bit, x8-x15)",
        "category": "rd"
      },
      {
        "name": "funct2",
        "startBit": 5,
        "endBit": 6,
        "value": "01",
        "description": "Function code (2 bits)",
        "category": "funct"
      },
      {
        "name": "rs2'",
        "startBit": 2,
        "endBit": 4,
        "value": "xxx",
        "description": "Source reg 2 (3-bit, x8-x15)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.J",
    "category": "Control Transfer",
    "format": "CJ-Type",
    "encoding": "101xxxxxxxxxxx01",
    "description": "Unconditional control transfer.",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV32C",
    "pseudocode": "pc += sext(offset)",
    "expansion": "jal x0,offset[11:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "xxxxxxxxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.J",
    "category": "Control Transfer",
    "format": "CJ-Type",
    "encoding": "101xxxxxxxxxxx01",
    "description": "Unconditional control transfer.",
    "operands": [
      "imm"
    ],
    "operandTypes": [
      "immediate"
    ],
    "extension": "RV64C",
    "pseudocode": "pc += sext(offset)",
    "expansion": "jal x0,offset[11:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "jump_target[11:1]",
        "startBit": 2,
        "endBit": 12,
        "value": "xxxxxxxxxxx",
        "description": "Jump offset (11 bits)",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.BEQZ",
    "category": "Control Transfer",
    "format": "CB-Type",
    "encoding": "110xxxxxxxxxxx01",
    "description": "Take the branch if the value in register rs1' is zero.",
    "operands": [
      "imm",
      "rs1"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "if (x[8+rs1'] == 0) pc += sext(offset)",
    "expansion": "beq rs1',x0,offset[8:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "offset[8:6]/imm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Offset/immediate high",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "offset[5:1]/imm[2:0|7:6]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Offset/immediate low",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.BEQZ",
    "category": "Control Transfer",
    "format": "CB-Type",
    "encoding": "110xxxxxxxxxxx01",
    "description": "Take the branch if the value in register rs1' is zero.",
    "operands": [
      "imm",
      "rs1"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "if (x[8+rs1'] == 0) pc += sext(offset)",
    "expansion": "beq rs1',x0,offset[8:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "offset[8:6]/imm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Offset/immediate high",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "offset[5:1]/imm[2:0|7:6]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Offset/immediate low",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.BNEZ",
    "category": "Control Transfer",
    "format": "CB-Type",
    "encoding": "111xxxxxxxxxxx01",
    "description": "Take the branch if the value in register rs1' is not zero.",
    "operands": [
      "imm",
      "rs1"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "if (x[8+rs1'] != 0) pc += sext(offset)",
    "expansion": "bne rs1',x0,offset[8:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "offset[8:6]/imm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Offset/immediate high",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "offset[5:1]/imm[2:0|7:6]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Offset/immediate low",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.BNEZ",
    "category": "Control Transfer",
    "format": "CB-Type",
    "encoding": "111xxxxxxxxxxx01",
    "description": "Take the branch if the value in register rs1' is not zero.",
    "operands": [
      "imm",
      "rs1"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "if (x[8+rs1'] != 0) pc += sext(offset)",
    "expansion": "bne rs1',x0,offset[8:1]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "offset[8:6]/imm[5:3]",
        "startBit": 10,
        "endBit": 12,
        "value": "xxx",
        "description": "Offset/immediate high",
        "category": "immediate"
      },
      {
        "name": "rs1'",
        "startBit": 7,
        "endBit": 9,
        "value": "xxx",
        "description": "Source register (3-bit, x8-x15)",
        "category": "rs1"
      },
      {
        "name": "offset[5:1]/imm[2:0|7:6]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Offset/immediate low",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "01",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SLLI",
    "category": "Shift",
    "format": "CI-Type",
    "encoding": "000xxxxxxxxxxx10",
    "description": "Perform a logical left shift of the value in register rd then writes the result to rd. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = x[rd] << uimm",
    "expansion": "slli rd,rd,shamt[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SLLI",
    "category": "Shift",
    "format": "CI-Type",
    "encoding": "000xxxxxxxxxxx10",
    "description": "Perform a logical left shift of the value in register rd then writes the result to rd. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = x[rd] << uimm",
    "expansion": "slli rd,rd,shamt[5:0]",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "000",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FLDSP",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "001xxxxxxxxxxx10",
    "description": "Load a double-precision floating-point value from memory into floating-point register rd. It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "f[rd] = M[x[2] + uimm][63:0]",
    "expansion": "fld rd,offset[8:3](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FLDSP",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "001xxxxxxxxxxx10",
    "description": "Load a double-precision floating-point value from memory into floating-point register rd. It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "f[rd] = M[x[2] + uimm][63:0]",
    "expansion": "fld rd,offset[8:3](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "001",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LWSP",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "010xxxxxxxxxxx10",
    "description": "Load a 32-bit value from memory into register rd. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = sext(M[x[2] + uimm][31:0])",
    "expansion": "lw rd,offset[7:2](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LWSP",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "010xxxxxxxxxxx10",
    "description": "Load a 32-bit value from memory into register rd. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = sext(M[x[2] + uimm][31:0])",
    "expansion": "lw rd,offset[7:2](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "010",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FLWSP",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "011xxxxxxxxxxx10",
    "description": "Load a single-precision floating-point value from memory into floating-point register rd. It computes its effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "f[rd] = M[x[2] + uimm][31:0]",
    "expansion": "flw rd,offset[7:2](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.LDSP",
    "category": "Load/Store",
    "format": "CI-Type",
    "encoding": "011xxxxxxxxxxx10",
    "description": "Load a 64-bit value from memory into register rd. It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = M[x[2] + uimm][63:0]",
    "expansion": "ld rd,offset[8:3](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "011",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5]/nzimm[5]",
        "startBit": 12,
        "endBit": 12,
        "value": "x",
        "description": "Immediate bit [5] or other",
        "category": "immediate"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "imm[4:0]/nzimm[4:0]",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Immediate bits [4:0]",
        "category": "immediate"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.JR",
    "category": "Control Transfer",
    "format": "C-Type",
    "encoding": "1000xxxxx0000010",
    "description": "Performs an unconditional control transfer to the address in register rs1.",
    "operands": [
      "rs1"
    ],
    "operandTypes": [
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "pc = x[rs1]",
    "expansion": "jalr x0,rs1,0",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1000",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "00000",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.JR",
    "category": "Control Transfer",
    "format": "C-Type",
    "encoding": "1000xxxxx0000010",
    "description": "Performs an unconditional control transfer to the address in register rs1.",
    "operands": [
      "rs1"
    ],
    "operandTypes": [
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "pc = x[rs1]",
    "expansion": "jalr x0,rs1,0",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1000",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "00000",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.MV",
    "category": "Arithmetic",
    "format": "CR-Type",
    "encoding": "1000xxxxxxxxxx10",
    "description": "Copy the value in register rs2 into register rd.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = x[rs2]",
    "expansion": "add rd, x0, rs2",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1000",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.MV",
    "category": "Arithmetic",
    "format": "CR-Type",
    "encoding": "1000xxxxxxxxxx10",
    "description": "Copy the value in register rs2 into register rd.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = x[rs2]",
    "expansion": "add rd, x0, rs2",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1000",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.EBREAK",
    "category": "System",
    "format": "C-Type",
    "encoding": "1001000000000010",
    "description": "Cause control to be transferred back to the debugging environment.",
    "operands": [],
    "operandTypes": [],
    "extension": "RV32C",
    "pseudocode": "RaiseException(Breakpoint)",
    "expansion": "ebreak",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1001",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "00000",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.EBREAK",
    "category": "System",
    "format": "C-Type",
    "encoding": "1001000000000010",
    "description": "Cause control to be transferred back to the debugging environment.",
    "operands": [],
    "operandTypes": [],
    "extension": "RV64C",
    "pseudocode": "RaiseException(Breakpoint)",
    "expansion": "ebreak",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1001",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "00000",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "00000",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.JALR",
    "category": "Control Transfer",
    "format": "C-Type",
    "encoding": "1001xxxxx0000010",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "rs1"
    ],
    "operandTypes": [
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "t = pc+2; pc = x[rs1]; x[1] = t",
    "expansion": "jalr x1,rs1,0",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1001",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "00000",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.JALR",
    "category": "Control Transfer",
    "format": "C-Type",
    "encoding": "1001xxxxx0000010",
    "description": "Jump to address and place return address in rd.",
    "operands": [
      "rs1"
    ],
    "operandTypes": [
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "t = pc+2; pc = x[rs1]; x[1] = t",
    "expansion": "jalr x1,rs1,0",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1001",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "00000",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADD",
    "category": "Arithmetic",
    "format": "CR-Type",
    "encoding": "1001xxxxxxxxxx10",
    "description": "Add the values in registers rd and rs2 and writes the result to register rd.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "x[rd] = x[rd] + x[rs2]",
    "expansion": "add rd,rd,rs2",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1001",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.ADD",
    "category": "Arithmetic",
    "format": "CR-Type",
    "encoding": "1001xxxxxxxxxx10",
    "description": "Add the values in registers rd and rs2 and writes the result to register rd.",
    "operands": [
      "rd",
      "rs2"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "x[rd] = x[rd] + x[rs2]",
    "expansion": "add rd,rd,rs2",
    "encodingFields": [
      {
        "name": "funct4",
        "startBit": 12,
        "endBit": 15,
        "value": "1001",
        "description": "Function code (4 bits)",
        "category": "funct"
      },
      {
        "name": "rd/rs1",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Dest/source register (5-bit)",
        "category": "rd"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FSDSP",
    "category": "Load/Store",
    "format": "CSS-Type",
    "encoding": "101xxxxxxxxxxx10",
    "description": "Store a double-precision floating-point value in floating-point register rs2 to memory. It computes an effective address by adding the zeroextended offset, scaled by 8, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "M[x[2] + uimm][63:0] = f[rs2]",
    "expansion": "fsd rs2,offset[8:3](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:0]/uimm",
        "startBit": 7,
        "endBit": 12,
        "value": "xxxxxx",
        "description": "Immediate (6 bits, scaled)",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FSDSP",
    "category": "Load/Store",
    "format": "CSS-Type",
    "encoding": "101xxxxxxxxxxx10",
    "description": "Store a double-precision floating-point value in floating-point register rs2 to memory. It computes an effective address by adding the zeroextended offset, scaled by 8, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "M[x[2] + uimm][63:0] = f[rs2]",
    "expansion": "fsd rs2,offset[8:3](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "101",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:0]/uimm",
        "startBit": 7,
        "endBit": 12,
        "value": "xxxxxx",
        "description": "Immediate (6 bits, scaled)",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SWSP",
    "category": "Load/Store",
    "format": "CSS-Type",
    "encoding": "110xxxxxxxxxxx10",
    "description": "Store a 32-bit value in register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "M[x[2] + uimm][31:0] = x[rs2]",
    "expansion": "sw rs2,offset[7:2](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:0]/uimm",
        "startBit": 7,
        "endBit": 12,
        "value": "xxxxxx",
        "description": "Immediate (6 bits, scaled)",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SWSP",
    "category": "Load/Store",
    "format": "CSS-Type",
    "encoding": "110xxxxxxxxxxx10",
    "description": "Store a 32-bit value in register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "M[x[2] + uimm][31:0] = x[rs2]",
    "expansion": "sw rs2,offset[7:2](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "110",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:0]/uimm",
        "startBit": 7,
        "endBit": 12,
        "value": "xxxxxx",
        "description": "Immediate (6 bits, scaled)",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.FSWSP",
    "category": "Load/Store",
    "format": "CSS-Type",
    "encoding": "111xxxxxxxxxxx10",
    "description": "Store a single-precision floating-point value in floating-point register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32C",
    "pseudocode": "M[x[2] + uimm][31:0] = f[rs2]",
    "expansion": "fsw rs2,offset[7:2](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:0]/uimm",
        "startBit": 7,
        "endBit": 12,
        "value": "xxxxxx",
        "description": "Immediate (6 bits, scaled)",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "C.SDSP",
    "category": "Load/Store",
    "format": "CSS-Type",
    "encoding": "111xxxxxxxxxxx10",
    "description": "Store a 64-bit value in register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.",
    "operands": [
      "imm",
      "rs2"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64C",
    "pseudocode": "M[x[2] + uimm][63:0] = x[rs2]",
    "expansion": "sd rs2,offset[8:3](x2)",
    "encodingFields": [
      {
        "name": "funct3",
        "startBit": 13,
        "endBit": 15,
        "value": "111",
        "description": "Function code (3 bits)",
        "category": "funct"
      },
      {
        "name": "imm[5:0]/uimm",
        "startBit": 7,
        "endBit": 12,
        "value": "xxxxxx",
        "description": "Immediate (6 bits, scaled)",
        "category": "immediate"
      },
      {
        "name": "rs2",
        "startBit": 2,
        "endBit": 6,
        "value": "xxxxx",
        "description": "Source register 2 (5-bit)",
        "category": "rs2"
      },
      {
        "name": "op",
        "startBit": 0,
        "endBit": 1,
        "value": "10",
        "description": "Opcode quadrant",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSETIVLI",
    "category": "Load/Store",
    "format": "VSETVL-Type",
    "encoding": "11xxxxxxxxxxxxxxx111xxxxx1010111",
    "description": "",
    "operands": [
      "imm",
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "avl = zimm[4:0]\nvtype = zimm[10:5]\nvl = calculate_vl(avl, vtype)\nrd = vl",
    "encodingFields": [
      {
        "name": "funct1",
        "startBit": 31,
        "endBit": 31,
        "value": "1",
        "description": "Fixed bit",
        "category": "funct"
      },
      {
        "name": "zimm",
        "startBit": 20,
        "endBit": 30,
        "value": "1xxxxxxxxxx",
        "description": "Vector type immediate (vtype)",
        "category": "immediate"
      },
      {
        "name": "rs1/uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "AVL source register or immediate",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (new vl)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSETVLI",
    "category": "Configuration",
    "format": "VSETVL-Type",
    "encoding": "0xxxxxxxxxxxxxxxx111xxxxx1010111",
    "description": "",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "avl = rs1\nvtype = zimm[10:0]\nvl = calculate_vl(avl, vtype)\nrd = vl",
    "encodingFields": [
      {
        "name": "funct1",
        "startBit": 31,
        "endBit": 31,
        "value": "0",
        "description": "Fixed bit",
        "category": "funct"
      },
      {
        "name": "zimm",
        "startBit": 20,
        "endBit": 30,
        "value": "xxxxxxxxxxx",
        "description": "Vector type immediate (vtype)",
        "category": "immediate"
      },
      {
        "name": "rs1/uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "AVL source register or immediate",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (new vl)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSETVL",
    "category": "Configuration",
    "format": "VSETVL-Type",
    "encoding": "1000000xxxxxxxxxx111xxxxx1010111",
    "description": "",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "avl = rs1\nvtype = rs2\nvl = calculate_vl(avl, vtype)\nrd = vl",
    "encodingFields": [
      {
        "name": "funct1",
        "startBit": 31,
        "endBit": 31,
        "value": "1",
        "description": "Fixed bit",
        "category": "funct"
      },
      {
        "name": "zimm",
        "startBit": 20,
        "endBit": 30,
        "value": "000000xxxxx",
        "description": "Vector type immediate (vtype)",
        "category": "immediate"
      },
      {
        "name": "rs1/uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "AVL source register or immediate",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (new vl)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLM.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101011xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nvd = M[addr:bytes]",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01011",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSM.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101011xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nM[addr:bytes] = vs3",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01011",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*1:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*2:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*4:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*8:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*1:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*2:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*4:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*8:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE8.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE16.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE32.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE64.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE8FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*1):\n            vl = i;\n            break\n        vd[i] = M[addr + i*1:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE16FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*2):\n            vl = i;\n            break\n        vd[i] = M[addr + i*2:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE32FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*4):\n            vl = i;\n            break\n        vd[i] = M[addr + i*4:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE64FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*8):\n            vl = i;\n            break\n        vd[i] = M[addr + i*8:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS1R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS2R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS4R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS8R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMIN.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMAX.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJ.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJN.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJX.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSLIDE1UP.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = f[rs1];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSLIDE1DOWN.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = f[rs1];\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMV.S.F",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010000100000xxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "vd[0] = f[rs1]",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMERGE.VFM",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? f[rs1] : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMV.V.F",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010111100000xxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = f[rs1];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFEQ.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFEQ.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLE.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFLE.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLT.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFLT.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFNE.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFNE.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFGT.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFGT.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFGE.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFGE.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFDIV.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFRDIV.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] / vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMUL.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFRSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] - vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.WF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.WF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMUL.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDUSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDOSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMIN.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDMIN.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmin(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMAX.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDMAX.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmax(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJ.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJN.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJX.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMV.F.S",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "0100001xxxxx00000001xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "f[rd] = vs2[0]",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFEQ.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFEQ.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFLE.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLT.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFLT.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFNE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMFNE.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFDIV.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMUL.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], rm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00001001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], rm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.F.XU.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00010001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.F.X.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00011001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.RTZ.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00110001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], RTZ);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.RTZ.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00111001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], RTZ);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01001001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.F.XU.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01010001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.F.X.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01011001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.F.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01100001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_fp(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.RTZ.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01110001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.RTZ.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01111001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.XU.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.X.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10001001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.F.XU.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10010001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.F.X.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10011001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.F.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10100001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.ROD.F.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10101001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp_rod(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10101",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.RTZ.XU.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10110001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.RTZ.X.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10111001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSQRT.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx00000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sqrt(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFRSQRT7.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx00100001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_rsqrt(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREC7.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx00101001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_recip(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00101",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCLASS.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx10000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = classify_fp(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWREDUSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWREDOSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.WV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.WV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMUL.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADD.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUB.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRSUB.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = rs1 - vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMINU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMIN.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAXU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAX.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAND.VX",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VOR.VX",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VXOR.VX",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHER.VX",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = rs1;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEUP.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "offset = rs1;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEDOWN.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "offset = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADC.VXM",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "0100000xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + rs1 + v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VXM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100010xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100011xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSBC.VXM",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "0100100xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - rs1 - v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VXM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100110xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100111xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMERGE.VXM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? rs1 : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.V.X",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010111100000xxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = rs1;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSEQ.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSNE.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLTU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLT.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLEU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLE.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGTU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGT.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADDU.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADD.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUBU.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUB.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLL.VX",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (rs1 & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSMUL.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * rs1;\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRL.VX",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (rs1 & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRA.VX",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (rs1 & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRL.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRA.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRL.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> rs1)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRA.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> rs1)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIPU.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIP.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADD.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUB.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMINU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMIN.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAXU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAX.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAND.VV",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VOR.VV",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VXOR.VV",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHER.VV",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHEREI16.VV",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i][15:0];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADC.VVM",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "0100000xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + vs1[i] + v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VVM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100010xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100011xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSBC.VVM",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "0100100xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - vs1[i] - v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VVM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100110xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100111xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMERGE.VVM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? vs1[i] : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.V.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010111100000xxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs1[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSEQ.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSNE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLTU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLT.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLEU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADDU.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADD.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUBU.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUB.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLL.VV",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (vs1[i] & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSMUL.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * vs1[i];\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRL.VV",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (vs1[i] & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRA.VV",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (vs1[i] & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRL.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRA.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRL.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> vs1[i])[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRA.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> vs1[i])[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIPU.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIP.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWREDSUMU.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWREDSUM.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADD.VI",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRSUB.VI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = imm - vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAND.VI",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VOR.VI",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VXOR.VI",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHER.VI",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001100xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = imm;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEUP.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "offset = imm;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEDOWN.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "offset = imm;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADC.VIM",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "0100000xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + imm + v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VIM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100010xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100011xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMERGE.VIM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? imm : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.V.I",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010111100000xxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = imm;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSEQ.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSNE.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLEU.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLE.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGTU.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011110xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGT.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011111xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADDU.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADD.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLL.VI",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (imm & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV1R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00000011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV2R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00001011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV4R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00011011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV8R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00111011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRL.VI",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (imm & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRA.VI",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (imm & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRL.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRA.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRL.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> imm)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRA.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> imm)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIPU.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIP.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDSUM.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDAND.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result &= vs2[i];\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDOR.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result |= vs2[i];\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDXOR.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result ^= vs2[i];\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMINU.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMIN.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMAXU.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMAX.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADDU.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADD.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUBU.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUB.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.X.S",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100001xxxxx00000010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMV.X.S",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VZEXT.VF8",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010010xxxxxx00010010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/8-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSEXT.VF8",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "010010xxxxxx00011010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/8-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VZEXT.VF4",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010010xxxxxx00100010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/4-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSEXT.VF4",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "010010xxxxxx00101010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/4-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00101",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VZEXT.VF2",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010010xxxxxx00110010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/2-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSEXT.VF2",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "010010xxxxxx00111010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/2-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VCOMPRESS.VM",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "0101111xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "j = 0;\nfor (i = 0; i < vl; i++) {\n    if (vs1[i]) {\n        vd[j] = vs2[i];\n        j += 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMANDN.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110001xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAND.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110011xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110101xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMXOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110111xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMORN.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111001xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMNAND.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111011xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMNOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111101xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMXNOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111111xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBF.M",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010100xxxxxx00001010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSOF.M",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010100xxxxxx00010010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSIF.M",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010100xxxxxx00011010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VIOTA.M",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010100xxxxxx10000010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = count;\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VID.V",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010100x0000010001010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = i;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VCPOP.M",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010000xxxxxx10000010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\nrd = count;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFIRST.M",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010000xxxxxx10001010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "rd = -1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            rd = i;\n            break;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIVU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIV.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREMU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREM.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMUL.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * vs1[i])[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHSU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100110xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULH.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADD.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSUB.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMACC.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSAC.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULSU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMUL.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACC.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCSU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADDU.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADD.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUBU.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUB.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.S.X",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010000100000xxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "# Vector operation for VMV.S.X",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDE1UP.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = rs1;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDE1DOWN.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = rs1;\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIVU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIV.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREMU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREM.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMUL.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * rs1)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHSU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULH.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(rs1))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADD.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSUB.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMACC.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSAC.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULSU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMUL.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACC.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCUS.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen_u(vs1[i]) * widen_s(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCSU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV32V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSETIVLI",
    "category": "Load/Store",
    "format": "VSETVL-Type",
    "encoding": "11xxxxxxxxxxxxxxx111xxxxx1010111",
    "description": "",
    "operands": [
      "imm",
      "imm",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "avl = zimm[4:0]\nvtype = zimm[10:5]\nvl = calculate_vl(avl, vtype)\nrd = vl",
    "encodingFields": [
      {
        "name": "funct1",
        "startBit": 31,
        "endBit": 31,
        "value": "1",
        "description": "Fixed bit",
        "category": "funct"
      },
      {
        "name": "zimm",
        "startBit": 20,
        "endBit": 30,
        "value": "1xxxxxxxxxx",
        "description": "Vector type immediate (vtype)",
        "category": "immediate"
      },
      {
        "name": "rs1/uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "AVL source register or immediate",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (new vl)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSETVLI",
    "category": "Configuration",
    "format": "VSETVL-Type",
    "encoding": "0xxxxxxxxxxxxxxxx111xxxxx1010111",
    "description": "",
    "operands": [
      "imm",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "avl = rs1\nvtype = zimm[10:0]\nvl = calculate_vl(avl, vtype)\nrd = vl",
    "encodingFields": [
      {
        "name": "funct1",
        "startBit": 31,
        "endBit": 31,
        "value": "0",
        "description": "Fixed bit",
        "category": "funct"
      },
      {
        "name": "zimm",
        "startBit": 20,
        "endBit": 30,
        "value": "xxxxxxxxxxx",
        "description": "Vector type immediate (vtype)",
        "category": "immediate"
      },
      {
        "name": "rs1/uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "AVL source register or immediate",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (new vl)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSETVL",
    "category": "Configuration",
    "format": "VSETVL-Type",
    "encoding": "1000000xxxxxxxxxx111xxxxx1010111",
    "description": "",
    "operands": [
      "rs2",
      "rs1",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "avl = rs1\nvtype = rs2\nvl = calculate_vl(avl, vtype)\nrd = vl",
    "encodingFields": [
      {
        "name": "funct1",
        "startBit": 31,
        "endBit": 31,
        "value": "1",
        "description": "Fixed bit",
        "category": "funct"
      },
      {
        "name": "zimm",
        "startBit": 20,
        "endBit": 30,
        "value": "000000xxxxx",
        "description": "Vector type immediate (vtype)",
        "category": "immediate"
      },
      {
        "name": "rs1/uimm",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "AVL source register or immediate",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Function code",
        "category": "funct"
      },
      {
        "name": "rd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Destination register (new vl)",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLM.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101011xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nvd = M[addr:bytes]",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01011",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSM.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101011xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nM[addr:bytes] = vs3",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01011",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*1:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*2:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*4:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*8:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*1:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*2:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*4:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x00000xxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*8:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLUXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx001xxxxxxxxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "01",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE8.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE16.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE32.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLSE64.V",
    "category": "Vector",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx010xxxxxxxxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "rs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "10",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLOXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx101xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx110xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSOXEI64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx011xxxxxxxxxxx111xxxxx0100111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "11",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE8FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*1):\n            vl = i;\n            break\n        vd[i] = M[addr + i*1:1];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE16FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*2):\n            vl = i;\n            break\n        vd[i] = M[addr + i*2:2];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE32FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*4):\n            vl = i;\n            break\n        vd[i] = M[addr + i*4:4];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VLE64FF.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "xxx000x10000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "vm",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*8):\n            vl = i;\n            break\n        vd[i] = M[addr + i*8:8];\n    }\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "xxx",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "10000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL1RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL2RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL4RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE8.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx000xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE16.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx101xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE32.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx110xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VL8RE64.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx111xxxxx0000111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "111",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0000111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS1R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "000000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "000",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS2R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "001000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "001",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS4R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "011000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "011",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VS8R.V",
    "category": "Load/Store",
    "format": "VLS-Type",
    "encoding": "111000101000xxxxx000xxxxx0100111",
    "description": "",
    "operands": [
      "rs1",
      "vs3"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
    "encodingFields": [
      {
        "name": "nf",
        "startBit": 29,
        "endBit": 31,
        "value": "111",
        "description": "Number of fields (NFIELDS-1)",
        "category": "funct"
      },
      {
        "name": "mew",
        "startBit": 28,
        "endBit": 28,
        "value": "0",
        "description": "Extended memory width",
        "category": "funct"
      },
      {
        "name": "mop",
        "startBit": 26,
        "endBit": 27,
        "value": "00",
        "description": "Memory operation (unit/strided/indexed)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit",
        "category": "vm"
      },
      {
        "name": "rs2/vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "01000",
        "description": "Stride/index register",
        "category": "rs2"
      },
      {
        "name": "rs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Base address register",
        "category": "rs1"
      },
      {
        "name": "width",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Element width",
        "category": "funct"
      },
      {
        "name": "vd/vs3",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination/source register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "0100111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMIN.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMAX.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJ.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJN.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJX.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSLIDE1UP.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = f[rs1];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSLIDE1DOWN.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = f[rs1];\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMV.S.F",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010000100000xxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "vd[0] = f[rs1]",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMERGE.VFM",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? f[rs1] : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMV.V.F",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010111100000xxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = f[rs1];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFEQ.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFEQ.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLE.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFLE.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLT.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFLT.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFNE.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFNE.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFGT.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFGT.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFGE.VF",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFGE.VF",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFDIV.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFRDIV.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] / vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMUL.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFRSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] - vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * f[rs1];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.WF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.WF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMUL.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMACC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111110xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMSAC.VF",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx101xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "101",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDUSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDOSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMIN.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDMIN.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmin(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMAX.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREDMAX.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmax(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJ.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJN.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSGNJX.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMV.F.S",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "0100001xxxxx00000001xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "f[rd] = vs2[0]",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFEQ.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFEQ.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFLE.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFLT.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFLT.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMFNE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMFNE.VV",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFDIV.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMUL.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], rm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00001001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], rm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.F.XU.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00010001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.F.X.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00011001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.RTZ.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00110001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], RTZ);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCVT.RTZ.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx00111001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], RTZ);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01001001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.F.XU.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01010001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.F.X.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01011001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.F.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01100001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_fp(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.RTZ.XU.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01110001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWCVT.RTZ.X.F.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx01111001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "01111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.XU.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.X.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10001001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.F.XU.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10010001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.F.X.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10011001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.F.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10100001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.ROD.F.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10101001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp_rod(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10101",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.RTZ.XU.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10110001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFNCVT.RTZ.X.F.W",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010010xxxxxx10111001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFSQRT.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx00000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sqrt(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFRSQRT7.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx00100001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_rsqrt(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFREC7.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx00101001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_recip(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00101",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFCLASS.V",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010011xxxxxx10000001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = classify_fp(vs2[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWREDUSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWREDOSUM.VS",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110011xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWADD.WV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWSUB.WV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMUL.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMACC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) + vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111110xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFWNMSAC.VV",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx001xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) - vd[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "001",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADD.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUB.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRSUB.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = rs1 - vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMINU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMIN.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAXU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAX.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAND.VX",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VOR.VX",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VXOR.VX",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHER.VX",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = rs1;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEUP.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "offset = rs1;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEDOWN.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "offset = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADC.VXM",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "0100000xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + rs1 + v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VXM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100010xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100011xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSBC.VXM",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "0100100xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - rs1 - v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VXM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100110xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100111xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMERGE.VXM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? rs1 : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.V.X",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010111100000xxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = rs1;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSEQ.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSNE.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLTU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLT.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLEU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLE.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGTU.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGT.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADDU.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADD.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUBU.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUB.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLL.VX",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (rs1 & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSMUL.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * rs1;\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRL.VX",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (rs1 & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRA.VX",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (rs1 & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRL.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRA.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRL.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> rs1)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRA.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> rs1)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIPU.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIP.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx100xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "100",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADD.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSUB.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMINU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMIN.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAXU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAX.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAND.VV",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VOR.VV",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VXOR.VV",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHER.VV",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHEREI16.VV",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i][15:0];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADC.VVM",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "0100000xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + vs1[i] + v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VVM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100010xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100011xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSBC.VVM",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "0100100xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - vs1[i] - v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VVM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100110xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBC.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100111xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMERGE.VVM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? vs1[i] : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.V.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010111100000xxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs1[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSEQ.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSNE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLTU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLT.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLEU.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLE.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADDU.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADD.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUBU.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSUB.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLL.VV",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (vs1[i] & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSMUL.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * vs1[i];\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRL.VV",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (vs1[i] & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRA.VV",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (vs1[i] & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRL.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRA.VV",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRL.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> vs1[i])[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRA.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> vs1[i])[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIPU.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIP.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWREDSUMU.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWREDSUM.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx000xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "000",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADD.VI",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRSUB.VI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = imm - vs2[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAND.VI",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VOR.VI",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VXOR.VI",
    "category": "Logical",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ imm;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VRGATHER.VI",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "001100xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = imm;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEUP.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "offset = imm;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDEDOWN.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "offset = imm;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VADC.VIM",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "0100000xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + imm + v0[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VIM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100010xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADC.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100011xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMERGE.VIM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0101110xxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? imm : vs2[i];\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "0",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.V.I",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010111100000xxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = imm;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSEQ.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSNE.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLEU.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011100xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSLE.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011101xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGTU.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011110xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSGT.VI",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "011111xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADDU.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSADD.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLL.VI",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (imm & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV1R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00000011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV2R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00001011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV4R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00011011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV8R.V",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "1001111xxxxx00111011xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = vs2_plus_reg",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRL.VI",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101000xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (imm & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSRA.VI",
    "category": "Shift",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (imm & (SEW-1));\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRL.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101010xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSSRA.VI",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRL.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101100xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> imm)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNSRA.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> imm)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIPU.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101110xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNCLIP.WI",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx011xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "imm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "011",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDSUM.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDAND.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result &= vs2[i];\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDOR.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result |= vs2[i];\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDXOR.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result ^= vs2[i];\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMINU.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMIN.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMAXU.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000110xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREDMAX.VS",
    "category": "Reduction",
    "format": "V-Type",
    "encoding": "000111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "000111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADDU.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADD.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUBU.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUB.VV",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.X.S",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0100001xxxxx00000010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMV.X.S",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VZEXT.VF8",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010010xxxxxx00010010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/8-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSEXT.VF8",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "010010xxxxxx00011010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/8-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VZEXT.VF4",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010010xxxxxx00100010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/4-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00100",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSEXT.VF4",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "010010xxxxxx00101010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/4-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00101",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VZEXT.VF2",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010010xxxxxx00110010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/2-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00110",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSEXT.VF2",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "010010xxxxxx00111010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/2-1:0]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00111",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VCOMPRESS.VM",
    "category": "Permutation",
    "format": "V-Type",
    "encoding": "0101111xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "j = 0;\nfor (i = 0; i < vl; i++) {\n    if (vs1[i]) {\n        vd[j] = vs2[i];\n        j += 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMANDN.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110001xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMAND.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110011xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110101xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMXOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0110111xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMORN.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111001xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMNAND.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111011xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMNOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111101xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMXNOR.MM",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "0111111xxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "011111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSBF.M",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010100xxxxxx00001010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSOF.M",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010100xxxxxx00010010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00010",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMSIF.M",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010100xxxxxx00011010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "00011",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VIOTA.M",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010100xxxxxx10000010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = count;\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VID.V",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010100x0000010001010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = i;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VCPOP.M",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "010000xxxxxx10000010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\nrd = count;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10000",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VFIRST.M",
    "category": "Floating-Point",
    "format": "V-Type",
    "encoding": "010000xxxxxx10001010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "rd = -1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            rd = i;\n            break;\n        }\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "10001",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIVU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIV.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREMU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREM.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMUL.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * vs1[i])[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHSU.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100110xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULH.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADD.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSUB.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMACC.VV",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSAC.VV",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.WV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULSU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111010xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMUL.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111011xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACC.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCSU.VV",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx010xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "vs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "010",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADDU.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VAADD.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUBU.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VASUB.VX",
    "category": "Fixed-Point",
    "format": "V-Type",
    "encoding": "001011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMV.S.X",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "010000100000xxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "# Vector operation for VMV.S.X",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "010000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "1",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "00000",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDE1UP.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = rs1;\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VSLIDE1DOWN.VX",
    "category": "Load/Store",
    "format": "V-Type",
    "encoding": "001111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = rs1;\n}\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "001111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIVU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VDIV.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREMU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VREM.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100100xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMUL.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * rs1)[SEW-1:0];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULHSU.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMULH.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "100111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(rs1))[2*SEW-1:SEW];\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "100111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMADD.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSUB.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VMACC.VX",
    "category": "Mask",
    "format": "V-Type",
    "encoding": "101101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VNMSAC.VX",
    "category": "Arithmetic",
    "format": "V-Type",
    "encoding": "101111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * rs1;\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "101111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110001xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110001",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADDU.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110100xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWADD.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUBU.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWSUB.WX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "110111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "110111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111000xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111000",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMULSU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111010xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111010",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMUL.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111011xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111011",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111100xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111100",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACC.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111101xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111101",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCUS.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111110xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen_u(vs1[i]) * widen_s(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111110",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  },
  {
    "mnemonic": "VWMACCSU.VX",
    "category": "Vector",
    "format": "V-Type",
    "encoding": "111111xxxxxxxxxxx110xxxxx1010111",
    "description": "",
    "operands": [
      "vm",
      "vs2",
      "rs1",
      "vd"
    ],
    "operandTypes": [
      "immediate",
      "register",
      "register",
      "register"
    ],
    "extension": "RV64V",
    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
    "encodingFields": [
      {
        "name": "funct6",
        "startBit": 26,
        "endBit": 31,
        "value": "111111",
        "description": "Vector function code (6 bits)",
        "category": "funct"
      },
      {
        "name": "vm",
        "startBit": 25,
        "endBit": 25,
        "value": "x",
        "description": "Vector mask bit (0=masked, 1=unmasked)",
        "category": "vm"
      },
      {
        "name": "vs2",
        "startBit": 20,
        "endBit": 24,
        "value": "xxxxx",
        "description": "Vector source register 2",
        "category": "rs2"
      },
      {
        "name": "vs1",
        "startBit": 15,
        "endBit": 19,
        "value": "xxxxx",
        "description": "Vector source register 1 / scalar rs1",
        "category": "rs1"
      },
      {
        "name": "funct3",
        "startBit": 12,
        "endBit": 14,
        "value": "110",
        "description": "Vector width encoding",
        "category": "funct"
      },
      {
        "name": "vd",
        "startBit": 7,
        "endBit": 11,
        "value": "xxxxx",
        "description": "Vector destination register",
        "category": "rd"
      },
      {
        "name": "opcode",
        "startBit": 0,
        "endBit": 6,
        "value": "1010111",
        "description": "Operation code",
        "category": "opcode"
      }
    ]
  }
]