INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/VerilogPWM/VerilogPWM.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/VerilogPWM/VerilogPWM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/VerilogPWM/VerilogPWM.srcs/sources_1/new/wav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/VerilogPWM/VerilogPWM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
