# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/synthara-Super-Server:@/tmp/.ICE-unix/3690,unix/synthara-Super-Server:/tmp/.ICE-unix/3690
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg
XDG_MENU_PREFIX=xfce-
CONDA_EXE=/opt/miniconda3/bin/conda
RDI_APPROOT=/tools/Xilinx/Vitis/2024.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2024.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2024.2
SSH_AUTH_SOCK=/tmp/ssh-XXXXXXEMSnIR/agent.3739
RDI_OPT_EXT=.o
RDI_INSTALLVER=2024.2
RDI_INSTALLROOT=/tools/Xilinx
RDI_PATCHROOT=
DESKTOP_SESSION=xfce
SSH_AGENT_PID=3740
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o
PWD=/home/synthara/VersalPrjs/LDRD/rtda_demo
XDG_SESSION_DESKTOP=xfce
LOGNAME=synthara
XDG_SESSION_TYPE=x11
CONDA_PREFIX=/opt/miniconda3
_RDI_DONT_SET_XILINX_AS_PATH=True
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2024.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/synthara
SYNTH_COMMON=/tools/Xilinx/Vitis/2024.2/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=XFCE
VNCDESKTOP=synthara-Super-Server:91 (synthara)
VTE_VERSION=6800
XILINX_HLS=/tools/Xilinx/Vitis/2024.2
CONDA_PROMPT_MODIFIER=(base) 
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/09a51a90_2d21_433c_b328_2ec160f165da
XILINXD_LICENSE_FILE=/opt/xilinx_licenses/Xilinx.lic
RDI_PROG=/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
XCL_EMULATION_MODE=hw_emu
SSH_CONNECTION=10.4.15.24 53945 130.199.21.151 22
RDI_SESSION_INFO=/home/synthara/VersalPrjs/LDRD/rtda_demo:synthara-Super-Server_1754358069_984097
RT_TCL_PATH=/tools/Xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
MFLAGS=
MOZ_DISABLE_RDD_SANDBOX=1
XILINX_SDK=/tools/Xilinx/Vitis/2024.2
RDI_SHARED_DATA=/tools/Xilinx/SharedData/2024.2/data
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
PYTHONPATH=/tools/Xilinx/Vitis/2024.2/vfs/python:/opt/xilinx/xrt/python
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=synthara
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2024.2
GNOME_TERMINAL_SERVICE=:1.235
CONDA_SHLVL=1
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2024.2/tps/lnx64
RDI_JAVA_VERSION=21.0.1_12
RDI_DATADIR=/tools/Xilinx/SharedData/2024.2/data:/tools/Xilinx/Vitis/2024.2/data
DISPLAY=:91.0
SHLVL=3
MOZ_ENABLE_WAYLAND=0
XILINX_VITIS_HLS_ENCAPSULATED=1
MAKELEVEL=1
XIL_CHECK_TCL_DEBUG=False
LIBGL_ALWAYS_SOFTWARE=1
XDG_SESSION_ID=5
CONDA_PYTHON_EXE=/opt/miniconda3/bin/python
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o:/tools/Xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib/:/tools/Xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib//server:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o:/opt/xilinx/xrt/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2024.2/lib/lnx64.o:/opt/xilinx/xrt/lib
XDG_RUNTIME_DIR=/run/user/1000
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
SSH_CLIENT=10.4.15.24 53945 22
CONDA_DEFAULT_ENV=base
TCL_LIBRARY=/tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share
PATH=/tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2024.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2024.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2024.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2024.2/bin:/tools/Xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/bin:/tools/Xilinx/Vitis_HLS/2024.2/bin:/tools/Xilinx/Model_Composer/2024.2/bin:/tools/Xilinx/Vitis/2024.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2024.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2024.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2024.2/aietools/bin:/tools/Xilinx/Vitis/2024.2/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/Xilinx/Vivado/2024.2/bin:/tools/Xilinx/DocNav:/tools/Xilinx/PDM/2024.2/bin:/opt/xilinx/xrt/bin:/opt/miniconda3/bin:/opt/miniconda3/condabin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2024.2/scripts/rt/data
GDMSESSION=xfce
HDI_APPROOT=/tools/Xilinx/Vitis/2024.2
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-ElAWfUpXE4,guid=df18d4d6560122fe19ab2d6d68878681
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/1
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2024.2/tps/isl
XILINX_VITIS=/tools/Xilinx/Vitis/2024.2
OLDPWD=/tools/Xilinx/Vitis/2024.2/bin
_=/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=37499
XILINX_CD_SESSION=4acceea3-f02b-48ad-87bd-b656ffbac8d4


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++ --link -t hw_emu --platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm --config ./common/linker.cfg pl/ip/mm2s_hls.xo pl/ip/leaky_relu_hls.xo pl/ip/leaky_splitter_hls.xo pl/ip/s2mm_hls.xo aieml/libadf.a -o design_hw_emu.xsa 

FINAL PROGRAM OPTIONS
--config ./common/linker.cfg
--connectivity.nk mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1
--connectivity.nk leaky_relu_pl:2:relu,relu2
--connectivity.nk leaky_splitter_pl:1:splitter
--connectivity.nk s2mm_pl:1:s2mm_out
--connectivity.stream_connect mm2s_din.s:ai_engine_0.plio_input_dense1
--connectivity.stream_connect mm2s_weights1.s:ai_engine_0.plio_weights_dense1
--connectivity.stream_connect ai_engine_0.plio_output_dense1:relu.in_stream
--connectivity.stream_connect relu.out_stream:splitter.in_stream
--connectivity.stream_connect splitter.out_stream_0:ai_engine_0.plio_input_dense2_0
--connectivity.stream_connect splitter.out_stream_1:ai_engine_0.plio_input_dense2_1
--connectivity.stream_connect mm2s_weights2_0.s:ai_engine_0.plio_weights_dense2_0
--connectivity.stream_connect mm2s_weights2_1.s:ai_engine_0.plio_weights_dense2_1
--connectivity.stream_connect ai_engine_0.plio_output_dense2:relu2.in_stream
--connectivity.stream_connect relu2.out_stream:s2mm_out.s
--input_files pl/ip/mm2s_hls.xo
--input_files pl/ip/leaky_relu_hls.xo
--input_files pl/ip/leaky_splitter_hls.xo
--input_files pl/ip/s2mm_hls.xo
--input_files aieml/libadf.a
--link
--optimize 0
--output design_hw_emu.xsa
--platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
--report_level 0
--target hw_emu

PARSED COMMAND LINE OPTIONS
--link 
-t hw_emu 
--platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm 
--config ./common/linker.cfg 
pl/ip/mm2s_hls.xo 
pl/ip/leaky_relu_hls.xo 
pl/ip/leaky_splitter_hls.xo 
pl/ip/s2mm_hls.xo 
aieml/libadf.a 
-o design_hw_emu.xsa 

PARSED CONFIG FILE (1) OPTIONS
file: ./common/linker.cfg
connectivity.nk mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1 
connectivity.nk leaky_relu_pl:2:relu,relu2 
connectivity.nk leaky_splitter_pl:1:splitter 
connectivity.nk s2mm_pl:1:s2mm_out 
connectivity.stream_connect mm2s_din.s:ai_engine_0.plio_input_dense1 
connectivity.stream_connect mm2s_weights1.s:ai_engine_0.plio_weights_dense1 
connectivity.stream_connect ai_engine_0.plio_output_dense1:relu.in_stream 
connectivity.stream_connect relu.out_stream:splitter.in_stream 
connectivity.stream_connect splitter.out_stream_0:ai_engine_0.plio_input_dense2_0 
connectivity.stream_connect splitter.out_stream_1:ai_engine_0.plio_input_dense2_1 
connectivity.stream_connect mm2s_weights2_0.s:ai_engine_0.plio_weights_dense2_0 
connectivity.stream_connect mm2s_weights2_1.s:ai_engine_0.plio_weights_dense2_1 
connectivity.stream_connect ai_engine_0.plio_output_dense2:relu2.in_stream 
connectivity.stream_connect relu2.out_stream:s2mm_out.s 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 04 Aug 2025 21:41:14
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 04 Aug 2025 21:41:14
output: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xml
------------------------------------------
V++ internal step: running ar to extract a object file cfg.o from /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/ar x /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a cfg.o
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.control.config.json from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie_control_config.json
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.control.config.json=alloc -j .aie.control.config.json /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie_control_config.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.sim.config.txt from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie_sim_config.txt
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.sim.config.txt=alloc -j .aie.sim.config.txt /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie_sim_config.txt -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.shim.solution.aiesol from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.shim.solution.aiesol
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.shim.solution.aiesol=alloc -j .aie.shim.solution.aiesol /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.shim.solution.aiesol -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.xpe from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.xpe
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.xpe=alloc -j .aie.xpe /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.xpe -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to extract a object file sw.o from /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sw.o
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/ar x /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml/libadf.a sw.o
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.partial.aiecompile_summary from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.partial.aiecompile_summary
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.partial.aiecompile_summary=alloc -j .aie.partial.aiecompile_summary /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.partial.aiecompile_summary -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.compiler.report.json from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.compiler.report.json
timestamp: 04 Aug 2025 21:41:14
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.compiler.report.json=alloc -j .aie.compiler.report.json /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cfg.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.compiler.report.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.router.soln.json from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sw.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.router.soln.json
timestamp: 04 Aug 2025 21:41:15
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.router.soln.json=alloc -j .aie.router.soln.json /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sw.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.router.soln.json -I plugin
V++ internal step status: success
------------------------------------------
V++ internal step: running objcopy to extract a section .aie.mapped.json from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sw.o to /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.mapped.json
timestamp: 04 Aug 2025 21:41:15
cmd: /tools/Xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin/objcopy -O binary --set-section-flags .aie.mapped.json=alloc -j .aie.mapped.json /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sw.o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie.mapped.json -I plugin
V++ internal step status: success
------------------------------------------
step: running system_link
timestamp: 04 Aug 2025 21:41:15
cmd: /tools/Xilinx/Vitis/2024.2/bin/system_link --xo /home/synthara/VersalPrjs/LDRD/rtda_demo/pl/ip/mm2s_hls.xo --xo /home/synthara/VersalPrjs/LDRD/rtda_demo/pl/ip/leaky_relu_hls.xo --xo /home/synthara/VersalPrjs/LDRD/rtda_demo/pl/ip/leaky_splitter_hls.xo --xo /home/synthara/VersalPrjs/LDRD/rtda_demo/pl/ip/s2mm_hls.xo /home/synthara/VersalPrjs/LDRD/rtda_demo/.Xil/v++-984149-synthara-Super-Server/a0/hw.o --config /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/syslinkConfig.ini --xpfm /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm --target emu --output_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int --temp_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 04 Aug 2025 21:41:22
cmd: /tools/Xilinx/Vitis/2024.2/bin/cf2sw -sdsl /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sdsl.dat -rtd /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cf2sw.rtd -nofilter /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/cf2sw_full.rtd -xclbin /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xclbin_orig.xml -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 04 Aug 2025 21:41:23
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 04 Aug 2025 21:41:23
cmd: /tools/Xilinx/Vitis/2024.2/bin/vpl -t hw_emu -f /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm --remote_ip_cache /home/synthara/VersalPrjs/LDRD/rtda_demo/.ipcache --output_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int --log_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/logs/link --report_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/reports/link --config /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/vplConfig.ini -k /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_pl_1_0 --iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_pl_1_0 --iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_leaky_relu_pl_1_0 --iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_leaky_splitter_pl_1_0 --messageDb /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/run_link/vpl.pb /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/dr.bd.tcl
Vivado Log File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/synthara/VersalPrjs/LDRD/rtda_demo
misc=BinaryName=design_hw_emu
[connectivity]
nk=mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1
nk=leaky_relu_pl:2:relu,relu2
nk=leaky_splitter_pl:1:splitter
nk=s2mm_pl:1:s2mm_out
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=design_hw_emu
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/synthara/VersalPrjs/LDRD/rtda_demo
--config /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/vplConfig.ini
--connectivity.nk mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1
--connectivity.nk leaky_relu_pl:2:relu,relu2
--connectivity.nk leaky_splitter_pl:1:splitter
--connectivity.nk s2mm_pl:1:s2mm_out
--emulation_mode debug_waveform
--input_file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/dr.bd.tcl
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_pl_1_0
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_pl_1_0
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_leaky_relu_pl_1_0
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_leaky_splitter_pl_1_0
--kernels /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/kernel_info.dat
--log_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/logs/link
--messageDb /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int
--platform /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
--remote_ip_cache /home/synthara/VersalPrjs/LDRD/rtda_demo/.ipcache
--report_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/reports/link
--target hw_emu
--temp_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw_emu 
-f /tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm 
--remote_ip_cache /home/synthara/VersalPrjs/LDRD/rtda_demo/.ipcache 
--output_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int 
--log_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/logs/link 
--report_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/reports/link 
--config /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/vplConfig.ini 
-k /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link 
--emulation_mode debug_waveform 
--no-info 
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_pl_1_0 
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_pl_1_0 
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_leaky_relu_pl_1_0 
--iprepo /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xo/ip_repo/xilinx_com_hls_leaky_splitter_pl_1_0 
--messageDb /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/run_link/vpl.pb 
/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/synthara/VersalPrjs/LDRD/rtda_demo 
advanced.misc BinaryName=design_hw_emu 
connectivity.nk mm2s_pl:4:mm2s_din,mm2s_weights1,mm2s_weights2_0,mm2s_weights2_1 
connectivity.nk leaky_relu_pl:2:relu,relu2 
connectivity.nk leaky_splitter_pl:1:splitter 
connectivity.nk s2mm_pl:1:s2mm_out 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 04 Aug 2025 21:41:26
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 04 August 2025 21:41:30
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 04 August 2025 21:41:30
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:503
   timestamp: 04 August 2025 21:41:30
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:545
   timestamp: 04 August 2025 21:41:30
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:2425
   timestamp: 04 August 2025 21:41:41
   -----------------------
   VPL internal step: config_ip_cache -disable_cache
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:2431
   timestamp: 04 August 2025 21:41:41
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files vitis_design.bd]
   File: vpl.tcl:199
   timestamp: 04 August 2025 21:41:41
   -----------------------
   VPL internal step: report locked IPs
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:3142
   timestamp: 04 August 2025 21:41:56
   -----------------------
   VPL internal step: log initial platform bd
   File: vpl.tcl:206
   timestamp: 04 August 2025 21:41:56
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:229
   timestamp: 04 August 2025 21:41:56
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:246
   timestamp: 04 August 2025 21:41:59
   -----------------------
   VPL internal step: updating kernel clocks
   File: vpl.tcl:268
   timestamp: 04 August 2025 21:42:00
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:297
   timestamp: 04 August 2025 21:42:00
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:309
   timestamp: 04 August 2025 21:42:00
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:319
   timestamp: 04 August 2025 21:42:00
   -----------------------
   VPL internal step: collect BD interface connectivity and update compute units
   File: vpl.tcl:323
   timestamp: 04 August 2025 21:42:00
   -----------------------
   VPL internal step: organizing bd
   File: vpl.tcl:327
   timestamp: 04 August 2025 21:42:00
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:334
   timestamp: 04 August 2025 21:42:00
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files vitis_design.bd]
   File: vpl.tcl:363
   timestamp: 04 August 2025 21:42:01
   -----------------------
   VPL internal step: generate_target all [get_files vitis_design.bd]
   File: vpl.tcl:436
   timestamp: 04 August 2025 21:42:10
   -----------------------
   VPL internal step: write_hwdef -force -file /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/system.hdf
   File: vpl.tcl:445
   timestamp: 04 August 2025 21:44:38
   -----------------------
   VPL internal step: add_files /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/output/vitis_design_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:2505
   timestamp: 04 August 2025 21:44:38
   -----------------------
   VPL internal step: collect clock information and write automation summary report
   File: vpl.tcl:452
   timestamp: 04 August 2025 21:44:38
   -----------------------
  current step: vpl.config_hw_emu.gen_scripts
   -----------------------
   VPL internal step: hw_emu_common_util::generate_simulation_scripts_only
   File: vpl.tcl:500
   timestamp: 04 August 2025 21:44:38
   -----------------------
   VPL internal step: creating /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/_kernel_inst_paths.dat
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:2839
   timestamp: 04 August 2025 21:45:04
   -----------------------
  current step: vpl.config_hw_emu.compile
   -----------------------
   VPL internal step: hw_emu_common_util::compile_scripts_step
   File: vpl.tcl:529
   timestamp: 04 August 2025 21:45:04
   -----------------------
  current step: vpl.config_hw_emu.elaborate
   -----------------------
   VPL internal step: hw_emu_common_util::elaborate_scripts_step
   File: vpl.tcl:557
   timestamp: 04 August 2025 21:45:29
   -----------------------
   VPL internal step: write_hw_platform -force -fixed -include_sim_content   /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/vpl_gen_fixed.xsa
   File: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/vivado/vpl/.local/ocl_util.tcl:1958
   timestamp: 04 August 2025 21:45:44
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 04 Aug 2025 21:46:26
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 04 Aug 2025 21:46:26
cmd: cf2sw -a /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/address_map.xml -sdsl /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/sdsl.dat -xclbin /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/xclbin_orig.xml -rtd /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.rtd -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xml
V++ internal step status: success
------------------------------------------
V++ internal step: generating waveform config (wcfg) file
timestamp: 04 Aug 2025 21:46:28
------------------------------------------
V++ internal step: generating data mining script
timestamp: 04 Aug 2025 21:46:28
------------------------------------------
V++ internal step: appending waveform simulation directory to system emulation file
timestamp: 04 Aug 2025 21:46:28
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 04 Aug 2025 21:46:29
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 04 Aug 2025 21:46:29
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 04 Aug 2025 21:46:29
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --add-section PDI:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/run_link/../int/vpl_gen_fixed_presynth.pdi --add-section DEBUG_IP_LAYOUT:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xml --add-section SYSTEM_METADATA:RAW:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/systemDiagramModelSlrBaseAddress.json --add-section AIE_METADATA:JSON:/home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/aie_control_config.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_vek280_base_202420_1_202420_1 --output /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 04 Aug 2025 21:46:29
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --quiet --force --info /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xclbin.info --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xclbin
xclbinutilinfo status: success
------------------------------------------
hw emulation completed
timestamp: 04 Aug 2025 21:46:30
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 04 Aug 2025 21:46:30
output: /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/reports/link/system_estimate_design_hw_emu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 04 Aug 2025 21:46:30
------------------------------------------
V++ internal step: running xclbinutil to remove section BITSTREAM, PDI from /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xclbin to generate /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/light.xclbin
timestamp: 04 Aug 2025 21:46:30
cmd: /tools/Xilinx/Vitis/2024.2/bin/xclbinutil --input /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/design_hw_emu.xclbin --remove-section BITSTREAM --remove-section PDI -o /home/synthara/VersalPrjs/LDRD/rtda_demo/_x/link/int/light.xclbin --quiet --force
V++ internal step status: success
