{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 14:25:20 2008 " "Info: Processing started: Wed Nov 19 14:25:20 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tileset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tileset.v" { { "Info" "ISGN_ENTITY_NAME" "1 tileset " "Info: Found entity 1: tileset" {  } { { "tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Info: Found entity 1: nBitRegister" {  } { { "../drawTileMichael/nBitRegister.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitRegister.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addy.v" { { "Info" "ISGN_ENTITY_NAME" "1 addy " "Info: Found entity 1: addy" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/drawTile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/drawTile.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawTile " "Info: Found entity 1: drawTile" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/memCount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/memCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCount " "Info: Found entity 1: memCount" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitAddSub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitAddSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubNbit " "Info: Found entity 1: AddSubNbit" {  } { { "../drawTileMichael/nBitAddSub.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitAddSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addx.v" { { "Info" "ISGN_ENTITY_NAME" "1 addx " "Info: Found entity 1: addx" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "tile1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "tile0.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "counter3b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(139) " "Warning (10273): Verilog HDL warning at drawBackground.v(139): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawBackground " "Info: Elaborating entity \"drawBackground\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 drawBackground.v(100) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(100): truncated value with size 32 to match size of target (15)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 level1:level_mem " "Info: Elaborating entity \"level1\" for hierarchy \"level1:level_mem\"" {  } { { "drawBackground.v" "level_mem" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7391.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7391 " "Info: Found entity 1: altsyncram_7391" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7391 level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated " "Info: Elaborating entity \"altsyncram_7391\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_7391.tdf" "deep_decode" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info: Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mux_kib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2 " "Info: Elaborating entity \"mux_kib\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_7391.tdf" "mux2" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tileset tileset:tileset0 " "Info: Elaborating entity \"tileset\" for hierarchy \"tileset:tileset0\"" {  } { { "drawBackground.v" "tileset0" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tileset:tileset0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tileset:tileset0\|altsyncram:altsyncram_component\"" {  } { { "tileset.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tileset:tileset0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"tileset:tileset0\|altsyncram:altsyncram_component\"" {  } { { "tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tu81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tu81 " "Info: Found entity 1: altsyncram_tu81" {  } { { "db/altsyncram_tu81.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_tu81.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tu81 tileset:tileset0\|altsyncram:altsyncram_component\|altsyncram_tu81:auto_generated " "Info: Elaborating entity \"altsyncram_tu81\" for hierarchy \"tileset:tileset0\|altsyncram:altsyncram_component\|altsyncram_tu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b counter5b:tile_counterx " "Info: Elaborating entity \"counter5b\" for hierarchy \"counter5b:tile_counterx\"" {  } { { "drawBackground.v" "tile_counterx" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter5b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4oi " "Info: Found entity 1: cntr_4oi" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_4oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4oi counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated " "Info: Elaborating entity \"cntr_4oi\" for hierarchy \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b counter4b:tile_countery " "Info: Elaborating entity \"counter4b\" for hierarchy \"counter4b:tile_countery\"" {  } { { "drawBackground.v" "tile_countery" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "counter4b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3oi " "Info: Found entity 1: cntr_3oi" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3oi counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated " "Info: Elaborating entity \"cntr_3oi\" for hierarchy \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTile drawTile:tile_drawing_module " "Info: Elaborating entity \"drawTile\" for hierarchy \"drawTile:tile_drawing_module\"" {  } { { "drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addx drawTile:tile_drawing_module\|addx:XoffAdder " "Info: Elaborating entity \"addx\" for hierarchy \"drawTile:tile_drawing_module\|addx:XoffAdder\"" {  } { { "../drawTileMichael/drawTile.v" "XoffAdder" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addx.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_big.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_big.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_big " "Info: Found entity 1: add_sub_big" {  } { { "db/add_sub_big.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/add_sub_big.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_big drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated " "Info: Elaborating entity \"add_sub_big\" for hierarchy \"drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister drawTile:tile_drawing_module\|nBitRegister:XOffsetReg " "Info: Elaborating entity \"nBitRegister\" for hierarchy \"drawTile:tile_drawing_module\|nBitRegister:XOffsetReg\"" {  } { { "../drawTileMichael/drawTile.v" "XOffsetReg" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addy drawTile:tile_drawing_module\|addy:YoffAdder " "Info: Elaborating entity \"addy\" for hierarchy \"drawTile:tile_drawing_module\|addy:YoffAdder\"" {  } { { "../drawTileMichael/drawTile.v" "YoffAdder" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addy.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_aig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aig " "Info: Found entity 1: add_sub_aig" {  } { { "db/add_sub_aig.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/add_sub_aig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aig drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_aig:auto_generated " "Info: Elaborating entity \"add_sub_aig\" for hierarchy \"drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_aig:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister drawTile:tile_drawing_module\|nBitRegister:YOffsetReg " "Info: Elaborating entity \"nBitRegister\" for hierarchy \"drawTile:tile_drawing_module\|nBitRegister:YOffsetReg\"" {  } { { "../drawTileMichael/drawTile.v" "YOffsetReg" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memCount drawTile:tile_drawing_module\|memCount:AddressCounter " "Info: Elaborating entity \"memCount\" for hierarchy \"drawTile:tile_drawing_module\|memCount:AddressCounter\"" {  } { { "../drawTileMichael/drawTile.v" "AddressCounter" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/memCount.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_llh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_llh " "Info: Found entity 1: add_sub_llh" {  } { { "db/add_sub_llh.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/add_sub_llh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_llh drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated " "Info: Elaborating entity \"add_sub_llh\" for hierarchy \"drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 AddressCounter 7 10 " "Warning: Port \"ordered port 0\" on the entity instantiation of \"AddressCounter\" is connected to a signal of width 7. The formal width of the signal in the module is 10.  Extra bits will be driven by GND." {  } { { "../drawTileMichael/drawTile.v" "AddressCounter" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 171 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TileSel tile_drawing_module 3 4 " "Warning: Port \"TileSel\" on the entity instantiation of \"tile_drawing_module\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 179 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|drawBackground\|drawTile:tile_drawing_module\|Q 5 " "Info: State machine \"\|drawBackground\|drawTile:tile_drawing_module\|Q\" contains 5 states" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|drawBackground\|drawTile:tile_drawing_module\|Q " "Info: Selected Auto state machine encoding method for state machine \"\|drawBackground\|drawTile:tile_drawing_module\|Q\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|drawBackground\|drawTile:tile_drawing_module\|Q " "Info: Encoding result for state machine \"\|drawBackground\|drawTile:tile_drawing_module\|Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawTile:tile_drawing_module\|Q.IDLE " "Info: Encoded state bit \"drawTile:tile_drawing_module\|Q.IDLE\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawTile:tile_drawing_module\|Q.DRAW " "Info: Encoded state bit \"drawTile:tile_drawing_module\|Q.DRAW\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawTile:tile_drawing_module\|Q.INC_X " "Info: Encoded state bit \"drawTile:tile_drawing_module\|Q.INC_X\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawTile:tile_drawing_module\|Q.000 " "Info: Encoded state bit \"drawTile:tile_drawing_module\|Q.000\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawTile:tile_drawing_module\|Q.INC_Y " "Info: Encoded state bit \"drawTile:tile_drawing_module\|Q.INC_Y\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|drawBackground\|drawTile:tile_drawing_module\|Q.000 00000 " "Info: State \"\|drawBackground\|drawTile:tile_drawing_module\|Q.000\" uses code string \"00000\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|drawBackground\|drawTile:tile_drawing_module\|Q.INC_X 00110 " "Info: State \"\|drawBackground\|drawTile:tile_drawing_module\|Q.INC_X\" uses code string \"00110\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|drawBackground\|drawTile:tile_drawing_module\|Q.DRAW 01010 " "Info: State \"\|drawBackground\|drawTile:tile_drawing_module\|Q.DRAW\" uses code string \"01010\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|drawBackground\|drawTile:tile_drawing_module\|Q.IDLE 10010 " "Info: State \"\|drawBackground\|drawTile:tile_drawing_module\|Q.IDLE\" uses code string \"10010\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|drawBackground\|drawTile:tile_drawing_module\|Q.INC_Y 00011 " "Info: State \"\|drawBackground\|drawTile:tile_drawing_module\|Q.INC_Y\" uses code string \"00011\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6111 " "Info: Found entity 1: mult_6111" {  } { { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tile_drawing_module/Q~19 " "Info: Register \"tile_drawing_module/Q~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tile_drawing_module/Q~20 " "Info: Register \"tile_drawing_module/Q~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Info: Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Info: Implemented 127 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Info: Implemented 33 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.map.smsg " "Info: Generated suppressed messages file W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 14:25:43 2008 " "Info: Processing ended: Wed Nov 19 14:25:43 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 14:25:46 2008 " "Info: Processing started: Wed Nov 19 14:25:46 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "drawBackground EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"drawBackground\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "Warning: No exact pin location assignment(s) for 64 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[0\] " "Info: Pin color\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[1\] " "Info: Pin color\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[2\] " "Info: Pin color\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[3\] " "Info: Pin color\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[4\] " "Info: Pin color\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[5\] " "Info: Pin color\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[6\] " "Info: Pin color\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[7\] " "Info: Pin color\[7\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[8\] " "Info: Pin color\[8\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[0\] " "Info: Pin level_address\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[1\] " "Info: Pin level_address\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[2\] " "Info: Pin level_address\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[3\] " "Info: Pin level_address\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[4\] " "Info: Pin level_address\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[5\] " "Info: Pin level_address\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[6\] " "Info: Pin level_address\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[7\] " "Info: Pin level_address\[7\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[8\] " "Info: Pin level_address\[8\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[9\] " "Info: Pin level_address\[9\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[10\] " "Info: Pin level_address\[10\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[11\] " "Info: Pin level_address\[11\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[12\] " "Info: Pin level_address\[12\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[13\] " "Info: Pin level_address\[13\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "level_address\[14\] " "Info: Pin level_address\[14\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level_address[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tile_code\[0\] " "Info: Pin tile_code\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 14 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile_code[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile_code[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tile_code\[1\] " "Info: Pin tile_code\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 14 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile_code[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile_code[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tile_code\[2\] " "Info: Pin tile_code\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 14 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile_code[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile_code[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Info: Pin x\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Info: Pin y\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Info: Pin y\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Info: Pin y\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Info: Pin y\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Info: Pin y\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Info: Pin y\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Info: Pin y\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plot " "Info: Pin plot not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { plot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { plot } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Info: Pin done not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_Q\[0\] " "Info: Pin p_Q\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_Q\[1\] " "Info: Pin p_Q\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_Q\[2\] " "Info: Pin p_Q\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_D\[0\] " "Info: Pin p_D\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 25 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_D\[1\] " "Info: Pin p_D\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 25 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_D\[2\] " "Info: Pin p_D\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 25 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[0\] " "Info: Pin x_offset\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[1\] " "Info: Pin x_offset\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[2\] " "Info: Pin x_offset\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[3\] " "Info: Pin x_offset\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[4\] " "Info: Pin x_offset\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[5\] " "Info: Pin x_offset\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[6\] " "Info: Pin x_offset\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[7\] " "Info: Pin x_offset\[7\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[8\] " "Info: Pin x_offset\[8\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[9\] " "Info: Pin x_offset\[9\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[10\] " "Info: Pin x_offset\[10\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Info: Pin enable not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 12 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Info: Pin resetn not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node resetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawTile:tile_drawing_module\|Q.000 " "Info: Destination node drawTile:tile_drawing_module\|Q.000" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawTile:tile_drawing_module\|Q.000" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q.000 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q.000 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawTile:tile_drawing_module\|Q~67 " "Info: Destination node drawTile:tile_drawing_module\|Q~67" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~67 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~67 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawTile:tile_drawing_module\|Q~68 " "Info: Destination node drawTile:tile_drawing_module\|Q~68" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~68 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~68 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawTile:tile_drawing_module\|Q~69 " "Info: Destination node drawTile:tile_drawing_module\|Q~69" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~69 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~69 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawTile:tile_drawing_module\|Q~70 " "Info: Destination node drawTile:tile_drawing_module\|Q~70" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~70 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawTile:tile_drawing_module|Q~70 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.30 12 50 0 " "Info: Number of I/O pins in group: 62 (unused VREF, 3.30 VCCIO, 12 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 2 62 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 57 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 56 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 58 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 65 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 58 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 58 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 56 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.930 ns register memory " "Info: Estimated most critical path is register to memory delay of 8.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[2\] 1 REG LAB_X38_Y16 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y16; Fanout = 14; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(2.679 ns) 3.176 ns lpm_mult:Mult0\|mult_6111:auto_generated\|mac_mult1~DATAOUT6 2 COMB DSPMULT_X39_Y16_N0 1 " "Info: 2: + IC(0.497 ns) + CELL(2.679 ns) = 3.176 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_6111:auto_generated\|mac_mult1~DATAOUT6'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 } "NODE_NAME" } } { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 3.400 ns lpm_mult:Mult0\|mult_6111:auto_generated\|result\[6\] 3 COMB DSPOUT_X39_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 3.400 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6111:auto_generated\|result\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] } "NODE_NAME" } } { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.393 ns) 5.221 ns level_address\[6\]~79 4 COMB LAB_X27_Y16 2 " "Info: 4: + IC(1.428 ns) + CELL(0.393 ns) = 5.221 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[6\]~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.292 ns level_address\[7\]~81 5 COMB LAB_X27_Y16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.292 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[7\]~81'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[6]~79 level_address[7]~81 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.363 ns level_address\[8\]~83 6 COMB LAB_X27_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.363 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[8\]~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[7]~81 level_address[8]~83 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.434 ns level_address\[9\]~85 7 COMB LAB_X27_Y16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.434 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[9\]~85'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[8]~83 level_address[9]~85 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.505 ns level_address\[10\]~87 8 COMB LAB_X27_Y16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.505 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[10\]~87'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[9]~85 level_address[10]~87 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.576 ns level_address\[11\]~89 9 COMB LAB_X27_Y16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.576 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[11\]~89'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[10]~87 level_address[11]~89 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.647 ns level_address\[12\]~91 10 COMB LAB_X27_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.647 ns; Loc. = LAB_X27_Y16; Fanout = 2; COMB Node = 'level_address\[12\]~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[11]~89 level_address[12]~91 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.718 ns level_address\[13\]~93 11 COMB LAB_X27_Y16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.718 ns; Loc. = LAB_X27_Y16; Fanout = 1; COMB Node = 'level_address\[13\]~93'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[12]~91 level_address[13]~93 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.128 ns level_address\[14\]~94 12 COMB LAB_X27_Y16 10 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.128 ns; Loc. = LAB_X27_Y16; Fanout = 10; COMB Node = 'level_address\[14\]~94'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[13]~93 level_address[14]~94 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.437 ns) 7.167 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\|w_anode261w\[3\]~8 13 COMB LAB_X27_Y15 33 " "Info: 13: + IC(0.602 ns) + CELL(0.437 ns) = 7.167 ns; Loc. = LAB_X27_Y15; Fanout = 33; COMB Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\|w_anode261w\[3\]~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/decode_9oa.tdf" 40 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.632 ns) 8.930 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 14 MEM M4K_X26_Y9 1 " "Info: 14: + IC(1.131 ns) + CELL(0.632 ns) = 8.930 ns; Loc. = M4K_X26_Y9; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.272 ns ( 59.04 % ) " "Info: Total cell delay = 5.272 ns ( 59.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.658 ns ( 40.96 % ) " "Info: Total interconnect delay = 3.658 ns ( 40.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.930 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 3 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 3%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X22_Y12 X32_Y23 " "Info: The peak interconnect region extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "50 " "Warning: Found 50 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[0\] 0 " "Info: Pin \"color\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[1\] 0 " "Info: Pin \"color\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[2\] 0 " "Info: Pin \"color\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[3\] 0 " "Info: Pin \"color\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[4\] 0 " "Info: Pin \"color\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[5\] 0 " "Info: Pin \"color\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[6\] 0 " "Info: Pin \"color\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[7\] 0 " "Info: Pin \"color\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[8\] 0 " "Info: Pin \"color\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[0\] 0 " "Info: Pin \"level_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[1\] 0 " "Info: Pin \"level_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[2\] 0 " "Info: Pin \"level_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[3\] 0 " "Info: Pin \"level_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[4\] 0 " "Info: Pin \"level_address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[5\] 0 " "Info: Pin \"level_address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[6\] 0 " "Info: Pin \"level_address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[7\] 0 " "Info: Pin \"level_address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[8\] 0 " "Info: Pin \"level_address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[9\] 0 " "Info: Pin \"level_address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[10\] 0 " "Info: Pin \"level_address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[11\] 0 " "Info: Pin \"level_address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[12\] 0 " "Info: Pin \"level_address\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[13\] 0 " "Info: Pin \"level_address\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "level_address\[14\] 0 " "Info: Pin \"level_address\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tile_code\[0\] 0 " "Info: Pin \"tile_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tile_code\[1\] 0 " "Info: Pin \"tile_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tile_code\[2\] 0 " "Info: Pin \"tile_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[0\] 0 " "Info: Pin \"x\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[1\] 0 " "Info: Pin \"x\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[2\] 0 " "Info: Pin \"x\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[3\] 0 " "Info: Pin \"x\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[4\] 0 " "Info: Pin \"x\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[5\] 0 " "Info: Pin \"x\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[6\] 0 " "Info: Pin \"x\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[7\] 0 " "Info: Pin \"x\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "plot 0 " "Info: Pin \"plot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Info: Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_Q\[0\] 0 " "Info: Pin \"p_Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_Q\[1\] 0 " "Info: Pin \"p_Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_Q\[2\] 0 " "Info: Pin \"p_Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_D\[0\] 0 " "Info: Pin \"p_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_D\[1\] 0 " "Info: Pin \"p_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_D\[2\] 0 " "Info: Pin \"p_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.fit.smsg " "Info: Generated suppressed messages file W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Allocated 239 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 14:26:18 2008 " "Info: Processing ended: Wed Nov 19 14:26:18 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 14:26:20 2008 " "Info: Processing started: Wed Nov 19 14:26:20 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Allocated 190 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 14:26:51 2008 " "Info: Processing ended: Wed Nov 19 14:26:51 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 14:26:53 2008 " "Info: Processing started: Wed Nov 19 14:26:53 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] memory level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 106.76 MHz 9.367 ns Internal " "Info: Clock \"clock\" has Internal fmax of 106.76 MHz between source register \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]\" and destination memory \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0\" (period= 9.367 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.135 ns + Longest register memory " "Info: + Longest register to memory delay is 9.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 1 REG LCFF_X38_Y16_N21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N21; Fanout = 17; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(2.679 ns) 3.402 ns lpm_mult:Mult0\|mult_6111:auto_generated\|mac_mult1~DATAOUT6 2 COMB DSPMULT_X39_Y16_N0 1 " "Info: 2: + IC(0.723 ns) + CELL(2.679 ns) = 3.402 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_6111:auto_generated\|mac_mult1~DATAOUT6'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 } "NODE_NAME" } } { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 3.626 ns lpm_mult:Mult0\|mult_6111:auto_generated\|result\[6\] 3 COMB DSPOUT_X39_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 3.626 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6111:auto_generated\|result\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] } "NODE_NAME" } } { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.393 ns) 5.119 ns level_address\[6\]~79 4 COMB LCCOMB_X27_Y16_N8 2 " "Info: 4: + IC(1.100 ns) + CELL(0.393 ns) = 5.119 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 2; COMB Node = 'level_address\[6\]~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.190 ns level_address\[7\]~81 5 COMB LCCOMB_X27_Y16_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.190 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'level_address\[7\]~81'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[6]~79 level_address[7]~81 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.261 ns level_address\[8\]~83 6 COMB LCCOMB_X27_Y16_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.261 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'level_address\[8\]~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[7]~81 level_address[8]~83 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.420 ns level_address\[9\]~85 7 COMB LCCOMB_X27_Y16_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 5.420 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'level_address\[9\]~85'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { level_address[8]~83 level_address[9]~85 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.491 ns level_address\[10\]~87 8 COMB LCCOMB_X27_Y16_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.491 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'level_address\[10\]~87'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[9]~85 level_address[10]~87 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.562 ns level_address\[11\]~89 9 COMB LCCOMB_X27_Y16_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.562 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 2; COMB Node = 'level_address\[11\]~89'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[10]~87 level_address[11]~89 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.633 ns level_address\[12\]~91 10 COMB LCCOMB_X27_Y16_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.633 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 2; COMB Node = 'level_address\[12\]~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[11]~89 level_address[12]~91 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.704 ns level_address\[13\]~93 11 COMB LCCOMB_X27_Y16_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.704 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 1; COMB Node = 'level_address\[13\]~93'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[12]~91 level_address[13]~93 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.114 ns level_address\[14\]~94 12 COMB LCCOMB_X27_Y16_N24 10 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.114 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 10; COMB Node = 'level_address\[14\]~94'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[13]~93 level_address[14]~94 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.275 ns) 7.127 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\|w_anode261w\[3\]~8 13 COMB LCCOMB_X27_Y15_N8 22 " "Info: 13: + IC(0.738 ns) + CELL(0.275 ns) = 7.127 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 22; COMB Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\|w_anode261w\[3\]~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/decode_9oa.tdf" 40 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.632 ns) 9.135 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 14 MEM M4K_X26_Y9 1 " "Info: 14: + IC(1.376 ns) + CELL(0.632 ns) = 9.135 ns; Loc. = M4K_X26_Y9; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.198 ns ( 56.90 % ) " "Info: Total cell delay = 5.198 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.937 ns ( 43.10 % ) " "Info: Total interconnect delay = 3.937 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.135 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.135 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.723ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 1.376ns } { 0.000ns 2.679ns 0.224ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns - Smallest " "Info: - Smallest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.725 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 346 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 346; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.661 ns) 2.725 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 3 MEM M4K_X26_Y9 1 " "Info: 3: + IC(0.947 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y9; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.92 % ) " "Info: Total cell delay = 1.660 ns ( 60.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 39.08 % ) " "Info: Total interconnect delay = 1.065 ns ( 39.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.947ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 346 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 346; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 3 REG LCFF_X38_Y16_N21 17 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X38_Y16_N21; Fanout = 17; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.947ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.135 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.135 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.723ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 1.376ns } { 0.000ns 2.679ns 0.224ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.632ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.947ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 x_offset\[0\] clock 10.253 ns memory " "Info: tsu for memory \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0\" (data pin = \"x_offset\[0\]\", clock pin = \"clock\") is 10.253 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.943 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns x_offset\[0\] 1 PIN PIN_AD11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 2; PIN Node = 'x_offset\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[0] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.618 ns) + CELL(0.414 ns) 6.882 ns Add0~145 2 COMB LCCOMB_X27_Y20_N8 2 " "Info: 2: + IC(5.618 ns) + CELL(0.414 ns) = 6.882 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 2; COMB Node = 'Add0~145'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { x_offset[0] Add0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.953 ns Add0~147 3 COMB LCCOMB_X27_Y20_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.953 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'Add0~147'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~145 Add0~147 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.024 ns Add0~149 4 COMB LCCOMB_X27_Y20_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.024 ns; Loc. = LCCOMB_X27_Y20_N12; Fanout = 2; COMB Node = 'Add0~149'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~147 Add0~149 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.183 ns Add0~151 5 COMB LCCOMB_X27_Y20_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 7.183 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 2; COMB Node = 'Add0~151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~149 Add0~151 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.254 ns Add0~153 6 COMB LCCOMB_X27_Y20_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.254 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 2; COMB Node = 'Add0~153'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~151 Add0~153 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.325 ns Add0~155 7 COMB LCCOMB_X27_Y20_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.325 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 2; COMB Node = 'Add0~155'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~153 Add0~155 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.735 ns Add0~156 8 COMB LCCOMB_X27_Y20_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 7.735 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 2; COMB Node = 'Add0~156'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~155 Add0~156 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.414 ns) 8.927 ns level_address\[6\]~79 9 COMB LCCOMB_X27_Y16_N8 2 " "Info: 9: + IC(0.778 ns) + CELL(0.414 ns) = 8.927 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 2; COMB Node = 'level_address\[6\]~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { Add0~156 level_address[6]~79 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.998 ns level_address\[7\]~81 10 COMB LCCOMB_X27_Y16_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.998 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'level_address\[7\]~81'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[6]~79 level_address[7]~81 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.069 ns level_address\[8\]~83 11 COMB LCCOMB_X27_Y16_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.069 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'level_address\[8\]~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[7]~81 level_address[8]~83 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.228 ns level_address\[9\]~85 12 COMB LCCOMB_X27_Y16_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 9.228 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'level_address\[9\]~85'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { level_address[8]~83 level_address[9]~85 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.299 ns level_address\[10\]~87 13 COMB LCCOMB_X27_Y16_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.299 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'level_address\[10\]~87'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[9]~85 level_address[10]~87 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.370 ns level_address\[11\]~89 14 COMB LCCOMB_X27_Y16_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.370 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 2; COMB Node = 'level_address\[11\]~89'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[10]~87 level_address[11]~89 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.441 ns level_address\[12\]~91 15 COMB LCCOMB_X27_Y16_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.441 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 2; COMB Node = 'level_address\[12\]~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[11]~89 level_address[12]~91 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.512 ns level_address\[13\]~93 16 COMB LCCOMB_X27_Y16_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.512 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 1; COMB Node = 'level_address\[13\]~93'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[12]~91 level_address[13]~93 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.922 ns level_address\[14\]~94 17 COMB LCCOMB_X27_Y16_N24 10 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 9.922 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 10; COMB Node = 'level_address\[14\]~94'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[13]~93 level_address[14]~94 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.275 ns) 10.935 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\|w_anode261w\[3\]~8 18 COMB LCCOMB_X27_Y15_N8 22 " "Info: 18: + IC(0.738 ns) + CELL(0.275 ns) = 10.935 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 22; COMB Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\|w_anode261w\[3\]~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/decode_9oa.tdf" 40 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.632 ns) 12.943 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 19 MEM M4K_X26_Y9 1 " "Info: 19: + IC(1.376 ns) + CELL(0.632 ns) = 12.943 ns; Loc. = M4K_X26_Y9; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.433 ns ( 34.25 % ) " "Info: Total cell delay = 4.433 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.510 ns ( 65.75 % ) " "Info: Total interconnect delay = 8.510 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.943 ns" { x_offset[0] Add0~145 Add0~147 Add0~149 Add0~151 Add0~153 Add0~155 Add0~156 level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.943 ns" { x_offset[0] x_offset[0]~combout Add0~145 Add0~147 Add0~149 Add0~151 Add0~153 Add0~155 Add0~156 level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 5.618ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.778ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 1.376ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.725 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 346 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 346; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.661 ns) 2.725 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0 3 MEM M4K_X26_Y9 1 " "Info: 3: + IC(0.947 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y9; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a23~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 487 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.92 % ) " "Info: Total cell delay = 1.660 ns ( 60.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 39.08 % ) " "Info: Total interconnect delay = 1.065 ns ( 39.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.947ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.943 ns" { x_offset[0] Add0~145 Add0~147 Add0~149 Add0~151 Add0~153 Add0~155 Add0~156 level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.943 ns" { x_offset[0] x_offset[0]~combout Add0~145 Add0~147 Add0~149 Add0~151 Add0~153 Add0~155 Add0~156 level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~89 level_address[12]~91 level_address[13]~93 level_address[14]~94 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|decode_9oa:deep_decode|w_anode261w[3]~8 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 5.618ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.778ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.738ns 1.376ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.632ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a23~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.947ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock level_address\[11\] counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 13.854 ns register " "Info: tco from clock \"clock\" to destination pin \"level_address\[11\]\" through register \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]\" is 13.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.672 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 346 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 346; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 3 REG LCFF_X38_Y16_N21 17 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X38_Y16_N21; Fanout = 17; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.932 ns + Longest register pin " "Info: + Longest register to pin delay is 10.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 1 REG LCFF_X38_Y16_N21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N21; Fanout = 17; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(2.679 ns) 3.402 ns lpm_mult:Mult0\|mult_6111:auto_generated\|mac_mult1~DATAOUT6 2 COMB DSPMULT_X39_Y16_N0 1 " "Info: 2: + IC(0.723 ns) + CELL(2.679 ns) = 3.402 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_6111:auto_generated\|mac_mult1~DATAOUT6'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 } "NODE_NAME" } } { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 3.626 ns lpm_mult:Mult0\|mult_6111:auto_generated\|result\[6\] 3 COMB DSPOUT_X39_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 3.626 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_6111:auto_generated\|result\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] } "NODE_NAME" } } { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/mult_6111.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.393 ns) 5.119 ns level_address\[6\]~79 4 COMB LCCOMB_X27_Y16_N8 2 " "Info: 4: + IC(1.100 ns) + CELL(0.393 ns) = 5.119 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 2; COMB Node = 'level_address\[6\]~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.190 ns level_address\[7\]~81 5 COMB LCCOMB_X27_Y16_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.190 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'level_address\[7\]~81'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[6]~79 level_address[7]~81 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.261 ns level_address\[8\]~83 6 COMB LCCOMB_X27_Y16_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.261 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'level_address\[8\]~83'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[7]~81 level_address[8]~83 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.420 ns level_address\[9\]~85 7 COMB LCCOMB_X27_Y16_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 5.420 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'level_address\[9\]~85'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { level_address[8]~83 level_address[9]~85 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.491 ns level_address\[10\]~87 8 COMB LCCOMB_X27_Y16_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.491 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'level_address\[10\]~87'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[9]~85 level_address[10]~87 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.901 ns level_address\[11\]~88 9 COMB LCCOMB_X27_Y16_N18 22 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 5.901 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 22; COMB Node = 'level_address\[11\]~88'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[10]~87 level_address[11]~88 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(2.642 ns) 10.932 ns level_address\[11\] 10 PIN PIN_T2 0 " "Info: 10: + IC(2.389 ns) + CELL(2.642 ns) = 10.932 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'level_address\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { level_address[11]~88 level_address[11] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.720 ns ( 61.47 % ) " "Info: Total cell delay = 6.720 ns ( 61.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.212 ns ( 38.53 % ) " "Info: Total interconnect delay = 4.212 ns ( 38.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.932 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~88 level_address[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.932 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~88 level_address[11] } { 0.000ns 0.723ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.389ns } { 0.000ns 2.679ns 0.224ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.932 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~88 level_address[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.932 ns" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] lpm_mult:Mult0|mult_6111:auto_generated|mac_mult1~DATAOUT6 lpm_mult:Mult0|mult_6111:auto_generated|result[6] level_address[6]~79 level_address[7]~81 level_address[8]~83 level_address[9]~85 level_address[10]~87 level_address[11]~88 level_address[11] } { 0.000ns 0.723ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.389ns } { 0.000ns 2.679ns 0.224ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "x_offset\[0\] level_address\[5\] 15.373 ns Longest " "Info: Longest tpd from source pin \"x_offset\[0\]\" to destination pin \"level_address\[5\]\" is 15.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns x_offset\[0\] 1 PIN PIN_AD11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 2; PIN Node = 'x_offset\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[0] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.618 ns) + CELL(0.414 ns) 6.882 ns Add0~145 2 COMB LCCOMB_X27_Y20_N8 2 " "Info: 2: + IC(5.618 ns) + CELL(0.414 ns) = 6.882 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 2; COMB Node = 'Add0~145'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { x_offset[0] Add0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.953 ns Add0~147 3 COMB LCCOMB_X27_Y20_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.953 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'Add0~147'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~145 Add0~147 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.024 ns Add0~149 4 COMB LCCOMB_X27_Y20_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.024 ns; Loc. = LCCOMB_X27_Y20_N12; Fanout = 2; COMB Node = 'Add0~149'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~147 Add0~149 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.183 ns Add0~151 5 COMB LCCOMB_X27_Y20_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 7.183 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 2; COMB Node = 'Add0~151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~149 Add0~151 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.593 ns Add0~152 6 COMB LCCOMB_X27_Y20_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.593 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 2; COMB Node = 'Add0~152'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~151 Add0~152 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.393 ns) 8.754 ns level_address\[4\]~75 7 COMB LCCOMB_X27_Y16_N4 2 " "Info: 7: + IC(0.768 ns) + CELL(0.393 ns) = 8.754 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 2; COMB Node = 'level_address\[4\]~75'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { Add0~152 level_address[4]~75 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.164 ns level_address\[5\]~76 8 COMB LCCOMB_X27_Y16_N6 24 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 9.164 ns; Loc. = LCCOMB_X27_Y16_N6; Fanout = 24; COMB Node = 'level_address\[5\]~76'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[4]~75 level_address[5]~76 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.567 ns) + CELL(2.642 ns) 15.373 ns level_address\[5\] 9 PIN PIN_J1 0 " "Info: 9: + IC(3.567 ns) + CELL(2.642 ns) = 15.373 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'level_address\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { level_address[5]~76 level_address[5] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.420 ns ( 35.26 % ) " "Info: Total cell delay = 5.420 ns ( 35.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.953 ns ( 64.74 % ) " "Info: Total interconnect delay = 9.953 ns ( 64.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.373 ns" { x_offset[0] Add0~145 Add0~147 Add0~149 Add0~151 Add0~152 level_address[4]~75 level_address[5]~76 level_address[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "15.373 ns" { x_offset[0] x_offset[0]~combout Add0~145 Add0~147 Add0~149 Add0~151 Add0~152 level_address[4]~75 level_address[5]~76 level_address[5] } { 0.000ns 0.000ns 5.618ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.000ns 3.567ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.410ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "drawTile:tile_drawing_module\|Q.INC_X resetn clock 0.155 ns register " "Info: th for register \"drawTile:tile_drawing_module\|Q.INC_X\" (data pin = \"resetn\", clock pin = \"clock\") is 0.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 346 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 346; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns drawTile:tile_drawing_module\|Q.INC_X 3 REG LCFF_X41_Y19_N19 4 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X41_Y19_N19; Fanout = 4; REG Node = 'drawTile:tile_drawing_module\|Q.INC_X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clock~clkctrl drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock clock~combout clock~clkctrl drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.793 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns resetn 1 PIN PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; PIN Node = 'resetn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.150 ns) 2.709 ns drawTile:tile_drawing_module\|Q~69 2 COMB LCCOMB_X41_Y19_N18 1 " "Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X41_Y19_N18; Fanout = 1; COMB Node = 'drawTile:tile_drawing_module\|Q~69'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { resetn drawTile:tile_drawing_module|Q~69 } "NODE_NAME" } } { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.793 ns drawTile:tile_drawing_module\|Q.INC_X 3 REG LCFF_X41_Y19_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.793 ns; Loc. = LCFF_X41_Y19_N19; Fanout = 4; REG Node = 'drawTile:tile_drawing_module\|Q.INC_X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { drawTile:tile_drawing_module|Q~69 drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 44.15 % ) " "Info: Total cell delay = 1.233 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 55.85 % ) " "Info: Total interconnect delay = 1.560 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { resetn drawTile:tile_drawing_module|Q~69 drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { resetn resetn~combout drawTile:tile_drawing_module|Q~69 drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 1.560ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock clock~combout clock~clkctrl drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { resetn drawTile:tile_drawing_module|Q~69 drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { resetn resetn~combout drawTile:tile_drawing_module|Q~69 drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 1.560ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 14:26:59 2008 " "Info: Processing ended: Wed Nov 19 14:26:59 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 14:27:00 2008 " "Info: Processing started: Wed Nov 19 14:27:00 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " resetn " "Warning: Node  \"resetn\"" { { "Warning" "WDRC_DETAILED_NODES_LIST_WARNING" "Reset signal destination " "Warning: Reset signal destination node(s) list" { { "Warning" "WDRC_NODES_WARNING" " p_Q\[0\]~reg0 " "Warning: Node  \"p_Q\[0\]~reg0\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 0 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { p_Q[0]~reg0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { p_Q[0]~reg0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_Q\[0\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " p_Q\[2\]~reg0 " "Warning: Node  \"p_Q\[2\]~reg0\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 0 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { p_Q[2]~reg0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { p_Q[2]~reg0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_Q\[2\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " p_Q\[1\]~reg0 " "Warning: Node  \"p_Q\[1\]~reg0\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 0 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { p_Q[1]~reg0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { p_Q[1]~reg0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_Q\[1\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "%1!s! node(s) list" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { resetn p_Q[0]~reg0 p_Q[2]~reg0 p_Q[1]~reg0 } {     } {     } "DRC_MODE" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { resetn p_Q[0]~reg0 p_Q[2]~reg0 p_Q[1]~reg0 } "DRC_MODE" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "resetn" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_HIGH_FANOUT_NODE" "clock~clkctrl 68 " "Info: Node \"clock~clkctrl\" has 68 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { clock~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { clock~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_TOP_FANOUT_NODE" "clock~clkctrl 68 " "Info: Node \"clock~clkctrl\" has 68 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { clock~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { clock~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Add0~148 24 " "Info: Node \"Add0~148\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Add0~148 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Add0~148 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~148" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[6\]~78 24 " "Info: Node \"level_address\[6\]~78\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[6]~78 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[6]~78 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[6\]~78" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Add0~144 24 " "Info: Node \"Add0~144\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Add0~144 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Add0~144 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~144" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[7\]~80 24 " "Info: Node \"level_address\[7\]~80\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[7]~80 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[7]~80 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[7\]~80" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Add0~146 24 " "Info: Node \"Add0~146\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Add0~146 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Add0~146 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~146" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[8\]~82 24 " "Info: Node \"level_address\[8\]~82\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[8]~82 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[8]~82 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[8\]~82" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Add0~150 24 " "Info: Node \"Add0~150\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Add0~150 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Add0~150 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~150" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[4\]~74 24 " "Info: Node \"level_address\[4\]~74\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[4]~74 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[4]~74 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[4\]~74" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[5\]~76 24 " "Info: Node \"level_address\[5\]~76\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[5]~76 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[5]~76 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[5\]~76" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[9\]~84 24 " "Info: Node \"level_address\[9\]~84\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[9]~84 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[9]~84 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[9\]~84" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[10\]~86 24 " "Info: Node \"level_address\[10\]~86\" has 24 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[10]~86 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[10]~86 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[10\]~86" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[11\]~88 22 " "Info: Node \"level_address\[11\]~88\" has 22 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[11]~88 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[11]~88 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[11\]~88" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "drawTile:tile_drawing_module\|ResetY~0 14 " "Info: Node \"drawTile:tile_drawing_module\|ResetY~0\" has 14 fan-out(s)" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawTile:tile_drawing_module|ResetY~0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawTile:tile_drawing_module|ResetY~0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawTile:tile_drawing_module\|ResetY~0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "~GND 11 " "Info: Node \"~GND\" has 11 fan-out(s)" {  } { { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { ~GND } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "p_Q\[0\]~reg0 10 " "Info: Node \"p_Q\[0\]~reg0\" has 10 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 0 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { p_Q[0]~reg0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { p_Q[0]~reg0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_Q\[0\]~reg0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[12\]~90 10 " "Info: Node \"level_address\[12\]~90\" has 10 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[12]~90 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[12]~90 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[12\]~90" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[14\]~94 10 " "Info: Node \"level_address\[14\]~94\" has 10 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[14]~94 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[14]~94 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[14\]~94" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level_address\[13\]~92 10 " "Info: Node \"level_address\[13\]~92\" has 10 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level_address[13]~92 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level_address[13]~92 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level_address\[13\]~92" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "p_Q\[2\]~reg0 9 " "Info: Node \"p_Q\[2\]~reg0\" has 9 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 0 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { p_Q[2]~reg0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { p_Q[2]~reg0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_Q\[2\]~reg0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "p_Q\[1\]~reg0 9 " "Info: Node \"p_Q\[1\]~reg0\" has 9 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 0 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { p_Q[1]~reg0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { p_Q[1]~reg0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_Q\[1\]~reg0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|address_reg_a\[1\] 9 " "Info: Node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|address_reg_a\[1\]\" has 9 fan-out(s)" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 47 15 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|address_reg_a[1] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|address_reg_a[1] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|address_reg_a\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|address_reg_a\[0\] 9 " "Info: Node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|address_reg_a\[0\]\" has 9 fan-out(s)" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/altsyncram_7391.tdf" 47 15 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|address_reg_a[0] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|address_reg_a[0] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|address_reg_a\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "drawTile:tile_drawing_module\|ResetX~0 8 " "Info: Node \"drawTile:tile_drawing_module\|ResetX~0\" has 8 fan-out(s)" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawTile:tile_drawing_module|ResetX~0 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawTile:tile_drawing_module|ResetX~0 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawTile:tile_drawing_module\|ResetX~0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Mux1~547 7 " "Info: Node \"Mux1~547\" has 7 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Mux1~547 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Mux1~547 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~547" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "resetn 6 " "Info: Node \"resetn\" has 6 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { resetn } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { resetn } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "resetn" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "drawTile:tile_drawing_module\|Q.DRAW 5 " "Info: Node \"drawTile:tile_drawing_module\|Q.DRAW\" has 5 fan-out(s)" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawTile:tile_drawing_module|Q.DRAW } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawTile:tile_drawing_module|Q.DRAW } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawTile:tile_drawing_module\|Q.DRAW" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|_~2 5 " "Info: Node \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|_~2\" has 5 fan-out(s)" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|_~2 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|_~2 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|_~2" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 5 " "Info: Node \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]\" has 5 fan-out(s)" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/db/cntr_3oi.tdf" 62 8 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Mux3~151 5 " "Info: Node \"Mux3~151\" has 5 fan-out(s)" {  } { { "drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Mux3~151 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Mux3~151 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~151" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 1 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 1 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "99 " "Info: Allocated 99 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 14:27:06 2008 " "Info: Processing ended: Wed Nov 19 14:27:06 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
