Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan  8 21:59:29 2025
| Host         : M_Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file ft600_16B_loopback_methodology_drc_routed.rpt -pb ft600_16B_loopback_methodology_drc_routed.pb -rpx ft600_16B_loopback_methodology_drc_routed.rpx
| Design       : ft600_16B_loopback
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 28         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 20         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ftdi_rxf_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ftdi_txe_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ftdi_be[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ftdi_be[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[0] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[10] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[11] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[12] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[13] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[14] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[15] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[1] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[2] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[3] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[4] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[5] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[6] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[7] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[8] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ftdi_data[9] relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ftdi_oe_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on ftdi_rd_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ftdi_wr_n relative to the rising and/or falling clock edge(s) of ftdi_clk.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_be[0]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_be[1]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[0]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[10]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[11]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[12]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[13]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[14]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[15]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[1]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[2]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[3]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[4]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[5]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[6]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[7]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[8]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_data[9]' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_rxf_n' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'ftdi_txe_n' relative to clock ftdi_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -regexp .*] 1.000 [list [get_ports -regexp -filter { NAME =~  ".*" && DIRECTION == "INOUT" }] [get_ports {ftdi_rxf_n ftdi_txe_n}]]
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_Ground_Up/Project/FT600_Ground_Up.srcs/constrs_2/new/total_constraints.xdc (Line: 131)
Related violations: <none>


