// Seed: 271932067
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    output tri id_9,
    input supply1 id_10,
    input wire id_11,
    output uwire id_12,
    output wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input supply1 id_16#(
        .id_29(1),
        .id_30(1)
    ),
    output tri1 id_17,
    input wire id_18,
    output wor id_19,
    input supply0 id_20,
    output supply1 id_21,
    input wand id_22,
    output supply1 id_23,
    input supply0 id_24,
    input supply1 id_25,
    input tri id_26,
    output wor id_27
);
  assign id_27 = id_26;
  wire id_31;
  tri1 id_32, id_33;
  always id_32 = 1'h0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    output wand id_12,
    output supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    input tri id_18,
    input supply1 id_19
);
  assign id_8 = 1;
  wire id_21;
  always id_0 = id_17;
  wire id_22;
  module_0(
      id_2,
      id_16,
      id_2,
      id_19,
      id_9,
      id_19,
      id_4,
      id_11,
      id_17,
      id_13,
      id_9,
      id_15,
      id_2,
      id_0,
      id_4,
      id_15,
      id_19,
      id_10,
      id_16,
      id_10,
      id_4,
      id_0,
      id_17,
      id_14,
      id_16,
      id_1,
      id_16,
      id_0
  );
endmodule
