

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Mon Dec  2 05:55:52 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn_15x15
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14910|    14910|  0.149 ms|  0.149 ms|  14911|  14911|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_4_1  |      227|      227|         4|          1|          1|    225|       yes|
        |- col4_prod4      |    14401|    14401|         3|          1|          1|  14400|       yes|
        |- loop4           |       66|       66|         4|          1|          1|     64|       yes|
        |- col1            |       45|       45|        15|          1|          1|     32|       yes|
        |- loop3           |       34|       34|         4|          1|          1|     32|       yes|
        |- col1            |       22|       22|         8|          1|          1|     16|       yes|
        |- loop2           |       18|       18|         4|          1|          1|     16|       yes|
        |- col1            |       13|       13|         5|          1|          1|     10|       yes|
        |- loop1           |        9|        9|         2|          1|          1|      9|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 15
  * Pipeline-4: initiation interval (II) = 1, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 8
  * Pipeline-6: initiation interval (II) = 1, depth = 4
  * Pipeline-7: initiation interval (II) = 1, depth = 5
  * Pipeline-8: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 9
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 4, States = { 11 12 13 14 }
  Pipeline-3 : II = 1, D = 15, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
  Pipeline-4 : II = 1, D = 4, States = { 64 65 66 67 }
  Pipeline-5 : II = 1, D = 8, States = { 85 86 87 88 89 90 91 92 }
  Pipeline-6 : II = 1, D = 4, States = { 94 95 96 97 }
  Pipeline-7 : II = 1, D = 5, States = { 107 108 109 110 111 }
  Pipeline-8 : II = 1, D = 2, States = { 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 15 12 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 63 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 48 
63 --> 64 
64 --> 68 65 
65 --> 66 
66 --> 67 
67 --> 64 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 93 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 85 
93 --> 94 
94 --> 98 95 
95 --> 96 
96 --> 97 
97 --> 94 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 112 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 107 
112 --> 113 
113 --> 114 
114 --> 116 115 
115 --> 114 
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 117 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_3, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %input_img, i32 666, i32 17, i32 1"   --->   Operation 119 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_12, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bram_output"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bram_output, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%new_input_V = alloca i64 1" [nn_15x15/nn.cpp:122]   --->   Operation 125 'alloca' 'new_input_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 225> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_output_V_0 = alloca i64 1" [nn_15x15/nn.cpp:123]   --->   Operation 126 'alloca' 'temp_output_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_output2_V_0 = alloca i64 1" [nn_15x15/nn.cpp:124]   --->   Operation 127 'alloca' 'temp_output2_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_output3_V_0 = alloca i64 1" [nn_15x15/nn.cpp:125]   --->   Operation 128 'alloca' 'temp_output3_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_output4_V_0 = alloca i64 1" [nn_15x15/nn.cpp:126]   --->   Operation 129 'alloca' 'temp_output4_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 130 [1/1] (0.48ns)   --->   "%br_ln4 = br void" [nn_15x15/nn.cpp:4]   --->   Operation 130 'br' 'br_ln4' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln4, void %.split57_ifconv, i8 0, void %arrayctor.loop2" [nn_15x15/nn.cpp:4]   --->   Operation 131 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.90ns)   --->   "%add_ln4 = add i8 %i, i8 1" [nn_15x15/nn.cpp:4]   --->   Operation 132 'add' 'add_ln4' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.85ns)   --->   "%icmp_ln4 = icmp_eq  i8 %i, i8 225" [nn_15x15/nn.cpp:4]   --->   Operation 134 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 135 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %.split57_ifconv, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader" [nn_15x15/nn.cpp:4]   --->   Operation 136 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [nn_15x15/nn.cpp:4]   --->   Operation 137 'zext' 'i_cast' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [nn_15x15/nn.cpp:5]   --->   Operation 138 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (1.35ns)   --->   "%input_img_load = load i8 %input_img_addr" [nn_15x15/nn.cpp:5]   --->   Operation 139 'load' 'input_img_load' <Predicate = (!icmp_ln4)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 225> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 140 [1/2] (1.35ns)   --->   "%input_img_load = load i8 %input_img_addr" [nn_15x15/nn.cpp:5]   --->   Operation 140 'load' 'input_img_load' <Predicate = (!icmp_ln4)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 225> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln5 = bitcast i32 %input_img_load" [nn_15x15/nn.cpp:5]   --->   Operation 141 'bitcast' 'bitcast_ln5' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln5"   --->   Operation 142 'fpext' 'd' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 143 [1/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln5"   --->   Operation 143 'fpext' 'd' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 144 'bitcast' 'ireg' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 145 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 146 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 147 'partselect' 'exp_tmp' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 148 'zext' 'zext_ln455' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 149 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 150 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln4)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 151 'sub' 'F2' <Predicate = (!icmp_ln4)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [nn_15x15/nn.cpp:4]   --->   Operation 152 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 153 'bitconcatenate' 'p_Result_13' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_13"   --->   Operation 154 'zext' 'zext_ln569' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 155 'sub' 'man_V_1' <Predicate = (!icmp_ln4 & p_Result_12)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_12, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 156 'select' 'man_V_2' <Predicate = (!icmp_ln4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 157 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 158 'add' 'add_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 159 'sub' 'sub_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 160 'select' 'sh_amt' <Predicate = (!icmp_ln4)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 161 'sext' 'sext_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 162 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 163 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 164 'partselect' 'tmp_117' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_117, i7 0"   --->   Operation 165 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 166 'zext' 'zext_ln586' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 167 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 168 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 169 'bitselect' 'tmp_118' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_118, i32 4294967295, i32 0"   --->   Operation 170 'select' 'select_ln588' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 171 'shl' 'shl_ln604' <Predicate = (!icmp_ln4 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 172 'xor' 'xor_ln571' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 173 'and' 'and_ln582' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 174 'or' 'or_ln582' <Predicate = (!icmp_ln4)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 175 'xor' 'xor_ln582' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 176 'and' 'and_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 177 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 178 'and' 'and_ln585' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 179 'or' 'or_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 180 'xor' 'xor_ln581' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 181 'and' 'and_ln603' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 182 'select' 'select_ln571' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 183 'or' 'or_ln571' <Predicate = (!icmp_ln4)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 184 'select' 'select_ln571_1' <Predicate = (!icmp_ln4)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 185 'select' 'select_ln571_2' <Predicate = (!icmp_ln4)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 186 'select' 'select_ln571_3' <Predicate = (!icmp_ln4)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 187 'or' 'or_ln571_1' <Predicate = (!icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 188 'select' 'select_ln571_4' <Predicate = (!icmp_ln4)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr i32 %new_input_V, i64 0, i64 %i_cast" [nn_15x15/nn.cpp:5]   --->   Operation 189 'getelementptr' 'output_V_addr_1' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.35ns)   --->   "%store_ln5 = store i32 %select_ln571_4, i8 %output_V_addr_1" [nn_15x15/nn.cpp:5]   --->   Operation 190 'store' 'store_ln5' <Predicate = (!icmp_ln4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 225> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln4)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.48>
ST_6 : Operation 192 [1/1] (0.48ns)   --->   "%br_ln12 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [nn_15x15/nn.cpp:12]   --->   Operation 192 'br' 'br_ln12' <Predicate = true> <Delay = 0.48>

State 7 <SV = 3> <Delay = 3.65>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln12_1, void %ifFalse, i14 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader" [nn_15x15/nn.cpp:12]   --->   Operation 193 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%j = phi i7 %select_ln12_1, void %ifFalse, i7 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader" [nn_15x15/nn.cpp:12]   --->   Operation 194 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%k = phi i8 %add_ln15, void %ifFalse, i8 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader" [nn_15x15/nn.cpp:15]   --->   Operation 195 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sum_V_2 = phi i32 %sum_V, void %ifFalse, i32 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader"   --->   Operation 196 'phi' 'sum_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.98ns)   --->   "%add_ln12_1 = add i14 %indvar_flatten, i14 1" [nn_15x15/nn.cpp:12]   --->   Operation 197 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.86ns)   --->   "%icmp_ln12 = icmp_eq  i14 %indvar_flatten, i14 14400" [nn_15x15/nn.cpp:12]   --->   Operation 199 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader" [nn_15x15/nn.cpp:12]   --->   Operation 200 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.89ns)   --->   "%add_ln12 = add i7 %j, i7 1" [nn_15x15/nn.cpp:12]   --->   Operation 201 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i8 %k, i8 225" [nn_15x15/nn.cpp:15]   --->   Operation 202 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.44ns)   --->   "%select_ln12 = select i1 %icmp_ln15, i8 0, i8 %k" [nn_15x15/nn.cpp:12]   --->   Operation 203 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.42ns)   --->   "%select_ln12_1 = select i1 %icmp_ln15, i7 %add_ln12, i7 %j" [nn_15x15/nn.cpp:12]   --->   Operation 204 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%select_ln12_1_cast = zext i7 %select_ln12_1" [nn_15x15/nn.cpp:12]   --->   Operation 205 'zext' 'select_ln12_1_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%k_cast = zext i8 %select_ln12" [nn_15x15/nn.cpp:12]   --->   Operation 206 'zext' 'k_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln12, i6 0"   --->   Operation 207 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.98ns)   --->   "%add_ln1118 = add i14 %tmp_6, i14 %select_ln12_1_cast"   --->   Operation 208 'add' 'add_ln1118' <Predicate = (!icmp_ln12)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i14 %add_ln1118"   --->   Operation 209 'zext' 'zext_ln1118' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 210 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i32 %new_input_V, i64 0, i64 %k_cast"   --->   Operation 211 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 212 [2/2] (1.35ns)   --->   "%r_V = load i8 %output_V_addr"   --->   Operation 212 'load' 'r_V' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 225> <RAM>
ST_7 : Operation 213 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i14 %weights_layer1_weights_V_addr"   --->   Operation 213 'load' 'weights_layer1_weights_V_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 14400> <ROM>
ST_7 : Operation 214 [1/1] (0.90ns)   --->   "%add_ln15 = add i8 %select_ln12, i8 1" [nn_15x15/nn.cpp:15]   --->   Operation 214 'add' 'add_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.85ns)   --->   "%ifzero = icmp_eq  i8 %add_ln15, i8 225" [nn_15x15/nn.cpp:15]   --->   Operation 215 'icmp' 'ifzero' <Predicate = (!icmp_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %ifzero, void %ifFalse, void %ifTrue" [nn_15x15/nn.cpp:15]   --->   Operation 216 'br' 'br_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.46>
ST_8 : Operation 218 [1/2] (1.35ns)   --->   "%r_V = load i8 %output_V_addr"   --->   Operation 218 'load' 'r_V' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 225> <RAM>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i32 %r_V"   --->   Operation 219 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 220 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i14 %weights_layer1_weights_V_addr"   --->   Operation 220 'load' 'weights_layer1_weights_V_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 14400> <ROM>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i10 %weights_layer1_weights_V_load"   --->   Operation 221 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_25, i40 %sext_ln1192_24"   --->   Operation 222 'mul' 'mul_ln1192' <Predicate = (!icmp_ln12)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln12_2 = select i1 %icmp_ln15, i32 0, i32 %sum_V_2" [nn_15x15/nn.cpp:12]   --->   Operation 223 'select' 'select_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln12_2, i8 0"   --->   Operation 224 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (1.23ns) (out node of the LUT)   --->   "%ret_V = add i40 %lhs_1, i40 %mul_ln1192"   --->   Operation 225 'add' 'ret_V' <Predicate = (!icmp_ln12)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 226 'partselect' 'sum_V' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.35>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col4_prod4_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14400, i64 14400, i64 14400"   --->   Operation 228 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %select_ln12_1" [nn_15x15/nn.cpp:12]   --->   Operation 229 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 230 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [nn_15x15/nn.cpp:14]   --->   Operation 231 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_65 = getelementptr i32 %temp_output_V_0, i64 0, i64 %zext_ln12" [nn_15x15/nn.cpp:18]   --->   Operation 232 'getelementptr' 'temp_output_V_0_addr_65' <Predicate = (ifzero)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (1.35ns)   --->   "%store_ln18 = store i32 %sum_V, i6 %temp_output_V_0_addr_65" [nn_15x15/nn.cpp:18]   --->   Operation 233 'store' 'store_ln18' <Predicate = (ifzero)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 234 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.48>
ST_10 : Operation 235 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 11 <SV = 5> <Delay = 1.35>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln66, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader" [nn_15x15/nn.cpp:66]   --->   Operation 236 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.89ns)   --->   "%add_ln66 = add i7 %i_1, i7 1" [nn_15x15/nn.cpp:66]   --->   Operation 237 'add' 'add_ln66' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 238 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.86ns)   --->   "%icmp_ln66 = icmp_eq  i7 %i_1, i7 64" [nn_15x15/nn.cpp:66]   --->   Operation 239 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 240 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split52, void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader" [nn_15x15/nn.cpp:66]   --->   Operation 241 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [nn_15x15/nn.cpp:66]   --->   Operation 242 'zext' 'i_1_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr = getelementptr i32 %temp_output_V_0, i64 0, i64 %i_1_cast"   --->   Operation 243 'getelementptr' 'temp_output_V_0_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (1.35ns)   --->   "%p_Val2_1 = load i6 %temp_output_V_0_addr"   --->   Operation 244 'load' 'p_Val2_1' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit"   --->   Operation 245 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.27>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn_15x15/nn.cpp:66]   --->   Operation 246 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/2] (1.35ns)   --->   "%p_Val2_1 = load i6 %temp_output_V_0_addr"   --->   Operation 247 'load' 'p_Val2_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 248 [1/1] (1.11ns)   --->   "%icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0"   --->   Operation 248 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 249 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 250 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_1"   --->   Operation 251 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.52ns)   --->   "%tmp_V_6 = select i1 %p_Result_14, i32 %tmp_V, i32 %p_Val2_1"   --->   Operation 252 'select' 'tmp_V_6' <Predicate = (!icmp_ln885)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_6, i32 31, i32 0"   --->   Operation 253 'partselect' 'p_Result_15' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 254 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 32, i32 %l"   --->   Operation 255 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 256 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 257 'partselect' 'tmp_120' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_120, i31 0"   --->   Operation 258 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 259 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 22, i6 %trunc_ln897"   --->   Operation 260 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%zext_ln897 = zext i6 %sub_ln897"   --->   Operation 261 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897"   --->   Operation 262 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%shl_ln899 = shl i32 1, i32 %lsb_index"   --->   Operation 263 'shl' 'shl_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%or_ln899_3 = or i32 %lshr_ln897, i32 %shl_ln899"   --->   Operation 264 'or' 'or_ln899_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%and_ln899 = and i32 %tmp_V_6, i32 %or_ln899_3"   --->   Operation 265 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0"   --->   Operation 266 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 267 'bitselect' 'tmp_121' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln899 = xor i1 %tmp_121, i1 1"   --->   Operation 268 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_6, i32 %lsb_index"   --->   Operation 269 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 270 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_16"   --->   Operation 271 'select' 'select_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 272 'add' 'add_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln899_1 = and i1 %p_Result_16, i1 %xor_ln899"   --->   Operation 273 'and' 'and_ln899_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 274 'sub' 'sub_ln909' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1"   --->   Operation 275 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 276 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 6.60>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i32 %tmp_V_6"   --->   Operation 277 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 278 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 279 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 280 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 281 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%m_3 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 282 'select' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%zext_ln911 = zext i1 %select_ln908"   --->   Operation 283 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_4 = add i64 %m_3, i64 %zext_ln911"   --->   Operation 284 'add' 'm_4' <Predicate = (!icmp_ln885)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%m_13 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63"   --->   Operation 285 'partselect' 'm_13' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m_13"   --->   Operation 286 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_4, i32 54"   --->   Operation 287 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 288 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 24, i11 %trunc_ln893"   --->   Operation 289 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 290 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 290 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915"   --->   Operation 291 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63"   --->   Operation 292 'partset' 'p_Result_17' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_17"   --->   Operation 293 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_4, i32 1, i32 52"   --->   Operation 294 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 295 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [1/1] (1.34ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0"   --->   Operation 296 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [2/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 297 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 5.29>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 298 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 299 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp"   --->   Operation 300 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [nn_15x15/nn.cpp:67]   --->   Operation 301 'br' 'br_ln67' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 0, i6 %temp_output_V_0_addr" [nn_15x15/nn.cpp:68]   --->   Operation 302 'store' 'store_ln68' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln68 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [nn_15x15/nn.cpp:68]   --->   Operation 303 'br' 'br_ln68' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.35>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_1 = getelementptr i32 %temp_output_V_0, i64 0, i64 0"   --->   Operation 304 'getelementptr' 'temp_output_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 305 [2/2] (1.35ns)   --->   "%temp_output_V_0_load = load i6 %temp_output_V_0_addr_1"   --->   Operation 305 'load' 'temp_output_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_2 = getelementptr i32 %temp_output_V_0, i64 0, i64 1"   --->   Operation 306 'getelementptr' 'temp_output_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_1 = load i6 %temp_output_V_0_addr_2"   --->   Operation 307 'load' 'temp_output_V_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 7> <Delay = 1.35>
ST_16 : Operation 308 [1/2] (1.35ns)   --->   "%temp_output_V_0_load = load i6 %temp_output_V_0_addr_1"   --->   Operation 308 'load' 'temp_output_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 309 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_1 = load i6 %temp_output_V_0_addr_2"   --->   Operation 309 'load' 'temp_output_V_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_3 = getelementptr i32 %temp_output_V_0, i64 0, i64 2"   --->   Operation 310 'getelementptr' 'temp_output_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_2 = load i6 %temp_output_V_0_addr_3"   --->   Operation 311 'load' 'temp_output_V_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_4 = getelementptr i32 %temp_output_V_0, i64 0, i64 3"   --->   Operation 312 'getelementptr' 'temp_output_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_3 = load i6 %temp_output_V_0_addr_4"   --->   Operation 313 'load' 'temp_output_V_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 8> <Delay = 1.35>
ST_17 : Operation 314 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_2 = load i6 %temp_output_V_0_addr_3"   --->   Operation 314 'load' 'temp_output_V_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 315 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_3 = load i6 %temp_output_V_0_addr_4"   --->   Operation 315 'load' 'temp_output_V_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_5 = getelementptr i32 %temp_output_V_0, i64 0, i64 4"   --->   Operation 316 'getelementptr' 'temp_output_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_4 = load i6 %temp_output_V_0_addr_5"   --->   Operation 317 'load' 'temp_output_V_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_6 = getelementptr i32 %temp_output_V_0, i64 0, i64 5"   --->   Operation 318 'getelementptr' 'temp_output_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 319 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_5 = load i6 %temp_output_V_0_addr_6"   --->   Operation 319 'load' 'temp_output_V_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 9> <Delay = 1.35>
ST_18 : Operation 320 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_4 = load i6 %temp_output_V_0_addr_5"   --->   Operation 320 'load' 'temp_output_V_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 321 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_5 = load i6 %temp_output_V_0_addr_6"   --->   Operation 321 'load' 'temp_output_V_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_7 = getelementptr i32 %temp_output_V_0, i64 0, i64 6"   --->   Operation 322 'getelementptr' 'temp_output_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_6 = load i6 %temp_output_V_0_addr_7"   --->   Operation 323 'load' 'temp_output_V_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_8 = getelementptr i32 %temp_output_V_0, i64 0, i64 7"   --->   Operation 324 'getelementptr' 'temp_output_V_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_7 = load i6 %temp_output_V_0_addr_8"   --->   Operation 325 'load' 'temp_output_V_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 10> <Delay = 1.35>
ST_19 : Operation 326 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_6 = load i6 %temp_output_V_0_addr_7"   --->   Operation 326 'load' 'temp_output_V_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 327 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_7 = load i6 %temp_output_V_0_addr_8"   --->   Operation 327 'load' 'temp_output_V_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_9 = getelementptr i32 %temp_output_V_0, i64 0, i64 8"   --->   Operation 328 'getelementptr' 'temp_output_V_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_8 = load i6 %temp_output_V_0_addr_9"   --->   Operation 329 'load' 'temp_output_V_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_10 = getelementptr i32 %temp_output_V_0, i64 0, i64 9"   --->   Operation 330 'getelementptr' 'temp_output_V_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_9 = load i6 %temp_output_V_0_addr_10"   --->   Operation 331 'load' 'temp_output_V_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 11> <Delay = 1.35>
ST_20 : Operation 332 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_8 = load i6 %temp_output_V_0_addr_9"   --->   Operation 332 'load' 'temp_output_V_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 333 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_9 = load i6 %temp_output_V_0_addr_10"   --->   Operation 333 'load' 'temp_output_V_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_11 = getelementptr i32 %temp_output_V_0, i64 0, i64 10"   --->   Operation 334 'getelementptr' 'temp_output_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_10 = load i6 %temp_output_V_0_addr_11"   --->   Operation 335 'load' 'temp_output_V_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_12 = getelementptr i32 %temp_output_V_0, i64 0, i64 11"   --->   Operation 336 'getelementptr' 'temp_output_V_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_11 = load i6 %temp_output_V_0_addr_12"   --->   Operation 337 'load' 'temp_output_V_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 12> <Delay = 1.35>
ST_21 : Operation 338 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_10 = load i6 %temp_output_V_0_addr_11"   --->   Operation 338 'load' 'temp_output_V_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 339 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_11 = load i6 %temp_output_V_0_addr_12"   --->   Operation 339 'load' 'temp_output_V_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_13 = getelementptr i32 %temp_output_V_0, i64 0, i64 12"   --->   Operation 340 'getelementptr' 'temp_output_V_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_12 = load i6 %temp_output_V_0_addr_13"   --->   Operation 341 'load' 'temp_output_V_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_14 = getelementptr i32 %temp_output_V_0, i64 0, i64 13"   --->   Operation 342 'getelementptr' 'temp_output_V_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_13 = load i6 %temp_output_V_0_addr_14"   --->   Operation 343 'load' 'temp_output_V_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 13> <Delay = 1.35>
ST_22 : Operation 344 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_12 = load i6 %temp_output_V_0_addr_13"   --->   Operation 344 'load' 'temp_output_V_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 345 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_13 = load i6 %temp_output_V_0_addr_14"   --->   Operation 345 'load' 'temp_output_V_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_15 = getelementptr i32 %temp_output_V_0, i64 0, i64 14"   --->   Operation 346 'getelementptr' 'temp_output_V_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 347 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_14 = load i6 %temp_output_V_0_addr_15"   --->   Operation 347 'load' 'temp_output_V_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_16 = getelementptr i32 %temp_output_V_0, i64 0, i64 15"   --->   Operation 348 'getelementptr' 'temp_output_V_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 349 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_15 = load i6 %temp_output_V_0_addr_16"   --->   Operation 349 'load' 'temp_output_V_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 14> <Delay = 1.35>
ST_23 : Operation 350 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_14 = load i6 %temp_output_V_0_addr_15"   --->   Operation 350 'load' 'temp_output_V_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 351 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_15 = load i6 %temp_output_V_0_addr_16"   --->   Operation 351 'load' 'temp_output_V_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_17 = getelementptr i32 %temp_output_V_0, i64 0, i64 16"   --->   Operation 352 'getelementptr' 'temp_output_V_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_16 = load i6 %temp_output_V_0_addr_17"   --->   Operation 353 'load' 'temp_output_V_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_18 = getelementptr i32 %temp_output_V_0, i64 0, i64 17"   --->   Operation 354 'getelementptr' 'temp_output_V_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 355 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_17 = load i6 %temp_output_V_0_addr_18"   --->   Operation 355 'load' 'temp_output_V_0_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 15> <Delay = 1.35>
ST_24 : Operation 356 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_16 = load i6 %temp_output_V_0_addr_17"   --->   Operation 356 'load' 'temp_output_V_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 357 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_17 = load i6 %temp_output_V_0_addr_18"   --->   Operation 357 'load' 'temp_output_V_0_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_19 = getelementptr i32 %temp_output_V_0, i64 0, i64 18"   --->   Operation 358 'getelementptr' 'temp_output_V_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 359 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_18 = load i6 %temp_output_V_0_addr_19"   --->   Operation 359 'load' 'temp_output_V_0_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_20 = getelementptr i32 %temp_output_V_0, i64 0, i64 19"   --->   Operation 360 'getelementptr' 'temp_output_V_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_19 = load i6 %temp_output_V_0_addr_20"   --->   Operation 361 'load' 'temp_output_V_0_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 16> <Delay = 1.35>
ST_25 : Operation 362 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_18 = load i6 %temp_output_V_0_addr_19"   --->   Operation 362 'load' 'temp_output_V_0_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 363 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_19 = load i6 %temp_output_V_0_addr_20"   --->   Operation 363 'load' 'temp_output_V_0_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_21 = getelementptr i32 %temp_output_V_0, i64 0, i64 20"   --->   Operation 364 'getelementptr' 'temp_output_V_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_20 = load i6 %temp_output_V_0_addr_21"   --->   Operation 365 'load' 'temp_output_V_0_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_22 = getelementptr i32 %temp_output_V_0, i64 0, i64 21"   --->   Operation 366 'getelementptr' 'temp_output_V_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_21 = load i6 %temp_output_V_0_addr_22"   --->   Operation 367 'load' 'temp_output_V_0_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 17> <Delay = 1.35>
ST_26 : Operation 368 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_20 = load i6 %temp_output_V_0_addr_21"   --->   Operation 368 'load' 'temp_output_V_0_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 369 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_21 = load i6 %temp_output_V_0_addr_22"   --->   Operation 369 'load' 'temp_output_V_0_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_23 = getelementptr i32 %temp_output_V_0, i64 0, i64 22"   --->   Operation 370 'getelementptr' 'temp_output_V_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_22 = load i6 %temp_output_V_0_addr_23"   --->   Operation 371 'load' 'temp_output_V_0_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_24 = getelementptr i32 %temp_output_V_0, i64 0, i64 23"   --->   Operation 372 'getelementptr' 'temp_output_V_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_23 = load i6 %temp_output_V_0_addr_24"   --->   Operation 373 'load' 'temp_output_V_0_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 18> <Delay = 1.35>
ST_27 : Operation 374 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_22 = load i6 %temp_output_V_0_addr_23"   --->   Operation 374 'load' 'temp_output_V_0_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 375 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_23 = load i6 %temp_output_V_0_addr_24"   --->   Operation 375 'load' 'temp_output_V_0_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_25 = getelementptr i32 %temp_output_V_0, i64 0, i64 24"   --->   Operation 376 'getelementptr' 'temp_output_V_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_24 = load i6 %temp_output_V_0_addr_25"   --->   Operation 377 'load' 'temp_output_V_0_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_26 = getelementptr i32 %temp_output_V_0, i64 0, i64 25"   --->   Operation 378 'getelementptr' 'temp_output_V_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 379 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_25 = load i6 %temp_output_V_0_addr_26"   --->   Operation 379 'load' 'temp_output_V_0_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 19> <Delay = 1.35>
ST_28 : Operation 380 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_24 = load i6 %temp_output_V_0_addr_25"   --->   Operation 380 'load' 'temp_output_V_0_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 381 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_25 = load i6 %temp_output_V_0_addr_26"   --->   Operation 381 'load' 'temp_output_V_0_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_27 = getelementptr i32 %temp_output_V_0, i64 0, i64 26"   --->   Operation 382 'getelementptr' 'temp_output_V_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 383 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_26 = load i6 %temp_output_V_0_addr_27"   --->   Operation 383 'load' 'temp_output_V_0_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_28 = getelementptr i32 %temp_output_V_0, i64 0, i64 27"   --->   Operation 384 'getelementptr' 'temp_output_V_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_27 = load i6 %temp_output_V_0_addr_28"   --->   Operation 385 'load' 'temp_output_V_0_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 20> <Delay = 1.35>
ST_29 : Operation 386 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_26 = load i6 %temp_output_V_0_addr_27"   --->   Operation 386 'load' 'temp_output_V_0_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 387 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_27 = load i6 %temp_output_V_0_addr_28"   --->   Operation 387 'load' 'temp_output_V_0_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 388 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_29 = getelementptr i32 %temp_output_V_0, i64 0, i64 28"   --->   Operation 388 'getelementptr' 'temp_output_V_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 389 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_28 = load i6 %temp_output_V_0_addr_29"   --->   Operation 389 'load' 'temp_output_V_0_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_30 = getelementptr i32 %temp_output_V_0, i64 0, i64 29"   --->   Operation 390 'getelementptr' 'temp_output_V_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_29 = load i6 %temp_output_V_0_addr_30"   --->   Operation 391 'load' 'temp_output_V_0_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 21> <Delay = 1.35>
ST_30 : Operation 392 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_28 = load i6 %temp_output_V_0_addr_29"   --->   Operation 392 'load' 'temp_output_V_0_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 393 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_29 = load i6 %temp_output_V_0_addr_30"   --->   Operation 393 'load' 'temp_output_V_0_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 394 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_31 = getelementptr i32 %temp_output_V_0, i64 0, i64 30"   --->   Operation 394 'getelementptr' 'temp_output_V_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 395 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_30 = load i6 %temp_output_V_0_addr_31"   --->   Operation 395 'load' 'temp_output_V_0_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_32 = getelementptr i32 %temp_output_V_0, i64 0, i64 31"   --->   Operation 396 'getelementptr' 'temp_output_V_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 397 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_31 = load i6 %temp_output_V_0_addr_32"   --->   Operation 397 'load' 'temp_output_V_0_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 22> <Delay = 1.35>
ST_31 : Operation 398 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_30 = load i6 %temp_output_V_0_addr_31"   --->   Operation 398 'load' 'temp_output_V_0_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 399 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_31 = load i6 %temp_output_V_0_addr_32"   --->   Operation 399 'load' 'temp_output_V_0_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_33 = getelementptr i32 %temp_output_V_0, i64 0, i64 32"   --->   Operation 400 'getelementptr' 'temp_output_V_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_32 = load i6 %temp_output_V_0_addr_33"   --->   Operation 401 'load' 'temp_output_V_0_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 402 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_34 = getelementptr i32 %temp_output_V_0, i64 0, i64 33"   --->   Operation 402 'getelementptr' 'temp_output_V_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 403 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_33 = load i6 %temp_output_V_0_addr_34"   --->   Operation 403 'load' 'temp_output_V_0_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 23> <Delay = 1.35>
ST_32 : Operation 404 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_32 = load i6 %temp_output_V_0_addr_33"   --->   Operation 404 'load' 'temp_output_V_0_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 405 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_33 = load i6 %temp_output_V_0_addr_34"   --->   Operation 405 'load' 'temp_output_V_0_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 406 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_35 = getelementptr i32 %temp_output_V_0, i64 0, i64 34"   --->   Operation 406 'getelementptr' 'temp_output_V_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 407 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_34 = load i6 %temp_output_V_0_addr_35"   --->   Operation 407 'load' 'temp_output_V_0_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 408 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_36 = getelementptr i32 %temp_output_V_0, i64 0, i64 35"   --->   Operation 408 'getelementptr' 'temp_output_V_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 409 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_35 = load i6 %temp_output_V_0_addr_36"   --->   Operation 409 'load' 'temp_output_V_0_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 24> <Delay = 1.35>
ST_33 : Operation 410 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_34 = load i6 %temp_output_V_0_addr_35"   --->   Operation 410 'load' 'temp_output_V_0_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 411 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_35 = load i6 %temp_output_V_0_addr_36"   --->   Operation 411 'load' 'temp_output_V_0_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_37 = getelementptr i32 %temp_output_V_0, i64 0, i64 36"   --->   Operation 412 'getelementptr' 'temp_output_V_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 413 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_36 = load i6 %temp_output_V_0_addr_37"   --->   Operation 413 'load' 'temp_output_V_0_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_38 = getelementptr i32 %temp_output_V_0, i64 0, i64 37"   --->   Operation 414 'getelementptr' 'temp_output_V_0_addr_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 415 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_37 = load i6 %temp_output_V_0_addr_38"   --->   Operation 415 'load' 'temp_output_V_0_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 25> <Delay = 1.35>
ST_34 : Operation 416 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_36 = load i6 %temp_output_V_0_addr_37"   --->   Operation 416 'load' 'temp_output_V_0_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 417 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_37 = load i6 %temp_output_V_0_addr_38"   --->   Operation 417 'load' 'temp_output_V_0_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_39 = getelementptr i32 %temp_output_V_0, i64 0, i64 38"   --->   Operation 418 'getelementptr' 'temp_output_V_0_addr_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 419 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_38 = load i6 %temp_output_V_0_addr_39"   --->   Operation 419 'load' 'temp_output_V_0_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_40 = getelementptr i32 %temp_output_V_0, i64 0, i64 39"   --->   Operation 420 'getelementptr' 'temp_output_V_0_addr_40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 421 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_39 = load i6 %temp_output_V_0_addr_40"   --->   Operation 421 'load' 'temp_output_V_0_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 26> <Delay = 1.35>
ST_35 : Operation 422 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_38 = load i6 %temp_output_V_0_addr_39"   --->   Operation 422 'load' 'temp_output_V_0_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 423 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_39 = load i6 %temp_output_V_0_addr_40"   --->   Operation 423 'load' 'temp_output_V_0_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 424 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_41 = getelementptr i32 %temp_output_V_0, i64 0, i64 40"   --->   Operation 424 'getelementptr' 'temp_output_V_0_addr_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 425 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_40 = load i6 %temp_output_V_0_addr_41"   --->   Operation 425 'load' 'temp_output_V_0_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 426 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_42 = getelementptr i32 %temp_output_V_0, i64 0, i64 41"   --->   Operation 426 'getelementptr' 'temp_output_V_0_addr_42' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 427 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_41 = load i6 %temp_output_V_0_addr_42"   --->   Operation 427 'load' 'temp_output_V_0_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 27> <Delay = 1.35>
ST_36 : Operation 428 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_40 = load i6 %temp_output_V_0_addr_41"   --->   Operation 428 'load' 'temp_output_V_0_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 429 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_41 = load i6 %temp_output_V_0_addr_42"   --->   Operation 429 'load' 'temp_output_V_0_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 430 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_43 = getelementptr i32 %temp_output_V_0, i64 0, i64 42"   --->   Operation 430 'getelementptr' 'temp_output_V_0_addr_43' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 431 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_42 = load i6 %temp_output_V_0_addr_43"   --->   Operation 431 'load' 'temp_output_V_0_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 432 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_44 = getelementptr i32 %temp_output_V_0, i64 0, i64 43"   --->   Operation 432 'getelementptr' 'temp_output_V_0_addr_44' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 433 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_43 = load i6 %temp_output_V_0_addr_44"   --->   Operation 433 'load' 'temp_output_V_0_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 28> <Delay = 1.35>
ST_37 : Operation 434 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_42 = load i6 %temp_output_V_0_addr_43"   --->   Operation 434 'load' 'temp_output_V_0_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 435 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_43 = load i6 %temp_output_V_0_addr_44"   --->   Operation 435 'load' 'temp_output_V_0_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 436 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_45 = getelementptr i32 %temp_output_V_0, i64 0, i64 44"   --->   Operation 436 'getelementptr' 'temp_output_V_0_addr_45' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 437 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_44 = load i6 %temp_output_V_0_addr_45"   --->   Operation 437 'load' 'temp_output_V_0_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 438 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_46 = getelementptr i32 %temp_output_V_0, i64 0, i64 45"   --->   Operation 438 'getelementptr' 'temp_output_V_0_addr_46' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 439 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_45 = load i6 %temp_output_V_0_addr_46"   --->   Operation 439 'load' 'temp_output_V_0_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 29> <Delay = 1.35>
ST_38 : Operation 440 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_44 = load i6 %temp_output_V_0_addr_45"   --->   Operation 440 'load' 'temp_output_V_0_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 441 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_45 = load i6 %temp_output_V_0_addr_46"   --->   Operation 441 'load' 'temp_output_V_0_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_47 = getelementptr i32 %temp_output_V_0, i64 0, i64 46"   --->   Operation 442 'getelementptr' 'temp_output_V_0_addr_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 443 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_46 = load i6 %temp_output_V_0_addr_47"   --->   Operation 443 'load' 'temp_output_V_0_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 444 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_48 = getelementptr i32 %temp_output_V_0, i64 0, i64 47"   --->   Operation 444 'getelementptr' 'temp_output_V_0_addr_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 445 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_47 = load i6 %temp_output_V_0_addr_48"   --->   Operation 445 'load' 'temp_output_V_0_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 30> <Delay = 1.35>
ST_39 : Operation 446 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_46 = load i6 %temp_output_V_0_addr_47"   --->   Operation 446 'load' 'temp_output_V_0_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 447 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_47 = load i6 %temp_output_V_0_addr_48"   --->   Operation 447 'load' 'temp_output_V_0_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 448 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_49 = getelementptr i32 %temp_output_V_0, i64 0, i64 48"   --->   Operation 448 'getelementptr' 'temp_output_V_0_addr_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 449 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_48 = load i6 %temp_output_V_0_addr_49"   --->   Operation 449 'load' 'temp_output_V_0_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 450 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_50 = getelementptr i32 %temp_output_V_0, i64 0, i64 49"   --->   Operation 450 'getelementptr' 'temp_output_V_0_addr_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 451 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_49 = load i6 %temp_output_V_0_addr_50"   --->   Operation 451 'load' 'temp_output_V_0_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 31> <Delay = 1.35>
ST_40 : Operation 452 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_48 = load i6 %temp_output_V_0_addr_49"   --->   Operation 452 'load' 'temp_output_V_0_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 453 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_49 = load i6 %temp_output_V_0_addr_50"   --->   Operation 453 'load' 'temp_output_V_0_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 454 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_51 = getelementptr i32 %temp_output_V_0, i64 0, i64 50"   --->   Operation 454 'getelementptr' 'temp_output_V_0_addr_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 455 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_50 = load i6 %temp_output_V_0_addr_51"   --->   Operation 455 'load' 'temp_output_V_0_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 456 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_52 = getelementptr i32 %temp_output_V_0, i64 0, i64 51"   --->   Operation 456 'getelementptr' 'temp_output_V_0_addr_52' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 457 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_51 = load i6 %temp_output_V_0_addr_52"   --->   Operation 457 'load' 'temp_output_V_0_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 32> <Delay = 1.35>
ST_41 : Operation 458 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_50 = load i6 %temp_output_V_0_addr_51"   --->   Operation 458 'load' 'temp_output_V_0_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 459 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_51 = load i6 %temp_output_V_0_addr_52"   --->   Operation 459 'load' 'temp_output_V_0_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 460 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_53 = getelementptr i32 %temp_output_V_0, i64 0, i64 52"   --->   Operation 460 'getelementptr' 'temp_output_V_0_addr_53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 461 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_52 = load i6 %temp_output_V_0_addr_53"   --->   Operation 461 'load' 'temp_output_V_0_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 462 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_54 = getelementptr i32 %temp_output_V_0, i64 0, i64 53"   --->   Operation 462 'getelementptr' 'temp_output_V_0_addr_54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 463 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_53 = load i6 %temp_output_V_0_addr_54"   --->   Operation 463 'load' 'temp_output_V_0_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 33> <Delay = 1.35>
ST_42 : Operation 464 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_52 = load i6 %temp_output_V_0_addr_53"   --->   Operation 464 'load' 'temp_output_V_0_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 465 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_53 = load i6 %temp_output_V_0_addr_54"   --->   Operation 465 'load' 'temp_output_V_0_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 466 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_55 = getelementptr i32 %temp_output_V_0, i64 0, i64 54"   --->   Operation 466 'getelementptr' 'temp_output_V_0_addr_55' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 467 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_54 = load i6 %temp_output_V_0_addr_55"   --->   Operation 467 'load' 'temp_output_V_0_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 468 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_56 = getelementptr i32 %temp_output_V_0, i64 0, i64 55"   --->   Operation 468 'getelementptr' 'temp_output_V_0_addr_56' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 469 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_55 = load i6 %temp_output_V_0_addr_56"   --->   Operation 469 'load' 'temp_output_V_0_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 34> <Delay = 1.35>
ST_43 : Operation 470 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_54 = load i6 %temp_output_V_0_addr_55"   --->   Operation 470 'load' 'temp_output_V_0_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 471 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_55 = load i6 %temp_output_V_0_addr_56"   --->   Operation 471 'load' 'temp_output_V_0_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 472 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_57 = getelementptr i32 %temp_output_V_0, i64 0, i64 56"   --->   Operation 472 'getelementptr' 'temp_output_V_0_addr_57' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 473 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_56 = load i6 %temp_output_V_0_addr_57"   --->   Operation 473 'load' 'temp_output_V_0_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 474 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_58 = getelementptr i32 %temp_output_V_0, i64 0, i64 57"   --->   Operation 474 'getelementptr' 'temp_output_V_0_addr_58' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 475 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_57 = load i6 %temp_output_V_0_addr_58"   --->   Operation 475 'load' 'temp_output_V_0_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 35> <Delay = 1.35>
ST_44 : Operation 476 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_56 = load i6 %temp_output_V_0_addr_57"   --->   Operation 476 'load' 'temp_output_V_0_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 477 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_57 = load i6 %temp_output_V_0_addr_58"   --->   Operation 477 'load' 'temp_output_V_0_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 478 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_59 = getelementptr i32 %temp_output_V_0, i64 0, i64 58"   --->   Operation 478 'getelementptr' 'temp_output_V_0_addr_59' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 479 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_58 = load i6 %temp_output_V_0_addr_59"   --->   Operation 479 'load' 'temp_output_V_0_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 480 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_60 = getelementptr i32 %temp_output_V_0, i64 0, i64 59"   --->   Operation 480 'getelementptr' 'temp_output_V_0_addr_60' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 481 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_59 = load i6 %temp_output_V_0_addr_60"   --->   Operation 481 'load' 'temp_output_V_0_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 36> <Delay = 1.35>
ST_45 : Operation 482 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_58 = load i6 %temp_output_V_0_addr_59"   --->   Operation 482 'load' 'temp_output_V_0_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 483 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_59 = load i6 %temp_output_V_0_addr_60"   --->   Operation 483 'load' 'temp_output_V_0_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 484 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_61 = getelementptr i32 %temp_output_V_0, i64 0, i64 60"   --->   Operation 484 'getelementptr' 'temp_output_V_0_addr_61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 485 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_60 = load i6 %temp_output_V_0_addr_61"   --->   Operation 485 'load' 'temp_output_V_0_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 486 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_62 = getelementptr i32 %temp_output_V_0, i64 0, i64 61"   --->   Operation 486 'getelementptr' 'temp_output_V_0_addr_62' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 487 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_61 = load i6 %temp_output_V_0_addr_62"   --->   Operation 487 'load' 'temp_output_V_0_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 37> <Delay = 1.35>
ST_46 : Operation 488 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_60 = load i6 %temp_output_V_0_addr_61"   --->   Operation 488 'load' 'temp_output_V_0_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 489 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_61 = load i6 %temp_output_V_0_addr_62"   --->   Operation 489 'load' 'temp_output_V_0_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 490 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_63 = getelementptr i32 %temp_output_V_0, i64 0, i64 62"   --->   Operation 490 'getelementptr' 'temp_output_V_0_addr_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 491 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_62 = load i6 %temp_output_V_0_addr_63"   --->   Operation 491 'load' 'temp_output_V_0_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 492 [1/1] (0.00ns)   --->   "%temp_output_V_0_addr_64 = getelementptr i32 %temp_output_V_0, i64 0, i64 63"   --->   Operation 492 'getelementptr' 'temp_output_V_0_addr_64' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 493 [2/2] (1.35ns)   --->   "%temp_output_V_0_load_63 = load i6 %temp_output_V_0_addr_64"   --->   Operation 493 'load' 'temp_output_V_0_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 38> <Delay = 1.35>
ST_47 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %temp_output_V_0_load"   --->   Operation 494 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %temp_output_V_0_load_1"   --->   Operation 495 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %temp_output_V_0_load_2"   --->   Operation 496 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %temp_output_V_0_load_3"   --->   Operation 497 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %temp_output_V_0_load_4"   --->   Operation 498 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %temp_output_V_0_load_5"   --->   Operation 499 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %temp_output_V_0_load_6"   --->   Operation 500 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i32 %temp_output_V_0_load_7"   --->   Operation 501 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %temp_output_V_0_load_8"   --->   Operation 502 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i32 %temp_output_V_0_load_9"   --->   Operation 503 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %temp_output_V_0_load_10"   --->   Operation 504 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %temp_output_V_0_load_11"   --->   Operation 505 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i32 %temp_output_V_0_load_12"   --->   Operation 506 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i32 %temp_output_V_0_load_13"   --->   Operation 507 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i32 %temp_output_V_0_load_14"   --->   Operation 508 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i32 %temp_output_V_0_load_15"   --->   Operation 509 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i32 %temp_output_V_0_load_16"   --->   Operation 510 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %temp_output_V_0_load_17"   --->   Operation 511 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i32 %temp_output_V_0_load_18"   --->   Operation 512 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i32 %temp_output_V_0_load_19"   --->   Operation 513 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i32 %temp_output_V_0_load_20"   --->   Operation 514 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i32 %temp_output_V_0_load_21"   --->   Operation 515 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i32 %temp_output_V_0_load_22"   --->   Operation 516 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i32 %temp_output_V_0_load_23"   --->   Operation 517 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i32 %temp_output_V_0_load_24"   --->   Operation 518 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i32 %temp_output_V_0_load_25"   --->   Operation 519 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i32 %temp_output_V_0_load_26"   --->   Operation 520 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i32 %temp_output_V_0_load_27"   --->   Operation 521 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i32 %temp_output_V_0_load_28"   --->   Operation 522 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i32 %temp_output_V_0_load_29"   --->   Operation 523 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i32 %temp_output_V_0_load_30"   --->   Operation 524 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i32 %temp_output_V_0_load_31"   --->   Operation 525 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i32 %temp_output_V_0_load_32"   --->   Operation 526 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i32 %temp_output_V_0_load_33"   --->   Operation 527 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i32 %temp_output_V_0_load_34"   --->   Operation 528 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i32 %temp_output_V_0_load_35"   --->   Operation 529 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i32 %temp_output_V_0_load_36"   --->   Operation 530 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i32 %temp_output_V_0_load_37"   --->   Operation 531 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i32 %temp_output_V_0_load_38"   --->   Operation 532 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i32 %temp_output_V_0_load_39"   --->   Operation 533 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i32 %temp_output_V_0_load_40"   --->   Operation 534 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i32 %temp_output_V_0_load_41"   --->   Operation 535 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i32 %temp_output_V_0_load_42"   --->   Operation 536 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i32 %temp_output_V_0_load_43"   --->   Operation 537 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i32 %temp_output_V_0_load_44"   --->   Operation 538 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i32 %temp_output_V_0_load_45"   --->   Operation 539 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i32 %temp_output_V_0_load_46"   --->   Operation 540 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i32 %temp_output_V_0_load_47"   --->   Operation 541 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i32 %temp_output_V_0_load_48"   --->   Operation 542 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i32 %temp_output_V_0_load_49"   --->   Operation 543 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i32 %temp_output_V_0_load_50"   --->   Operation 544 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i32 %temp_output_V_0_load_51"   --->   Operation 545 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i32 %temp_output_V_0_load_52"   --->   Operation 546 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i32 %temp_output_V_0_load_53"   --->   Operation 547 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i32 %temp_output_V_0_load_54"   --->   Operation 548 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i32 %temp_output_V_0_load_55"   --->   Operation 549 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i32 %temp_output_V_0_load_56"   --->   Operation 550 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i32 %temp_output_V_0_load_57"   --->   Operation 551 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i32 %temp_output_V_0_load_58"   --->   Operation 552 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i32 %temp_output_V_0_load_59"   --->   Operation 553 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i32 %temp_output_V_0_load_60"   --->   Operation 554 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i32 %temp_output_V_0_load_61"   --->   Operation 555 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 556 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_62 = load i6 %temp_output_V_0_addr_63"   --->   Operation 556 'load' 'temp_output_V_0_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i32 %temp_output_V_0_load_62"   --->   Operation 557 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 558 [1/2] (1.35ns)   --->   "%temp_output_V_0_load_63 = load i6 %temp_output_V_0_addr_64"   --->   Operation 558 'load' 'temp_output_V_0_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 559 [1/1] (0.00ns)   --->   "%temp_output_V_0_load_63_cast = sext i32 %temp_output_V_0_load_63"   --->   Operation 559 'sext' 'temp_output_V_0_load_63_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 560 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit"   --->   Operation 560 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 48 <SV = 39> <Delay = 0.88>
ST_48 : Operation 561 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln26, void %.split50, i6 0, void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader" [nn_15x15/nn.cpp:26]   --->   Operation 561 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 562 [1/1] (0.88ns)   --->   "%add_ln26 = add i6 %j_1, i6 1" [nn_15x15/nn.cpp:26]   --->   Operation 562 'add' 'add_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 563 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 563 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 564 [1/1] (0.87ns)   --->   "%icmp_ln26 = icmp_eq  i6 %j_1, i6 32" [nn_15x15/nn.cpp:26]   --->   Operation 564 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 565 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 565 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split50, void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader" [nn_15x15/nn.cpp:26]   --->   Operation 566 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 567 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [nn_15x15/nn.cpp:26]   --->   Operation 567 'zext' 'j_1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 568 [1/1] (0.00ns)   --->   "%layer2_weights_V_0_addr = getelementptr i10 %layer2_weights_V_0, i64 0, i64 %j_1_cast"   --->   Operation 568 'getelementptr' 'layer2_weights_V_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 569 [2/2] (0.79ns)   --->   "%layer2_weights_V_0_load = load i5 %layer2_weights_V_0_addr"   --->   Operation 569 'load' 'layer2_weights_V_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_48 : Operation 570 [1/1] (0.00ns)   --->   "%layer2_weights_V_1_addr = getelementptr i10 %layer2_weights_V_1, i64 0, i64 %j_1_cast"   --->   Operation 570 'getelementptr' 'layer2_weights_V_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 571 [2/2] (0.79ns)   --->   "%layer2_weights_V_1_load = load i5 %layer2_weights_V_1_addr"   --->   Operation 571 'load' 'layer2_weights_V_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_48 : Operation 572 [1/1] (0.00ns)   --->   "%layer2_weights_V_2_addr = getelementptr i8 %layer2_weights_V_2, i64 0, i64 %j_1_cast"   --->   Operation 572 'getelementptr' 'layer2_weights_V_2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 573 [2/2] (0.79ns)   --->   "%layer2_weights_V_2_load = load i5 %layer2_weights_V_2_addr"   --->   Operation 573 'load' 'layer2_weights_V_2_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_48 : Operation 574 [1/1] (0.00ns)   --->   "%layer2_weights_V_3_addr = getelementptr i7 %layer2_weights_V_3, i64 0, i64 %j_1_cast"   --->   Operation 574 'getelementptr' 'layer2_weights_V_3_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 575 [2/2] (0.79ns)   --->   "%layer2_weights_V_3_load = load i5 %layer2_weights_V_3_addr"   --->   Operation 575 'load' 'layer2_weights_V_3_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_48 : Operation 576 [1/1] (0.00ns)   --->   "%layer2_weights_V_4_addr = getelementptr i10 %layer2_weights_V_4, i64 0, i64 %j_1_cast"   --->   Operation 576 'getelementptr' 'layer2_weights_V_4_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 577 [2/2] (0.79ns)   --->   "%layer2_weights_V_4_load = load i5 %layer2_weights_V_4_addr"   --->   Operation 577 'load' 'layer2_weights_V_4_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_48 : Operation 578 [1/1] (0.00ns)   --->   "%layer2_weights_V_5_addr = getelementptr i7 %layer2_weights_V_5, i64 0, i64 %j_1_cast"   --->   Operation 578 'getelementptr' 'layer2_weights_V_5_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 579 [2/2] (0.79ns)   --->   "%layer2_weights_V_5_load = load i5 %layer2_weights_V_5_addr"   --->   Operation 579 'load' 'layer2_weights_V_5_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 49 <SV = 40> <Delay = 7.13>
ST_49 : Operation 580 [1/2] (0.79ns)   --->   "%layer2_weights_V_0_load = load i5 %layer2_weights_V_0_addr"   --->   Operation 580 'load' 'layer2_weights_V_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_49 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i10 %layer2_weights_V_0_load"   --->   Operation 581 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 582 [1/1] (3.88ns)   --->   "%mul_ln708 = mul i40 %sext_ln708_1, i40 %sext_ln708"   --->   Operation 582 'mul' 'mul_ln708' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 583 [1/2] (0.79ns)   --->   "%layer2_weights_V_1_load = load i5 %layer2_weights_V_1_addr"   --->   Operation 583 'load' 'layer2_weights_V_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_49 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i10 %layer2_weights_V_1_load"   --->   Operation 584 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 585 [1/1] (3.88ns)   --->   "%mul_ln1192_1 = mul i40 %sext_ln1192_26, i40 %sext_ln1192"   --->   Operation 585 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708, i32 8, i32 39"   --->   Operation 586 'partselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_7, i8 0"   --->   Operation 587 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 588 [1/1] (1.23ns)   --->   "%add_ln1192 = add i40 %shl_ln, i40 %mul_ln1192_1"   --->   Operation 588 'add' 'add_ln1192' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 589 [1/2] (0.79ns)   --->   "%layer2_weights_V_2_load = load i5 %layer2_weights_V_2_addr"   --->   Operation 589 'load' 'layer2_weights_V_2_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_49 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %layer2_weights_V_2_load"   --->   Operation 590 'sext' 'sext_ln1118' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 591 [1/1] (3.88ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1116"   --->   Operation 591 'mul' 'mul_ln703' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39"   --->   Operation 592 'partselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_8, i8 0"   --->   Operation 593 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 594 [1/1] (1.23ns)   --->   "%add_ln1192_1 = add i40 %shl_ln728_1, i40 %mul_ln703"   --->   Operation 594 'add' 'add_ln1192_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 595 [1/2] (0.79ns)   --->   "%layer2_weights_V_3_load = load i5 %layer2_weights_V_3_addr"   --->   Operation 595 'load' 'layer2_weights_V_3_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_49 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i7 %layer2_weights_V_3_load"   --->   Operation 596 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 597 [1/1] (3.88ns)   --->   "%mul_ln1118 = mul i39 %sext_ln1118_1, i39 %sext_ln1116_1"   --->   Operation 597 'mul' 'mul_ln1118' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39"   --->   Operation 598 'partselect' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 599 [1/2] (0.79ns)   --->   "%layer2_weights_V_4_load = load i5 %layer2_weights_V_4_addr"   --->   Operation 599 'load' 'layer2_weights_V_4_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_49 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i10 %layer2_weights_V_4_load"   --->   Operation 600 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 601 [1/1] (3.88ns)   --->   "%mul_ln1192_2 = mul i40 %sext_ln1192_27, i40 %sext_ln1192_1"   --->   Operation 601 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 602 [1/2] (0.79ns)   --->   "%layer2_weights_V_5_load = load i5 %layer2_weights_V_5_addr"   --->   Operation 602 'load' 'layer2_weights_V_5_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_49 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i7 %layer2_weights_V_5_load"   --->   Operation 603 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 604 [1/1] (3.88ns)   --->   "%mul_ln1118_1 = mul i39 %sext_ln1118_2, i39 %sext_ln1116_2"   --->   Operation 604 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 605 [1/1] (0.00ns)   --->   "%layer2_weights_V_6_addr = getelementptr i7 %layer2_weights_V_6, i64 0, i64 %j_1_cast"   --->   Operation 605 'getelementptr' 'layer2_weights_V_6_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 606 [2/2] (0.79ns)   --->   "%layer2_weights_V_6_load = load i5 %layer2_weights_V_6_addr"   --->   Operation 606 'load' 'layer2_weights_V_6_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_49 : Operation 607 [1/1] (0.00ns)   --->   "%layer2_weights_V_7_addr = getelementptr i11 %layer2_weights_V_7, i64 0, i64 %j_1_cast"   --->   Operation 607 'getelementptr' 'layer2_weights_V_7_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 608 [2/2] (0.79ns)   --->   "%layer2_weights_V_7_load = load i5 %layer2_weights_V_7_addr"   --->   Operation 608 'load' 'layer2_weights_V_7_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_49 : Operation 609 [1/1] (0.00ns)   --->   "%layer2_weights_V_8_addr = getelementptr i7 %layer2_weights_V_8, i64 0, i64 %j_1_cast"   --->   Operation 609 'getelementptr' 'layer2_weights_V_8_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 610 [2/2] (0.79ns)   --->   "%layer2_weights_V_8_load = load i5 %layer2_weights_V_8_addr"   --->   Operation 610 'load' 'layer2_weights_V_8_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_49 : Operation 611 [1/1] (0.00ns)   --->   "%layer2_weights_V_9_addr = getelementptr i7 %layer2_weights_V_9, i64 0, i64 %j_1_cast"   --->   Operation 611 'getelementptr' 'layer2_weights_V_9_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 612 [2/2] (0.79ns)   --->   "%layer2_weights_V_9_load = load i5 %layer2_weights_V_9_addr"   --->   Operation 612 'load' 'layer2_weights_V_9_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_49 : Operation 613 [1/1] (0.00ns)   --->   "%layer2_weights_V_10_addr = getelementptr i7 %layer2_weights_V_10, i64 0, i64 %j_1_cast"   --->   Operation 613 'getelementptr' 'layer2_weights_V_10_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 614 [2/2] (0.79ns)   --->   "%layer2_weights_V_10_load = load i5 %layer2_weights_V_10_addr"   --->   Operation 614 'load' 'layer2_weights_V_10_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 50 <SV = 41> <Delay = 7.13>
ST_50 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0"   --->   Operation 615 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i39 %mul_ln1118"   --->   Operation 616 'sext' 'sext_ln703' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 617 [1/1] (1.23ns)   --->   "%add_ln1192_2 = add i40 %shl_ln728_2, i40 %sext_ln703"   --->   Operation 617 'add' 'add_ln1192_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39"   --->   Operation 618 'partselect' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_s, i8 0"   --->   Operation 619 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 620 [1/1] (1.23ns)   --->   "%add_ln1192_3 = add i40 %shl_ln728_3, i40 %mul_ln1192_2"   --->   Operation 620 'add' 'add_ln1192_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39"   --->   Operation 621 'partselect' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_10, i8 0"   --->   Operation 622 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i39 %mul_ln1118_1"   --->   Operation 623 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 624 [1/1] (1.23ns)   --->   "%add_ln1192_4 = add i40 %shl_ln728_4, i40 %sext_ln703_1"   --->   Operation 624 'add' 'add_ln1192_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 625 [1/2] (0.79ns)   --->   "%layer2_weights_V_6_load = load i5 %layer2_weights_V_6_addr"   --->   Operation 625 'load' 'layer2_weights_V_6_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_50 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i7 %layer2_weights_V_6_load"   --->   Operation 626 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 627 [1/1] (3.88ns)   --->   "%mul_ln1118_2 = mul i39 %sext_ln1118_3, i39 %sext_ln1116_3"   --->   Operation 627 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39"   --->   Operation 628 'partselect' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_11, i8 0"   --->   Operation 629 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i39 %mul_ln1118_2"   --->   Operation 630 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 631 [1/1] (1.23ns)   --->   "%add_ln1192_5 = add i40 %shl_ln728_5, i40 %sext_ln703_2"   --->   Operation 631 'add' 'add_ln1192_5' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 632 [1/2] (0.79ns)   --->   "%layer2_weights_V_7_load = load i5 %layer2_weights_V_7_addr"   --->   Operation 632 'load' 'layer2_weights_V_7_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_50 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i11 %layer2_weights_V_7_load"   --->   Operation 633 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 634 [1/1] (3.88ns)   --->   "%mul_ln1192_3 = mul i40 %sext_ln1192_28, i40 %sext_ln1192_2"   --->   Operation 634 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39"   --->   Operation 635 'partselect' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 636 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_12, i8 0"   --->   Operation 636 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 637 [1/1] (1.23ns)   --->   "%add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln1192_3"   --->   Operation 637 'add' 'add_ln1192_6' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 638 [1/2] (0.79ns)   --->   "%layer2_weights_V_8_load = load i5 %layer2_weights_V_8_addr"   --->   Operation 638 'load' 'layer2_weights_V_8_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_50 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i7 %layer2_weights_V_8_load"   --->   Operation 639 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 640 [1/1] (3.88ns)   --->   "%mul_ln1118_3 = mul i39 %sext_ln1118_4, i39 %sext_ln1116_4"   --->   Operation 640 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39"   --->   Operation 641 'partselect' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 642 [1/2] (0.79ns)   --->   "%layer2_weights_V_9_load = load i5 %layer2_weights_V_9_addr"   --->   Operation 642 'load' 'layer2_weights_V_9_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_50 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i7 %layer2_weights_V_9_load"   --->   Operation 643 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 644 [1/1] (3.88ns)   --->   "%mul_ln1118_4 = mul i39 %sext_ln1118_5, i39 %sext_ln1116_5"   --->   Operation 644 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 645 [1/2] (0.79ns)   --->   "%layer2_weights_V_10_load = load i5 %layer2_weights_V_10_addr"   --->   Operation 645 'load' 'layer2_weights_V_10_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_50 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i7 %layer2_weights_V_10_load"   --->   Operation 646 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 647 [1/1] (3.88ns)   --->   "%mul_ln1118_5 = mul i39 %sext_ln1118_6, i39 %sext_ln1116_6"   --->   Operation 647 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 648 [1/1] (0.00ns)   --->   "%layer2_weights_V_11_addr = getelementptr i7 %layer2_weights_V_11, i64 0, i64 %j_1_cast"   --->   Operation 648 'getelementptr' 'layer2_weights_V_11_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 649 [2/2] (0.79ns)   --->   "%layer2_weights_V_11_load = load i5 %layer2_weights_V_11_addr"   --->   Operation 649 'load' 'layer2_weights_V_11_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_50 : Operation 650 [1/1] (0.00ns)   --->   "%layer2_weights_V_12_addr = getelementptr i7 %layer2_weights_V_12, i64 0, i64 %j_1_cast"   --->   Operation 650 'getelementptr' 'layer2_weights_V_12_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 651 [2/2] (0.79ns)   --->   "%layer2_weights_V_12_load = load i5 %layer2_weights_V_12_addr"   --->   Operation 651 'load' 'layer2_weights_V_12_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_50 : Operation 652 [1/1] (0.00ns)   --->   "%layer2_weights_V_13_addr = getelementptr i9 %layer2_weights_V_13, i64 0, i64 %j_1_cast"   --->   Operation 652 'getelementptr' 'layer2_weights_V_13_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 653 [2/2] (0.79ns)   --->   "%layer2_weights_V_13_load = load i5 %layer2_weights_V_13_addr"   --->   Operation 653 'load' 'layer2_weights_V_13_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_50 : Operation 654 [1/1] (0.00ns)   --->   "%layer2_weights_V_14_addr = getelementptr i10 %layer2_weights_V_14, i64 0, i64 %j_1_cast"   --->   Operation 654 'getelementptr' 'layer2_weights_V_14_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 655 [2/2] (0.79ns)   --->   "%layer2_weights_V_14_load = load i5 %layer2_weights_V_14_addr"   --->   Operation 655 'load' 'layer2_weights_V_14_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_50 : Operation 656 [1/1] (0.00ns)   --->   "%layer2_weights_V_15_addr = getelementptr i7 %layer2_weights_V_15, i64 0, i64 %j_1_cast"   --->   Operation 656 'getelementptr' 'layer2_weights_V_15_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 657 [2/2] (0.79ns)   --->   "%layer2_weights_V_15_load = load i5 %layer2_weights_V_15_addr"   --->   Operation 657 'load' 'layer2_weights_V_15_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 51 <SV = 42> <Delay = 7.13>
ST_51 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0"   --->   Operation 658 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i39 %mul_ln1118_3"   --->   Operation 659 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 660 [1/1] (1.23ns)   --->   "%add_ln1192_7 = add i40 %shl_ln728_7, i40 %sext_ln703_3"   --->   Operation 660 'add' 'add_ln1192_7' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39"   --->   Operation 661 'partselect' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_14, i8 0"   --->   Operation 662 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i39 %mul_ln1118_4"   --->   Operation 663 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 664 [1/1] (1.23ns)   --->   "%add_ln1192_8 = add i40 %shl_ln728_8, i40 %sext_ln703_4"   --->   Operation 664 'add' 'add_ln1192_8' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39"   --->   Operation 665 'partselect' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 666 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_15, i8 0"   --->   Operation 666 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i39 %mul_ln1118_5"   --->   Operation 667 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 668 [1/1] (1.23ns)   --->   "%add_ln1192_9 = add i40 %shl_ln728_9, i40 %sext_ln703_5"   --->   Operation 668 'add' 'add_ln1192_9' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 669 [1/2] (0.79ns)   --->   "%layer2_weights_V_11_load = load i5 %layer2_weights_V_11_addr"   --->   Operation 669 'load' 'layer2_weights_V_11_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_51 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i7 %layer2_weights_V_11_load"   --->   Operation 670 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 671 [1/1] (3.88ns)   --->   "%mul_ln1118_6 = mul i39 %sext_ln1118_7, i39 %sext_ln1116_7"   --->   Operation 671 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39"   --->   Operation 672 'partselect' 'tmp_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_16, i8 0"   --->   Operation 673 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i39 %mul_ln1118_6"   --->   Operation 674 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 675 [1/1] (1.23ns)   --->   "%add_ln1192_10 = add i40 %shl_ln728_s, i40 %sext_ln703_6"   --->   Operation 675 'add' 'add_ln1192_10' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 676 [1/2] (0.79ns)   --->   "%layer2_weights_V_12_load = load i5 %layer2_weights_V_12_addr"   --->   Operation 676 'load' 'layer2_weights_V_12_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_51 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i7 %layer2_weights_V_12_load"   --->   Operation 677 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 678 [1/1] (3.88ns)   --->   "%mul_ln1118_7 = mul i39 %sext_ln1118_8, i39 %sext_ln1116_8"   --->   Operation 678 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39"   --->   Operation 679 'partselect' 'tmp_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_17, i8 0"   --->   Operation 680 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i39 %mul_ln1118_7"   --->   Operation 681 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 682 [1/1] (1.23ns)   --->   "%add_ln1192_11 = add i40 %shl_ln728_10, i40 %sext_ln703_7"   --->   Operation 682 'add' 'add_ln1192_11' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 683 [1/2] (0.79ns)   --->   "%layer2_weights_V_13_load = load i5 %layer2_weights_V_13_addr"   --->   Operation 683 'load' 'layer2_weights_V_13_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_51 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i9 %layer2_weights_V_13_load"   --->   Operation 684 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 685 [1/1] (3.88ns)   --->   "%mul_ln1192_4 = mul i40 %sext_ln1192_29, i40 %sext_ln1192_3"   --->   Operation 685 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39"   --->   Operation 686 'partselect' 'tmp_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 687 [1/2] (0.79ns)   --->   "%layer2_weights_V_14_load = load i5 %layer2_weights_V_14_addr"   --->   Operation 687 'load' 'layer2_weights_V_14_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_51 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i10 %layer2_weights_V_14_load"   --->   Operation 688 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 689 [1/1] (3.88ns)   --->   "%mul_ln1192_5 = mul i40 %sext_ln1192_30, i40 %sext_ln1192_4"   --->   Operation 689 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 690 [1/2] (0.79ns)   --->   "%layer2_weights_V_15_load = load i5 %layer2_weights_V_15_addr"   --->   Operation 690 'load' 'layer2_weights_V_15_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_51 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i7 %layer2_weights_V_15_load"   --->   Operation 691 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 692 [1/1] (3.88ns)   --->   "%mul_ln1118_8 = mul i39 %sext_ln1118_9, i39 %sext_ln1116_9"   --->   Operation 692 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 693 [1/1] (0.00ns)   --->   "%layer2_weights_V_16_addr = getelementptr i8 %layer2_weights_V_16, i64 0, i64 %j_1_cast"   --->   Operation 693 'getelementptr' 'layer2_weights_V_16_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 694 [2/2] (0.79ns)   --->   "%layer2_weights_V_16_load = load i5 %layer2_weights_V_16_addr"   --->   Operation 694 'load' 'layer2_weights_V_16_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_51 : Operation 695 [1/1] (0.00ns)   --->   "%layer2_weights_V_17_addr = getelementptr i7 %layer2_weights_V_17, i64 0, i64 %j_1_cast"   --->   Operation 695 'getelementptr' 'layer2_weights_V_17_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 696 [2/2] (0.79ns)   --->   "%layer2_weights_V_17_load = load i5 %layer2_weights_V_17_addr"   --->   Operation 696 'load' 'layer2_weights_V_17_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_51 : Operation 697 [1/1] (0.00ns)   --->   "%layer2_weights_V_18_addr = getelementptr i10 %layer2_weights_V_18, i64 0, i64 %j_1_cast"   --->   Operation 697 'getelementptr' 'layer2_weights_V_18_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 698 [2/2] (0.79ns)   --->   "%layer2_weights_V_18_load = load i5 %layer2_weights_V_18_addr"   --->   Operation 698 'load' 'layer2_weights_V_18_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_51 : Operation 699 [1/1] (0.00ns)   --->   "%layer2_weights_V_19_addr = getelementptr i9 %layer2_weights_V_19, i64 0, i64 %j_1_cast"   --->   Operation 699 'getelementptr' 'layer2_weights_V_19_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 700 [2/2] (0.79ns)   --->   "%layer2_weights_V_19_load = load i5 %layer2_weights_V_19_addr"   --->   Operation 700 'load' 'layer2_weights_V_19_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_51 : Operation 701 [1/1] (0.00ns)   --->   "%layer2_weights_V_20_addr = getelementptr i7 %layer2_weights_V_20, i64 0, i64 %j_1_cast"   --->   Operation 701 'getelementptr' 'layer2_weights_V_20_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 702 [2/2] (0.79ns)   --->   "%layer2_weights_V_20_load = load i5 %layer2_weights_V_20_addr"   --->   Operation 702 'load' 'layer2_weights_V_20_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 52 <SV = 43> <Delay = 7.13>
ST_52 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0"   --->   Operation 703 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 704 [1/1] (1.23ns)   --->   "%add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln1192_4"   --->   Operation 704 'add' 'add_ln1192_12' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39"   --->   Operation 705 'partselect' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_19, i8 0"   --->   Operation 706 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 707 [1/1] (1.23ns)   --->   "%add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln1192_5"   --->   Operation 707 'add' 'add_ln1192_13' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39"   --->   Operation 708 'partselect' 'tmp_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_20, i8 0"   --->   Operation 709 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i39 %mul_ln1118_8"   --->   Operation 710 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 711 [1/1] (1.23ns)   --->   "%add_ln1192_14 = add i40 %shl_ln728_13, i40 %sext_ln703_8"   --->   Operation 711 'add' 'add_ln1192_14' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 712 [1/2] (0.79ns)   --->   "%layer2_weights_V_16_load = load i5 %layer2_weights_V_16_addr"   --->   Operation 712 'load' 'layer2_weights_V_16_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_52 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %layer2_weights_V_16_load"   --->   Operation 713 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 714 [1/1] (3.88ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_10"   --->   Operation 714 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39"   --->   Operation 715 'partselect' 'tmp_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0"   --->   Operation 716 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 717 [1/1] (1.23ns)   --->   "%add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln703_1"   --->   Operation 717 'add' 'add_ln1192_15' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 718 [1/2] (0.79ns)   --->   "%layer2_weights_V_17_load = load i5 %layer2_weights_V_17_addr"   --->   Operation 718 'load' 'layer2_weights_V_17_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_52 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i7 %layer2_weights_V_17_load"   --->   Operation 719 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 720 [1/1] (3.88ns)   --->   "%mul_ln1118_9 = mul i39 %sext_ln1118_11, i39 %sext_ln1116_11"   --->   Operation 720 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39"   --->   Operation 721 'partselect' 'tmp_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_22, i8 0"   --->   Operation 722 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i39 %mul_ln1118_9"   --->   Operation 723 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 724 [1/1] (1.23ns)   --->   "%add_ln1192_16 = add i40 %shl_ln728_15, i40 %sext_ln703_9"   --->   Operation 724 'add' 'add_ln1192_16' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 725 [1/2] (0.79ns)   --->   "%layer2_weights_V_18_load = load i5 %layer2_weights_V_18_addr"   --->   Operation 725 'load' 'layer2_weights_V_18_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_52 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i10 %layer2_weights_V_18_load"   --->   Operation 726 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 727 [1/1] (3.88ns)   --->   "%mul_ln1192_6 = mul i40 %sext_ln1192_31, i40 %sext_ln1192_5"   --->   Operation 727 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39"   --->   Operation 728 'partselect' 'tmp_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 729 [1/2] (0.79ns)   --->   "%layer2_weights_V_19_load = load i5 %layer2_weights_V_19_addr"   --->   Operation 729 'load' 'layer2_weights_V_19_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_52 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i9 %layer2_weights_V_19_load"   --->   Operation 730 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 731 [1/1] (3.88ns)   --->   "%mul_ln1192_7 = mul i40 %sext_ln1192_32, i40 %sext_ln1192_6"   --->   Operation 731 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 732 [1/2] (0.79ns)   --->   "%layer2_weights_V_20_load = load i5 %layer2_weights_V_20_addr"   --->   Operation 732 'load' 'layer2_weights_V_20_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_52 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i7 %layer2_weights_V_20_load"   --->   Operation 733 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 734 [1/1] (3.88ns)   --->   "%mul_ln1118_10 = mul i39 %sext_ln1118_12, i39 %sext_ln1116_12"   --->   Operation 734 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 735 [1/1] (0.00ns)   --->   "%layer2_weights_V_21_addr = getelementptr i7 %layer2_weights_V_21, i64 0, i64 %j_1_cast"   --->   Operation 735 'getelementptr' 'layer2_weights_V_21_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 736 [2/2] (0.79ns)   --->   "%layer2_weights_V_21_load = load i5 %layer2_weights_V_21_addr"   --->   Operation 736 'load' 'layer2_weights_V_21_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_52 : Operation 737 [1/1] (0.00ns)   --->   "%layer2_weights_V_22_addr = getelementptr i7 %layer2_weights_V_22, i64 0, i64 %j_1_cast"   --->   Operation 737 'getelementptr' 'layer2_weights_V_22_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 738 [2/2] (0.79ns)   --->   "%layer2_weights_V_22_load = load i5 %layer2_weights_V_22_addr"   --->   Operation 738 'load' 'layer2_weights_V_22_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_52 : Operation 739 [1/1] (0.00ns)   --->   "%layer2_weights_V_23_addr = getelementptr i7 %layer2_weights_V_23, i64 0, i64 %j_1_cast"   --->   Operation 739 'getelementptr' 'layer2_weights_V_23_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 740 [2/2] (0.79ns)   --->   "%layer2_weights_V_23_load = load i5 %layer2_weights_V_23_addr"   --->   Operation 740 'load' 'layer2_weights_V_23_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_52 : Operation 741 [1/1] (0.00ns)   --->   "%layer2_weights_V_24_addr = getelementptr i7 %layer2_weights_V_24, i64 0, i64 %j_1_cast"   --->   Operation 741 'getelementptr' 'layer2_weights_V_24_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 742 [2/2] (0.79ns)   --->   "%layer2_weights_V_24_load = load i5 %layer2_weights_V_24_addr"   --->   Operation 742 'load' 'layer2_weights_V_24_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_52 : Operation 743 [1/1] (0.00ns)   --->   "%layer2_weights_V_25_addr = getelementptr i9 %layer2_weights_V_25, i64 0, i64 %j_1_cast"   --->   Operation 743 'getelementptr' 'layer2_weights_V_25_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 744 [2/2] (0.79ns)   --->   "%layer2_weights_V_25_load = load i5 %layer2_weights_V_25_addr"   --->   Operation 744 'load' 'layer2_weights_V_25_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>

State 53 <SV = 44> <Delay = 7.13>
ST_53 : Operation 745 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_23, i8 0"   --->   Operation 745 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 746 [1/1] (1.23ns)   --->   "%add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln1192_6"   --->   Operation 746 'add' 'add_ln1192_17' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39"   --->   Operation 747 'partselect' 'tmp_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0"   --->   Operation 748 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 749 [1/1] (1.23ns)   --->   "%add_ln1192_18 = add i40 %shl_ln728_17, i40 %mul_ln1192_7"   --->   Operation 749 'add' 'add_ln1192_18' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39"   --->   Operation 750 'partselect' 'tmp_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0"   --->   Operation 751 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i39 %mul_ln1118_10"   --->   Operation 752 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 753 [1/1] (1.23ns)   --->   "%add_ln1192_19 = add i40 %shl_ln728_18, i40 %sext_ln703_10"   --->   Operation 753 'add' 'add_ln1192_19' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 754 [1/2] (0.79ns)   --->   "%layer2_weights_V_21_load = load i5 %layer2_weights_V_21_addr"   --->   Operation 754 'load' 'layer2_weights_V_21_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i7 %layer2_weights_V_21_load"   --->   Operation 755 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 756 [1/1] (3.88ns)   --->   "%mul_ln1118_11 = mul i39 %sext_ln1118_13, i39 %sext_ln1116_13"   --->   Operation 756 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39"   --->   Operation 757 'partselect' 'tmp_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 758 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0"   --->   Operation 758 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i39 %mul_ln1118_11"   --->   Operation 759 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 760 [1/1] (1.23ns)   --->   "%add_ln1192_20 = add i40 %shl_ln728_19, i40 %sext_ln703_11"   --->   Operation 760 'add' 'add_ln1192_20' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 761 [1/2] (0.79ns)   --->   "%layer2_weights_V_22_load = load i5 %layer2_weights_V_22_addr"   --->   Operation 761 'load' 'layer2_weights_V_22_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i7 %layer2_weights_V_22_load"   --->   Operation 762 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 763 [1/1] (3.88ns)   --->   "%mul_ln1118_12 = mul i39 %sext_ln1118_14, i39 %sext_ln1116_14"   --->   Operation 763 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39"   --->   Operation 764 'partselect' 'tmp_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 765 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i39 %mul_ln1118_12"   --->   Operation 766 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 767 [1/1] (1.23ns)   --->   "%add_ln1192_21 = add i40 %shl_ln728_20, i40 %sext_ln703_12"   --->   Operation 767 'add' 'add_ln1192_21' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 768 [1/2] (0.79ns)   --->   "%layer2_weights_V_23_load = load i5 %layer2_weights_V_23_addr"   --->   Operation 768 'load' 'layer2_weights_V_23_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i7 %layer2_weights_V_23_load"   --->   Operation 769 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 770 [1/1] (3.88ns)   --->   "%mul_ln1118_13 = mul i39 %sext_ln1118_15, i39 %sext_ln1116_15"   --->   Operation 770 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39"   --->   Operation 771 'partselect' 'tmp_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 772 [1/2] (0.79ns)   --->   "%layer2_weights_V_24_load = load i5 %layer2_weights_V_24_addr"   --->   Operation 772 'load' 'layer2_weights_V_24_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i7 %layer2_weights_V_24_load"   --->   Operation 773 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 774 [1/1] (3.88ns)   --->   "%mul_ln1118_14 = mul i39 %sext_ln1118_16, i39 %sext_ln1116_16"   --->   Operation 774 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 775 [1/2] (0.79ns)   --->   "%layer2_weights_V_25_load = load i5 %layer2_weights_V_25_addr"   --->   Operation 775 'load' 'layer2_weights_V_25_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_53 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i9 %layer2_weights_V_25_load"   --->   Operation 776 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 777 [1/1] (3.88ns)   --->   "%mul_ln1192_8 = mul i40 %sext_ln1192_33, i40 %sext_ln1192_7"   --->   Operation 777 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 778 [1/1] (0.00ns)   --->   "%layer2_weights_V_26_addr = getelementptr i7 %layer2_weights_V_26, i64 0, i64 %j_1_cast"   --->   Operation 778 'getelementptr' 'layer2_weights_V_26_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 779 [2/2] (0.79ns)   --->   "%layer2_weights_V_26_load = load i5 %layer2_weights_V_26_addr"   --->   Operation 779 'load' 'layer2_weights_V_26_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 780 [1/1] (0.00ns)   --->   "%layer2_weights_V_27_addr = getelementptr i7 %layer2_weights_V_27, i64 0, i64 %j_1_cast"   --->   Operation 780 'getelementptr' 'layer2_weights_V_27_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 781 [2/2] (0.79ns)   --->   "%layer2_weights_V_27_load = load i5 %layer2_weights_V_27_addr"   --->   Operation 781 'load' 'layer2_weights_V_27_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 782 [1/1] (0.00ns)   --->   "%layer2_weights_V_28_addr = getelementptr i9 %layer2_weights_V_28, i64 0, i64 %j_1_cast"   --->   Operation 782 'getelementptr' 'layer2_weights_V_28_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 783 [2/2] (0.79ns)   --->   "%layer2_weights_V_28_load = load i5 %layer2_weights_V_28_addr"   --->   Operation 783 'load' 'layer2_weights_V_28_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_53 : Operation 784 [1/1] (0.00ns)   --->   "%layer2_weights_V_29_addr = getelementptr i7 %layer2_weights_V_29, i64 0, i64 %j_1_cast"   --->   Operation 784 'getelementptr' 'layer2_weights_V_29_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 785 [2/2] (0.79ns)   --->   "%layer2_weights_V_29_load = load i5 %layer2_weights_V_29_addr"   --->   Operation 785 'load' 'layer2_weights_V_29_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_53 : Operation 786 [1/1] (0.00ns)   --->   "%layer2_weights_V_30_addr = getelementptr i7 %layer2_weights_V_30, i64 0, i64 %j_1_cast"   --->   Operation 786 'getelementptr' 'layer2_weights_V_30_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 787 [2/2] (0.79ns)   --->   "%layer2_weights_V_30_load = load i5 %layer2_weights_V_30_addr"   --->   Operation 787 'load' 'layer2_weights_V_30_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 54 <SV = 45> <Delay = 7.13>
ST_54 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0"   --->   Operation 788 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i39 %mul_ln1118_13"   --->   Operation 789 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 790 [1/1] (1.23ns)   --->   "%add_ln1192_22 = add i40 %shl_ln728_21, i40 %sext_ln703_13"   --->   Operation 790 'add' 'add_ln1192_22' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39"   --->   Operation 791 'partselect' 'tmp_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0"   --->   Operation 792 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i39 %mul_ln1118_14"   --->   Operation 793 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 794 [1/1] (1.23ns)   --->   "%add_ln1192_23 = add i40 %shl_ln728_22, i40 %sext_ln703_14"   --->   Operation 794 'add' 'add_ln1192_23' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39"   --->   Operation 795 'partselect' 'tmp_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 796 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 796 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 797 [1/1] (1.23ns)   --->   "%add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln1192_8"   --->   Operation 797 'add' 'add_ln1192_24' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 798 [1/2] (0.79ns)   --->   "%layer2_weights_V_26_load = load i5 %layer2_weights_V_26_addr"   --->   Operation 798 'load' 'layer2_weights_V_26_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_54 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i7 %layer2_weights_V_26_load"   --->   Operation 799 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 800 [1/1] (3.88ns)   --->   "%mul_ln1118_15 = mul i39 %sext_ln1118_17, i39 %sext_ln1116_17"   --->   Operation 800 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39"   --->   Operation 801 'partselect' 'tmp_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0"   --->   Operation 802 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i39 %mul_ln1118_15"   --->   Operation 803 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 804 [1/1] (1.23ns)   --->   "%add_ln1192_25 = add i40 %shl_ln728_24, i40 %sext_ln703_15"   --->   Operation 804 'add' 'add_ln1192_25' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 805 [1/2] (0.79ns)   --->   "%layer2_weights_V_27_load = load i5 %layer2_weights_V_27_addr"   --->   Operation 805 'load' 'layer2_weights_V_27_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_54 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i7 %layer2_weights_V_27_load"   --->   Operation 806 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 807 [1/1] (3.88ns)   --->   "%mul_ln1118_16 = mul i39 %sext_ln1118_18, i39 %sext_ln1116_18"   --->   Operation 807 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39"   --->   Operation 808 'partselect' 'tmp_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0"   --->   Operation 809 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i39 %mul_ln1118_16"   --->   Operation 810 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 811 [1/1] (1.23ns)   --->   "%add_ln1192_26 = add i40 %shl_ln728_25, i40 %sext_ln703_16"   --->   Operation 811 'add' 'add_ln1192_26' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 812 [1/2] (0.79ns)   --->   "%layer2_weights_V_28_load = load i5 %layer2_weights_V_28_addr"   --->   Operation 812 'load' 'layer2_weights_V_28_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_54 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i9 %layer2_weights_V_28_load"   --->   Operation 813 'sext' 'sext_ln1192_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 814 [1/1] (3.88ns)   --->   "%mul_ln1192_9 = mul i40 %sext_ln1192_34, i40 %sext_ln1192_8"   --->   Operation 814 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39"   --->   Operation 815 'partselect' 'tmp_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 816 [1/2] (0.79ns)   --->   "%layer2_weights_V_29_load = load i5 %layer2_weights_V_29_addr"   --->   Operation 816 'load' 'layer2_weights_V_29_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_54 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i7 %layer2_weights_V_29_load"   --->   Operation 817 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 818 [1/1] (3.88ns)   --->   "%mul_ln1118_17 = mul i39 %sext_ln1118_19, i39 %sext_ln1116_19"   --->   Operation 818 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 819 [1/2] (0.79ns)   --->   "%layer2_weights_V_30_load = load i5 %layer2_weights_V_30_addr"   --->   Operation 819 'load' 'layer2_weights_V_30_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_54 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i7 %layer2_weights_V_30_load"   --->   Operation 820 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 821 [1/1] (3.88ns)   --->   "%mul_ln1118_18 = mul i39 %sext_ln1118_20, i39 %sext_ln1116_20"   --->   Operation 821 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 822 [1/1] (0.00ns)   --->   "%layer2_weights_V_31_addr = getelementptr i9 %layer2_weights_V_31, i64 0, i64 %j_1_cast"   --->   Operation 822 'getelementptr' 'layer2_weights_V_31_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 823 [2/2] (0.79ns)   --->   "%layer2_weights_V_31_load = load i5 %layer2_weights_V_31_addr"   --->   Operation 823 'load' 'layer2_weights_V_31_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_54 : Operation 824 [1/1] (0.00ns)   --->   "%layer2_weights_V_32_addr = getelementptr i9 %layer2_weights_V_32, i64 0, i64 %j_1_cast"   --->   Operation 824 'getelementptr' 'layer2_weights_V_32_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 825 [2/2] (0.79ns)   --->   "%layer2_weights_V_32_load = load i5 %layer2_weights_V_32_addr"   --->   Operation 825 'load' 'layer2_weights_V_32_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_54 : Operation 826 [1/1] (0.00ns)   --->   "%layer2_weights_V_33_addr = getelementptr i10 %layer2_weights_V_33, i64 0, i64 %j_1_cast"   --->   Operation 826 'getelementptr' 'layer2_weights_V_33_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 827 [2/2] (0.79ns)   --->   "%layer2_weights_V_33_load = load i5 %layer2_weights_V_33_addr"   --->   Operation 827 'load' 'layer2_weights_V_33_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_54 : Operation 828 [1/1] (0.00ns)   --->   "%layer2_weights_V_34_addr = getelementptr i9 %layer2_weights_V_34, i64 0, i64 %j_1_cast"   --->   Operation 828 'getelementptr' 'layer2_weights_V_34_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 829 [2/2] (0.79ns)   --->   "%layer2_weights_V_34_load = load i5 %layer2_weights_V_34_addr"   --->   Operation 829 'load' 'layer2_weights_V_34_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_54 : Operation 830 [1/1] (0.00ns)   --->   "%layer2_weights_V_35_addr = getelementptr i7 %layer2_weights_V_35, i64 0, i64 %j_1_cast"   --->   Operation 830 'getelementptr' 'layer2_weights_V_35_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 831 [2/2] (0.79ns)   --->   "%layer2_weights_V_35_load = load i5 %layer2_weights_V_35_addr"   --->   Operation 831 'load' 'layer2_weights_V_35_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 55 <SV = 46> <Delay = 7.13>
ST_55 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0"   --->   Operation 832 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 833 [1/1] (1.23ns)   --->   "%add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln1192_9"   --->   Operation 833 'add' 'add_ln1192_27' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39"   --->   Operation 834 'partselect' 'tmp_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0"   --->   Operation 835 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i39 %mul_ln1118_17"   --->   Operation 836 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 837 [1/1] (1.23ns)   --->   "%add_ln1192_28 = add i40 %shl_ln728_27, i40 %sext_ln703_17"   --->   Operation 837 'add' 'add_ln1192_28' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39"   --->   Operation 838 'partselect' 'tmp_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0"   --->   Operation 839 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i39 %mul_ln1118_18"   --->   Operation 840 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 841 [1/1] (1.23ns)   --->   "%add_ln1192_29 = add i40 %shl_ln728_28, i40 %sext_ln703_18"   --->   Operation 841 'add' 'add_ln1192_29' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 842 [1/2] (0.79ns)   --->   "%layer2_weights_V_31_load = load i5 %layer2_weights_V_31_addr"   --->   Operation 842 'load' 'layer2_weights_V_31_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_55 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i9 %layer2_weights_V_31_load"   --->   Operation 843 'sext' 'sext_ln1192_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 844 [1/1] (3.88ns)   --->   "%mul_ln1192_10 = mul i40 %sext_ln1192_35, i40 %sext_ln1192_9"   --->   Operation 844 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39"   --->   Operation 845 'partselect' 'tmp_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0"   --->   Operation 846 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 847 [1/1] (1.23ns)   --->   "%add_ln1192_30 = add i40 %shl_ln728_29, i40 %mul_ln1192_10"   --->   Operation 847 'add' 'add_ln1192_30' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 848 [1/2] (0.79ns)   --->   "%layer2_weights_V_32_load = load i5 %layer2_weights_V_32_addr"   --->   Operation 848 'load' 'layer2_weights_V_32_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_55 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i9 %layer2_weights_V_32_load"   --->   Operation 849 'sext' 'sext_ln1192_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 850 [1/1] (3.88ns)   --->   "%mul_ln1192_11 = mul i40 %sext_ln1192_36, i40 %sext_ln1192_10"   --->   Operation 850 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39"   --->   Operation 851 'partselect' 'tmp_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0"   --->   Operation 852 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 853 [1/1] (1.23ns)   --->   "%add_ln1192_31 = add i40 %shl_ln728_30, i40 %mul_ln1192_11"   --->   Operation 853 'add' 'add_ln1192_31' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 854 [1/2] (0.79ns)   --->   "%layer2_weights_V_33_load = load i5 %layer2_weights_V_33_addr"   --->   Operation 854 'load' 'layer2_weights_V_33_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_55 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i10 %layer2_weights_V_33_load"   --->   Operation 855 'sext' 'sext_ln1192_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 856 [1/1] (3.88ns)   --->   "%mul_ln1192_12 = mul i40 %sext_ln1192_37, i40 %sext_ln1192_11"   --->   Operation 856 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_31, i32 8, i32 39"   --->   Operation 857 'partselect' 'tmp_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 858 [1/2] (0.79ns)   --->   "%layer2_weights_V_34_load = load i5 %layer2_weights_V_34_addr"   --->   Operation 858 'load' 'layer2_weights_V_34_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_55 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i9 %layer2_weights_V_34_load"   --->   Operation 859 'sext' 'sext_ln1192_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 860 [1/1] (3.88ns)   --->   "%mul_ln1192_13 = mul i40 %sext_ln1192_38, i40 %sext_ln1192_12"   --->   Operation 860 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 861 [1/2] (0.79ns)   --->   "%layer2_weights_V_35_load = load i5 %layer2_weights_V_35_addr"   --->   Operation 861 'load' 'layer2_weights_V_35_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_55 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i7 %layer2_weights_V_35_load"   --->   Operation 862 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 863 [1/1] (3.88ns)   --->   "%mul_ln1118_19 = mul i39 %sext_ln1118_21, i39 %sext_ln1116_21"   --->   Operation 863 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 864 [1/1] (0.00ns)   --->   "%layer2_weights_V_36_addr = getelementptr i11 %layer2_weights_V_36, i64 0, i64 %j_1_cast"   --->   Operation 864 'getelementptr' 'layer2_weights_V_36_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 865 [2/2] (0.79ns)   --->   "%layer2_weights_V_36_load = load i5 %layer2_weights_V_36_addr"   --->   Operation 865 'load' 'layer2_weights_V_36_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_55 : Operation 866 [1/1] (0.00ns)   --->   "%layer2_weights_V_37_addr = getelementptr i9 %layer2_weights_V_37, i64 0, i64 %j_1_cast"   --->   Operation 866 'getelementptr' 'layer2_weights_V_37_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 867 [2/2] (0.79ns)   --->   "%layer2_weights_V_37_load = load i5 %layer2_weights_V_37_addr"   --->   Operation 867 'load' 'layer2_weights_V_37_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_55 : Operation 868 [1/1] (0.00ns)   --->   "%layer2_weights_V_38_addr = getelementptr i7 %layer2_weights_V_38, i64 0, i64 %j_1_cast"   --->   Operation 868 'getelementptr' 'layer2_weights_V_38_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 869 [2/2] (0.79ns)   --->   "%layer2_weights_V_38_load = load i5 %layer2_weights_V_38_addr"   --->   Operation 869 'load' 'layer2_weights_V_38_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_55 : Operation 870 [1/1] (0.00ns)   --->   "%layer2_weights_V_39_addr = getelementptr i8 %layer2_weights_V_39, i64 0, i64 %j_1_cast"   --->   Operation 870 'getelementptr' 'layer2_weights_V_39_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 871 [2/2] (0.79ns)   --->   "%layer2_weights_V_39_load = load i5 %layer2_weights_V_39_addr"   --->   Operation 871 'load' 'layer2_weights_V_39_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_55 : Operation 872 [1/1] (0.00ns)   --->   "%layer2_weights_V_40_addr = getelementptr i10 %layer2_weights_V_40, i64 0, i64 %j_1_cast"   --->   Operation 872 'getelementptr' 'layer2_weights_V_40_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 873 [2/2] (0.79ns)   --->   "%layer2_weights_V_40_load = load i5 %layer2_weights_V_40_addr"   --->   Operation 873 'load' 'layer2_weights_V_40_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>

State 56 <SV = 47> <Delay = 7.13>
ST_56 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0"   --->   Operation 874 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 875 [1/1] (1.23ns)   --->   "%add_ln1192_32 = add i40 %shl_ln728_31, i40 %mul_ln1192_12"   --->   Operation 875 'add' 'add_ln1192_32' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_32, i32 8, i32 39"   --->   Operation 876 'partselect' 'tmp_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 877 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0"   --->   Operation 877 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 878 [1/1] (1.23ns)   --->   "%add_ln1192_33 = add i40 %shl_ln728_32, i40 %mul_ln1192_13"   --->   Operation 878 'add' 'add_ln1192_33' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39"   --->   Operation 879 'partselect' 'tmp_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0"   --->   Operation 880 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i39 %mul_ln1118_19"   --->   Operation 881 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 882 [1/1] (1.23ns)   --->   "%add_ln1192_34 = add i40 %shl_ln728_33, i40 %sext_ln703_19"   --->   Operation 882 'add' 'add_ln1192_34' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 883 [1/2] (0.79ns)   --->   "%layer2_weights_V_36_load = load i5 %layer2_weights_V_36_addr"   --->   Operation 883 'load' 'layer2_weights_V_36_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_56 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i11 %layer2_weights_V_36_load"   --->   Operation 884 'sext' 'sext_ln1192_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 885 [1/1] (3.88ns)   --->   "%mul_ln1192_14 = mul i40 %sext_ln1192_39, i40 %sext_ln1192_13"   --->   Operation 885 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39"   --->   Operation 886 'partselect' 'tmp_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0"   --->   Operation 887 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 888 [1/1] (1.23ns)   --->   "%add_ln1192_35 = add i40 %shl_ln728_34, i40 %mul_ln1192_14"   --->   Operation 888 'add' 'add_ln1192_35' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 889 [1/2] (0.79ns)   --->   "%layer2_weights_V_37_load = load i5 %layer2_weights_V_37_addr"   --->   Operation 889 'load' 'layer2_weights_V_37_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_56 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i9 %layer2_weights_V_37_load"   --->   Operation 890 'sext' 'sext_ln1192_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 891 [1/1] (3.88ns)   --->   "%mul_ln1192_15 = mul i40 %sext_ln1192_40, i40 %sext_ln1192_14"   --->   Operation 891 'mul' 'mul_ln1192_15' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39"   --->   Operation 892 'partselect' 'tmp_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0"   --->   Operation 893 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 894 [1/1] (1.23ns)   --->   "%add_ln1192_36 = add i40 %shl_ln728_35, i40 %mul_ln1192_15"   --->   Operation 894 'add' 'add_ln1192_36' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 895 [1/2] (0.79ns)   --->   "%layer2_weights_V_38_load = load i5 %layer2_weights_V_38_addr"   --->   Operation 895 'load' 'layer2_weights_V_38_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_56 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i7 %layer2_weights_V_38_load"   --->   Operation 896 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 897 [1/1] (3.88ns)   --->   "%mul_ln1118_20 = mul i39 %sext_ln1118_22, i39 %sext_ln1116_22"   --->   Operation 897 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39"   --->   Operation 898 'partselect' 'tmp_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 899 [1/2] (0.79ns)   --->   "%layer2_weights_V_39_load = load i5 %layer2_weights_V_39_addr"   --->   Operation 899 'load' 'layer2_weights_V_39_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_56 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i8 %layer2_weights_V_39_load"   --->   Operation 900 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 901 [1/1] (3.88ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_23"   --->   Operation 901 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 902 [1/2] (0.79ns)   --->   "%layer2_weights_V_40_load = load i5 %layer2_weights_V_40_addr"   --->   Operation 902 'load' 'layer2_weights_V_40_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_56 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i10 %layer2_weights_V_40_load"   --->   Operation 903 'sext' 'sext_ln1192_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 904 [1/1] (3.88ns)   --->   "%mul_ln1192_16 = mul i40 %sext_ln1192_41, i40 %sext_ln1192_15"   --->   Operation 904 'mul' 'mul_ln1192_16' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 905 [1/1] (0.00ns)   --->   "%layer2_weights_V_41_addr = getelementptr i7 %layer2_weights_V_41, i64 0, i64 %j_1_cast"   --->   Operation 905 'getelementptr' 'layer2_weights_V_41_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 906 [2/2] (0.79ns)   --->   "%layer2_weights_V_41_load = load i5 %layer2_weights_V_41_addr"   --->   Operation 906 'load' 'layer2_weights_V_41_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_56 : Operation 907 [1/1] (0.00ns)   --->   "%layer2_weights_V_42_addr = getelementptr i9 %layer2_weights_V_42, i64 0, i64 %j_1_cast"   --->   Operation 907 'getelementptr' 'layer2_weights_V_42_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 908 [2/2] (0.79ns)   --->   "%layer2_weights_V_42_load = load i5 %layer2_weights_V_42_addr"   --->   Operation 908 'load' 'layer2_weights_V_42_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_56 : Operation 909 [1/1] (0.00ns)   --->   "%layer2_weights_V_43_addr = getelementptr i7 %layer2_weights_V_43, i64 0, i64 %j_1_cast"   --->   Operation 909 'getelementptr' 'layer2_weights_V_43_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 910 [2/2] (0.79ns)   --->   "%layer2_weights_V_43_load = load i5 %layer2_weights_V_43_addr"   --->   Operation 910 'load' 'layer2_weights_V_43_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_56 : Operation 911 [1/1] (0.00ns)   --->   "%layer2_weights_V_44_addr = getelementptr i9 %layer2_weights_V_44, i64 0, i64 %j_1_cast"   --->   Operation 911 'getelementptr' 'layer2_weights_V_44_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 912 [2/2] (0.79ns)   --->   "%layer2_weights_V_44_load = load i5 %layer2_weights_V_44_addr"   --->   Operation 912 'load' 'layer2_weights_V_44_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_56 : Operation 913 [1/1] (0.00ns)   --->   "%layer2_weights_V_45_addr = getelementptr i9 %layer2_weights_V_45, i64 0, i64 %j_1_cast"   --->   Operation 913 'getelementptr' 'layer2_weights_V_45_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 914 [2/2] (0.79ns)   --->   "%layer2_weights_V_45_load = load i5 %layer2_weights_V_45_addr"   --->   Operation 914 'load' 'layer2_weights_V_45_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>

State 57 <SV = 48> <Delay = 7.13>
ST_57 : Operation 915 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0"   --->   Operation 915 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i39 %mul_ln1118_20"   --->   Operation 916 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 917 [1/1] (1.23ns)   --->   "%add_ln1192_37 = add i40 %shl_ln728_36, i40 %sext_ln703_20"   --->   Operation 917 'add' 'add_ln1192_37' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39"   --->   Operation 918 'partselect' 'tmp_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0"   --->   Operation 919 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 920 [1/1] (1.23ns)   --->   "%add_ln1192_38 = add i40 %shl_ln728_37, i40 %mul_ln703_2"   --->   Operation 920 'add' 'add_ln1192_38' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39"   --->   Operation 921 'partselect' 'tmp_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 922 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 922 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 923 [1/1] (1.23ns)   --->   "%add_ln1192_39 = add i40 %shl_ln728_38, i40 %mul_ln1192_16"   --->   Operation 923 'add' 'add_ln1192_39' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 924 [1/2] (0.79ns)   --->   "%layer2_weights_V_41_load = load i5 %layer2_weights_V_41_addr"   --->   Operation 924 'load' 'layer2_weights_V_41_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_57 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i7 %layer2_weights_V_41_load"   --->   Operation 925 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 926 [1/1] (3.88ns)   --->   "%mul_ln1118_21 = mul i39 %sext_ln1118_24, i39 %sext_ln1116_24"   --->   Operation 926 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39"   --->   Operation 927 'partselect' 'tmp_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0"   --->   Operation 928 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i39 %mul_ln1118_21"   --->   Operation 929 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 930 [1/1] (1.23ns)   --->   "%add_ln1192_40 = add i40 %shl_ln728_39, i40 %sext_ln703_21"   --->   Operation 930 'add' 'add_ln1192_40' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 931 [1/2] (0.79ns)   --->   "%layer2_weights_V_42_load = load i5 %layer2_weights_V_42_addr"   --->   Operation 931 'load' 'layer2_weights_V_42_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_57 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i9 %layer2_weights_V_42_load"   --->   Operation 932 'sext' 'sext_ln1192_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 933 [1/1] (3.88ns)   --->   "%mul_ln1192_17 = mul i40 %sext_ln1192_42, i40 %sext_ln1192_16"   --->   Operation 933 'mul' 'mul_ln1192_17' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39"   --->   Operation 934 'partselect' 'tmp_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 935 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0"   --->   Operation 935 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 936 [1/1] (1.23ns)   --->   "%add_ln1192_41 = add i40 %shl_ln728_40, i40 %mul_ln1192_17"   --->   Operation 936 'add' 'add_ln1192_41' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 937 [1/2] (0.79ns)   --->   "%layer2_weights_V_43_load = load i5 %layer2_weights_V_43_addr"   --->   Operation 937 'load' 'layer2_weights_V_43_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_57 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i7 %layer2_weights_V_43_load"   --->   Operation 938 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 939 [1/1] (3.88ns)   --->   "%mul_ln1118_22 = mul i39 %sext_ln1118_25, i39 %sext_ln1116_25"   --->   Operation 939 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39"   --->   Operation 940 'partselect' 'tmp_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 941 [1/2] (0.79ns)   --->   "%layer2_weights_V_44_load = load i5 %layer2_weights_V_44_addr"   --->   Operation 941 'load' 'layer2_weights_V_44_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_57 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i9 %layer2_weights_V_44_load"   --->   Operation 942 'sext' 'sext_ln1192_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 943 [1/1] (3.88ns)   --->   "%mul_ln1192_18 = mul i40 %sext_ln1192_43, i40 %sext_ln1192_17"   --->   Operation 943 'mul' 'mul_ln1192_18' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 944 [1/2] (0.79ns)   --->   "%layer2_weights_V_45_load = load i5 %layer2_weights_V_45_addr"   --->   Operation 944 'load' 'layer2_weights_V_45_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_57 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i9 %layer2_weights_V_45_load"   --->   Operation 945 'sext' 'sext_ln1192_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 946 [1/1] (3.88ns)   --->   "%mul_ln1192_19 = mul i40 %sext_ln1192_44, i40 %sext_ln1192_18"   --->   Operation 946 'mul' 'mul_ln1192_19' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 947 [1/1] (0.00ns)   --->   "%layer2_weights_V_46_addr = getelementptr i7 %layer2_weights_V_46, i64 0, i64 %j_1_cast"   --->   Operation 947 'getelementptr' 'layer2_weights_V_46_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 948 [2/2] (0.79ns)   --->   "%layer2_weights_V_46_load = load i5 %layer2_weights_V_46_addr"   --->   Operation 948 'load' 'layer2_weights_V_46_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_57 : Operation 949 [1/1] (0.00ns)   --->   "%layer2_weights_V_47_addr = getelementptr i9 %layer2_weights_V_47, i64 0, i64 %j_1_cast"   --->   Operation 949 'getelementptr' 'layer2_weights_V_47_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 950 [2/2] (0.79ns)   --->   "%layer2_weights_V_47_load = load i5 %layer2_weights_V_47_addr"   --->   Operation 950 'load' 'layer2_weights_V_47_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_57 : Operation 951 [1/1] (0.00ns)   --->   "%layer2_weights_V_48_addr = getelementptr i7 %layer2_weights_V_48, i64 0, i64 %j_1_cast"   --->   Operation 951 'getelementptr' 'layer2_weights_V_48_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 952 [2/2] (0.79ns)   --->   "%layer2_weights_V_48_load = load i5 %layer2_weights_V_48_addr"   --->   Operation 952 'load' 'layer2_weights_V_48_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_57 : Operation 953 [1/1] (0.00ns)   --->   "%layer2_weights_V_49_addr = getelementptr i7 %layer2_weights_V_49, i64 0, i64 %j_1_cast"   --->   Operation 953 'getelementptr' 'layer2_weights_V_49_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 954 [2/2] (0.79ns)   --->   "%layer2_weights_V_49_load = load i5 %layer2_weights_V_49_addr"   --->   Operation 954 'load' 'layer2_weights_V_49_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_57 : Operation 955 [1/1] (0.00ns)   --->   "%layer2_weights_V_50_addr = getelementptr i9 %layer2_weights_V_50, i64 0, i64 %j_1_cast"   --->   Operation 955 'getelementptr' 'layer2_weights_V_50_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 956 [2/2] (0.79ns)   --->   "%layer2_weights_V_50_load = load i5 %layer2_weights_V_50_addr"   --->   Operation 956 'load' 'layer2_weights_V_50_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>

State 58 <SV = 49> <Delay = 7.13>
ST_58 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 957 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i39 %mul_ln1118_22"   --->   Operation 958 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 959 [1/1] (1.23ns)   --->   "%add_ln1192_42 = add i40 %shl_ln728_41, i40 %sext_ln703_22"   --->   Operation 959 'add' 'add_ln1192_42' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39"   --->   Operation 960 'partselect' 'tmp_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0"   --->   Operation 961 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 962 [1/1] (1.23ns)   --->   "%add_ln1192_43 = add i40 %shl_ln728_42, i40 %mul_ln1192_18"   --->   Operation 962 'add' 'add_ln1192_43' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39"   --->   Operation 963 'partselect' 'tmp_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 964 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0"   --->   Operation 964 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 965 [1/1] (1.23ns)   --->   "%add_ln1192_44 = add i40 %shl_ln728_43, i40 %mul_ln1192_19"   --->   Operation 965 'add' 'add_ln1192_44' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 966 [1/2] (0.79ns)   --->   "%layer2_weights_V_46_load = load i5 %layer2_weights_V_46_addr"   --->   Operation 966 'load' 'layer2_weights_V_46_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i7 %layer2_weights_V_46_load"   --->   Operation 967 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 968 [1/1] (3.88ns)   --->   "%mul_ln1118_23 = mul i39 %sext_ln1118_26, i39 %sext_ln1116_26"   --->   Operation 968 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39"   --->   Operation 969 'partselect' 'tmp_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 970 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 970 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i39 %mul_ln1118_23"   --->   Operation 971 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 972 [1/1] (1.23ns)   --->   "%add_ln1192_45 = add i40 %shl_ln728_44, i40 %sext_ln703_23"   --->   Operation 972 'add' 'add_ln1192_45' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 973 [1/2] (0.79ns)   --->   "%layer2_weights_V_47_load = load i5 %layer2_weights_V_47_addr"   --->   Operation 973 'load' 'layer2_weights_V_47_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_58 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i9 %layer2_weights_V_47_load"   --->   Operation 974 'sext' 'sext_ln1192_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 975 [1/1] (3.88ns)   --->   "%mul_ln1192_20 = mul i40 %sext_ln1192_45, i40 %sext_ln1192_19"   --->   Operation 975 'mul' 'mul_ln1192_20' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39"   --->   Operation 976 'partselect' 'tmp_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 977 [1/1] (0.00ns)   --->   "%shl_ln728_45 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0"   --->   Operation 977 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 978 [1/1] (1.23ns)   --->   "%add_ln1192_46 = add i40 %shl_ln728_45, i40 %mul_ln1192_20"   --->   Operation 978 'add' 'add_ln1192_46' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 979 [1/2] (0.79ns)   --->   "%layer2_weights_V_48_load = load i5 %layer2_weights_V_48_addr"   --->   Operation 979 'load' 'layer2_weights_V_48_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i7 %layer2_weights_V_48_load"   --->   Operation 980 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 981 [1/1] (3.88ns)   --->   "%mul_ln1118_24 = mul i39 %sext_ln1118_27, i39 %sext_ln1116_27"   --->   Operation 981 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39"   --->   Operation 982 'partselect' 'tmp_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 983 [1/2] (0.79ns)   --->   "%layer2_weights_V_49_load = load i5 %layer2_weights_V_49_addr"   --->   Operation 983 'load' 'layer2_weights_V_49_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i7 %layer2_weights_V_49_load"   --->   Operation 984 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 985 [1/1] (3.88ns)   --->   "%mul_ln1118_25 = mul i39 %sext_ln1118_28, i39 %sext_ln1116_28"   --->   Operation 985 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 986 [1/2] (0.79ns)   --->   "%layer2_weights_V_50_load = load i5 %layer2_weights_V_50_addr"   --->   Operation 986 'load' 'layer2_weights_V_50_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_58 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i9 %layer2_weights_V_50_load"   --->   Operation 987 'sext' 'sext_ln1192_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 988 [1/1] (3.88ns)   --->   "%mul_ln1192_21 = mul i40 %sext_ln1192_46, i40 %sext_ln1192_20"   --->   Operation 988 'mul' 'mul_ln1192_21' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 989 [1/1] (0.00ns)   --->   "%layer2_weights_V_51_addr = getelementptr i7 %layer2_weights_V_51, i64 0, i64 %j_1_cast"   --->   Operation 989 'getelementptr' 'layer2_weights_V_51_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 990 [2/2] (0.79ns)   --->   "%layer2_weights_V_51_load = load i5 %layer2_weights_V_51_addr"   --->   Operation 990 'load' 'layer2_weights_V_51_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 991 [1/1] (0.00ns)   --->   "%layer2_weights_V_52_addr = getelementptr i7 %layer2_weights_V_52, i64 0, i64 %j_1_cast"   --->   Operation 991 'getelementptr' 'layer2_weights_V_52_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 992 [2/2] (0.79ns)   --->   "%layer2_weights_V_52_load = load i5 %layer2_weights_V_52_addr"   --->   Operation 992 'load' 'layer2_weights_V_52_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 993 [1/1] (0.00ns)   --->   "%layer2_weights_V_53_addr = getelementptr i7 %layer2_weights_V_53, i64 0, i64 %j_1_cast"   --->   Operation 993 'getelementptr' 'layer2_weights_V_53_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 994 [2/2] (0.79ns)   --->   "%layer2_weights_V_53_load = load i5 %layer2_weights_V_53_addr"   --->   Operation 994 'load' 'layer2_weights_V_53_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 995 [1/1] (0.00ns)   --->   "%layer2_weights_V_54_addr = getelementptr i7 %layer2_weights_V_54, i64 0, i64 %j_1_cast"   --->   Operation 995 'getelementptr' 'layer2_weights_V_54_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 996 [2/2] (0.79ns)   --->   "%layer2_weights_V_54_load = load i5 %layer2_weights_V_54_addr"   --->   Operation 996 'load' 'layer2_weights_V_54_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_58 : Operation 997 [1/1] (0.00ns)   --->   "%layer2_weights_V_55_addr = getelementptr i7 %layer2_weights_V_55, i64 0, i64 %j_1_cast"   --->   Operation 997 'getelementptr' 'layer2_weights_V_55_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 998 [2/2] (0.79ns)   --->   "%layer2_weights_V_55_load = load i5 %layer2_weights_V_55_addr"   --->   Operation 998 'load' 'layer2_weights_V_55_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 59 <SV = 50> <Delay = 7.13>
ST_59 : Operation 999 [1/1] (0.00ns)   --->   "%shl_ln728_46 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0"   --->   Operation 999 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i39 %mul_ln1118_24"   --->   Operation 1000 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1001 [1/1] (1.23ns)   --->   "%add_ln1192_47 = add i40 %shl_ln728_46, i40 %sext_ln703_24"   --->   Operation 1001 'add' 'add_ln1192_47' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39"   --->   Operation 1002 'partselect' 'tmp_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1003 [1/1] (0.00ns)   --->   "%shl_ln728_47 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 1003 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i39 %mul_ln1118_25"   --->   Operation 1004 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1005 [1/1] (1.23ns)   --->   "%add_ln1192_48 = add i40 %shl_ln728_47, i40 %sext_ln703_25"   --->   Operation 1005 'add' 'add_ln1192_48' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_48, i32 8, i32 39"   --->   Operation 1006 'partselect' 'tmp_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln728_48 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1008 [1/1] (1.23ns)   --->   "%add_ln1192_49 = add i40 %shl_ln728_48, i40 %mul_ln1192_21"   --->   Operation 1008 'add' 'add_ln1192_49' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1009 [1/2] (0.79ns)   --->   "%layer2_weights_V_51_load = load i5 %layer2_weights_V_51_addr"   --->   Operation 1009 'load' 'layer2_weights_V_51_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i7 %layer2_weights_V_51_load"   --->   Operation 1010 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1011 [1/1] (3.88ns)   --->   "%mul_ln1118_26 = mul i39 %sext_ln1118_29, i39 %sext_ln1116_29"   --->   Operation 1011 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_49, i32 8, i32 39"   --->   Operation 1012 'partselect' 'tmp_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln728_49 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i39 %mul_ln1118_26"   --->   Operation 1014 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1015 [1/1] (1.23ns)   --->   "%add_ln1192_50 = add i40 %shl_ln728_49, i40 %sext_ln703_26"   --->   Operation 1015 'add' 'add_ln1192_50' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1016 [1/2] (0.79ns)   --->   "%layer2_weights_V_52_load = load i5 %layer2_weights_V_52_addr"   --->   Operation 1016 'load' 'layer2_weights_V_52_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i7 %layer2_weights_V_52_load"   --->   Operation 1017 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1018 [1/1] (3.88ns)   --->   "%mul_ln1118_27 = mul i39 %sext_ln1118_30, i39 %sext_ln1116_30"   --->   Operation 1018 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_50, i32 8, i32 39"   --->   Operation 1019 'partselect' 'tmp_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln728_50 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0"   --->   Operation 1020 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i39 %mul_ln1118_27"   --->   Operation 1021 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1022 [1/1] (1.23ns)   --->   "%add_ln1192_51 = add i40 %shl_ln728_50, i40 %sext_ln703_27"   --->   Operation 1022 'add' 'add_ln1192_51' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1023 [1/2] (0.79ns)   --->   "%layer2_weights_V_53_load = load i5 %layer2_weights_V_53_addr"   --->   Operation 1023 'load' 'layer2_weights_V_53_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i7 %layer2_weights_V_53_load"   --->   Operation 1024 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1025 [1/1] (3.88ns)   --->   "%mul_ln1118_28 = mul i39 %sext_ln1118_31, i39 %sext_ln1116_31"   --->   Operation 1025 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_51, i32 8, i32 39"   --->   Operation 1026 'partselect' 'tmp_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1027 [1/2] (0.79ns)   --->   "%layer2_weights_V_54_load = load i5 %layer2_weights_V_54_addr"   --->   Operation 1027 'load' 'layer2_weights_V_54_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i7 %layer2_weights_V_54_load"   --->   Operation 1028 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1029 [1/1] (3.88ns)   --->   "%mul_ln1118_29 = mul i39 %sext_ln1118_32, i39 %sext_ln1116_32"   --->   Operation 1029 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1030 [1/2] (0.79ns)   --->   "%layer2_weights_V_55_load = load i5 %layer2_weights_V_55_addr"   --->   Operation 1030 'load' 'layer2_weights_V_55_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i7 %layer2_weights_V_55_load"   --->   Operation 1031 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1032 [1/1] (3.88ns)   --->   "%mul_ln1118_30 = mul i39 %sext_ln1118_33, i39 %sext_ln1116_33"   --->   Operation 1032 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1033 [1/1] (0.00ns)   --->   "%layer2_weights_V_56_addr = getelementptr i7 %layer2_weights_V_56, i64 0, i64 %j_1_cast"   --->   Operation 1033 'getelementptr' 'layer2_weights_V_56_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1034 [2/2] (0.79ns)   --->   "%layer2_weights_V_56_load = load i5 %layer2_weights_V_56_addr"   --->   Operation 1034 'load' 'layer2_weights_V_56_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1035 [1/1] (0.00ns)   --->   "%layer2_weights_V_57_addr = getelementptr i9 %layer2_weights_V_57, i64 0, i64 %j_1_cast"   --->   Operation 1035 'getelementptr' 'layer2_weights_V_57_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1036 [2/2] (0.79ns)   --->   "%layer2_weights_V_57_load = load i5 %layer2_weights_V_57_addr"   --->   Operation 1036 'load' 'layer2_weights_V_57_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_59 : Operation 1037 [1/1] (0.00ns)   --->   "%layer2_weights_V_58_addr = getelementptr i10 %layer2_weights_V_58, i64 0, i64 %j_1_cast"   --->   Operation 1037 'getelementptr' 'layer2_weights_V_58_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1038 [2/2] (0.79ns)   --->   "%layer2_weights_V_58_load = load i5 %layer2_weights_V_58_addr"   --->   Operation 1038 'load' 'layer2_weights_V_58_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_59 : Operation 1039 [1/1] (0.00ns)   --->   "%layer2_weights_V_59_addr = getelementptr i7 %layer2_weights_V_59, i64 0, i64 %j_1_cast"   --->   Operation 1039 'getelementptr' 'layer2_weights_V_59_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1040 [2/2] (0.79ns)   --->   "%layer2_weights_V_59_load = load i5 %layer2_weights_V_59_addr"   --->   Operation 1040 'load' 'layer2_weights_V_59_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_59 : Operation 1041 [1/1] (0.00ns)   --->   "%layer2_weights_V_60_addr = getelementptr i7 %layer2_weights_V_60, i64 0, i64 %j_1_cast"   --->   Operation 1041 'getelementptr' 'layer2_weights_V_60_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1042 [2/2] (0.79ns)   --->   "%layer2_weights_V_60_load = load i5 %layer2_weights_V_60_addr"   --->   Operation 1042 'load' 'layer2_weights_V_60_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>

State 60 <SV = 51> <Delay = 7.13>
ST_60 : Operation 1043 [1/1] (0.00ns)   --->   "%shl_ln728_51 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0"   --->   Operation 1043 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i39 %mul_ln1118_28"   --->   Operation 1044 'sext' 'sext_ln703_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1045 [1/1] (1.23ns)   --->   "%add_ln1192_52 = add i40 %shl_ln728_51, i40 %sext_ln703_28"   --->   Operation 1045 'add' 'add_ln1192_52' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_52, i32 8, i32 39"   --->   Operation 1046 'partselect' 'tmp_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1047 [1/1] (0.00ns)   --->   "%shl_ln728_52 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0"   --->   Operation 1047 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i39 %mul_ln1118_29"   --->   Operation 1048 'sext' 'sext_ln703_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1049 [1/1] (1.23ns)   --->   "%add_ln1192_53 = add i40 %shl_ln728_52, i40 %sext_ln703_29"   --->   Operation 1049 'add' 'add_ln1192_53' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_53, i32 8, i32 39"   --->   Operation 1050 'partselect' 'tmp_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1051 [1/1] (0.00ns)   --->   "%shl_ln728_53 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0"   --->   Operation 1051 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i39 %mul_ln1118_30"   --->   Operation 1052 'sext' 'sext_ln703_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1053 [1/1] (1.23ns)   --->   "%add_ln1192_54 = add i40 %shl_ln728_53, i40 %sext_ln703_30"   --->   Operation 1053 'add' 'add_ln1192_54' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1054 [1/2] (0.79ns)   --->   "%layer2_weights_V_56_load = load i5 %layer2_weights_V_56_addr"   --->   Operation 1054 'load' 'layer2_weights_V_56_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_60 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i7 %layer2_weights_V_56_load"   --->   Operation 1055 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1056 [1/1] (3.88ns)   --->   "%mul_ln1118_31 = mul i39 %sext_ln1118_34, i39 %sext_ln1116_34"   --->   Operation 1056 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_54, i32 8, i32 39"   --->   Operation 1057 'partselect' 'tmp_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln728_54 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0"   --->   Operation 1058 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln703_31 = sext i39 %mul_ln1118_31"   --->   Operation 1059 'sext' 'sext_ln703_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1060 [1/1] (1.23ns)   --->   "%add_ln1192_55 = add i40 %shl_ln728_54, i40 %sext_ln703_31"   --->   Operation 1060 'add' 'add_ln1192_55' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1061 [1/2] (0.79ns)   --->   "%layer2_weights_V_57_load = load i5 %layer2_weights_V_57_addr"   --->   Operation 1061 'load' 'layer2_weights_V_57_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_60 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i9 %layer2_weights_V_57_load"   --->   Operation 1062 'sext' 'sext_ln1192_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1063 [1/1] (3.88ns)   --->   "%mul_ln1192_22 = mul i40 %sext_ln1192_47, i40 %sext_ln1192_21"   --->   Operation 1063 'mul' 'mul_ln1192_22' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_55, i32 8, i32 39"   --->   Operation 1064 'partselect' 'tmp_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln728_55 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0"   --->   Operation 1065 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1066 [1/1] (1.23ns)   --->   "%add_ln1192_56 = add i40 %shl_ln728_55, i40 %mul_ln1192_22"   --->   Operation 1066 'add' 'add_ln1192_56' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1067 [1/2] (0.79ns)   --->   "%layer2_weights_V_58_load = load i5 %layer2_weights_V_58_addr"   --->   Operation 1067 'load' 'layer2_weights_V_58_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_60 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i10 %layer2_weights_V_58_load"   --->   Operation 1068 'sext' 'sext_ln1192_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1069 [1/1] (3.88ns)   --->   "%mul_ln1192_23 = mul i40 %sext_ln1192_48, i40 %sext_ln1192_22"   --->   Operation 1069 'mul' 'mul_ln1192_23' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_56, i32 8, i32 39"   --->   Operation 1070 'partselect' 'tmp_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1071 [1/2] (0.79ns)   --->   "%layer2_weights_V_59_load = load i5 %layer2_weights_V_59_addr"   --->   Operation 1071 'load' 'layer2_weights_V_59_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_60 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i7 %layer2_weights_V_59_load"   --->   Operation 1072 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1073 [1/1] (3.88ns)   --->   "%mul_ln1118_32 = mul i39 %sext_ln1118_35, i39 %sext_ln1116_35"   --->   Operation 1073 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1074 [1/2] (0.79ns)   --->   "%layer2_weights_V_60_load = load i5 %layer2_weights_V_60_addr"   --->   Operation 1074 'load' 'layer2_weights_V_60_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_60 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i7 %layer2_weights_V_60_load"   --->   Operation 1075 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1076 [1/1] (3.88ns)   --->   "%mul_ln1118_33 = mul i39 %sext_ln1118_36, i39 %sext_ln1116_36"   --->   Operation 1076 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1077 [1/1] (0.00ns)   --->   "%layer2_weights_V_61_addr = getelementptr i7 %layer2_weights_V_61, i64 0, i64 %j_1_cast"   --->   Operation 1077 'getelementptr' 'layer2_weights_V_61_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1078 [2/2] (0.79ns)   --->   "%layer2_weights_V_61_load = load i5 %layer2_weights_V_61_addr"   --->   Operation 1078 'load' 'layer2_weights_V_61_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_60 : Operation 1079 [1/1] (0.00ns)   --->   "%layer2_weights_V_62_addr = getelementptr i10 %layer2_weights_V_62, i64 0, i64 %j_1_cast"   --->   Operation 1079 'getelementptr' 'layer2_weights_V_62_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1080 [2/2] (0.79ns)   --->   "%layer2_weights_V_62_load = load i5 %layer2_weights_V_62_addr"   --->   Operation 1080 'load' 'layer2_weights_V_62_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>

State 61 <SV = 52> <Delay = 7.13>
ST_61 : Operation 1081 [1/1] (0.00ns)   --->   "%shl_ln728_56 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0"   --->   Operation 1081 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1082 [1/1] (1.23ns)   --->   "%add_ln1192_57 = add i40 %shl_ln728_56, i40 %mul_ln1192_23"   --->   Operation 1082 'add' 'add_ln1192_57' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_57, i32 8, i32 39"   --->   Operation 1083 'partselect' 'tmp_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1084 [1/1] (0.00ns)   --->   "%shl_ln728_57 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0"   --->   Operation 1084 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln703_32 = sext i39 %mul_ln1118_32"   --->   Operation 1085 'sext' 'sext_ln703_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1086 [1/1] (1.23ns)   --->   "%add_ln1192_58 = add i40 %shl_ln728_57, i40 %sext_ln703_32"   --->   Operation 1086 'add' 'add_ln1192_58' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_58, i32 8, i32 39"   --->   Operation 1087 'partselect' 'tmp_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1088 [1/1] (0.00ns)   --->   "%shl_ln728_58 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0"   --->   Operation 1088 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln703_33 = sext i39 %mul_ln1118_33"   --->   Operation 1089 'sext' 'sext_ln703_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1090 [1/1] (1.23ns)   --->   "%add_ln1192_59 = add i40 %shl_ln728_58, i40 %sext_ln703_33"   --->   Operation 1090 'add' 'add_ln1192_59' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1091 [1/2] (0.79ns)   --->   "%layer2_weights_V_61_load = load i5 %layer2_weights_V_61_addr"   --->   Operation 1091 'load' 'layer2_weights_V_61_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_61 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i7 %layer2_weights_V_61_load"   --->   Operation 1092 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1093 [1/1] (3.88ns)   --->   "%mul_ln1118_34 = mul i39 %sext_ln1118_37, i39 %sext_ln1116_37"   --->   Operation 1093 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_59, i32 8, i32 39"   --->   Operation 1094 'partselect' 'tmp_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln728_59 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln703_34 = sext i39 %mul_ln1118_34"   --->   Operation 1096 'sext' 'sext_ln703_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1097 [1/1] (1.23ns)   --->   "%add_ln1192_60 = add i40 %shl_ln728_59, i40 %sext_ln703_34"   --->   Operation 1097 'add' 'add_ln1192_60' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1098 [1/2] (0.79ns)   --->   "%layer2_weights_V_62_load = load i5 %layer2_weights_V_62_addr"   --->   Operation 1098 'load' 'layer2_weights_V_62_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 32> <ROM>
ST_61 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i10 %layer2_weights_V_62_load"   --->   Operation 1099 'sext' 'sext_ln1192_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1100 [1/1] (3.88ns)   --->   "%mul_ln1192_24 = mul i40 %sext_ln1192_49, i40 %sext_ln1192_23"   --->   Operation 1100 'mul' 'mul_ln1192_24' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_60, i32 8, i32 39"   --->   Operation 1101 'partselect' 'tmp_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1102 [1/1] (0.00ns)   --->   "%shl_ln728_60 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0"   --->   Operation 1102 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1103 [1/1] (1.23ns)   --->   "%add_ln1192_61 = add i40 %shl_ln728_60, i40 %mul_ln1192_24"   --->   Operation 1103 'add' 'add_ln1192_61' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1104 [1/1] (0.00ns)   --->   "%layer2_weights_V_63_addr = getelementptr i7 %layer2_weights_V_63, i64 0, i64 %j_1_cast"   --->   Operation 1104 'getelementptr' 'layer2_weights_V_63_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1105 [2/2] (0.79ns)   --->   "%layer2_weights_V_63_load = load i5 %layer2_weights_V_63_addr"   --->   Operation 1105 'load' 'layer2_weights_V_63_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_61 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_61, i32 8, i32 39"   --->   Operation 1106 'partselect' 'tmp_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 62 <SV = 53> <Delay = 7.25>
ST_62 : Operation 1107 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [nn_15x15/nn.cpp:26]   --->   Operation 1107 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1108 [1/2] (0.79ns)   --->   "%layer2_weights_V_63_load = load i5 %layer2_weights_V_63_addr"   --->   Operation 1108 'load' 'layer2_weights_V_63_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_62 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i7 %layer2_weights_V_63_load"   --->   Operation 1109 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1110 [1/1] (3.88ns)   --->   "%mul_ln1118_35 = mul i39 %sext_ln1118_38, i39 %temp_output_V_0_load_63_cast"   --->   Operation 1110 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln26)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1111 [1/1] (0.00ns)   --->   "%shl_ln728_61 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0"   --->   Operation 1111 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln703_35 = sext i39 %mul_ln1118_35"   --->   Operation 1112 'sext' 'sext_ln703_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1113 [1/1] (1.23ns)   --->   "%add_ln1192_62 = add i40 %shl_ln728_61, i40 %sext_ln703_35"   --->   Operation 1113 'add' 'add_ln1192_62' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_62, i32 8, i32 39"   --->   Operation 1114 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1115 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr = getelementptr i32 %temp_output2_V_0, i64 0, i64 %j_1_cast" [nn_15x15/nn.cpp:31]   --->   Operation 1115 'getelementptr' 'temp_output2_V_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1116 [1/1] (1.35ns)   --->   "%store_ln31 = store i32 %trunc_ln708_s, i5 %temp_output2_V_0_addr" [nn_15x15/nn.cpp:31]   --->   Operation 1116 'store' 'store_ln31' <Predicate = (!icmp_ln26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit"   --->   Operation 1117 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 63 <SV = 40> <Delay = 0.48>
ST_63 : Operation 1118 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit"   --->   Operation 1118 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 64 <SV = 41> <Delay = 1.35>
ST_64 : Operation 1119 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln78, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread, i6 0, void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader" [nn_15x15/nn.cpp:78]   --->   Operation 1119 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1120 [1/1] (0.88ns)   --->   "%add_ln78 = add i6 %i_2, i6 1" [nn_15x15/nn.cpp:78]   --->   Operation 1120 'add' 'add_ln78' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1122 [1/1] (0.87ns)   --->   "%icmp_ln78 = icmp_eq  i6 %i_2, i6 32" [nn_15x15/nn.cpp:78]   --->   Operation 1122 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1123 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 1123 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1124 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split47, void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader" [nn_15x15/nn.cpp:78]   --->   Operation 1124 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1125 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [nn_15x15/nn.cpp:78]   --->   Operation 1125 'zext' 'i_2_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_64 : Operation 1126 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_1 = getelementptr i32 %temp_output2_V_0, i64 0, i64 %i_2_cast"   --->   Operation 1126 'getelementptr' 'temp_output2_V_0_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_64 : Operation 1127 [2/2] (1.35ns)   --->   "%p_Val2_4 = load i5 %temp_output2_V_0_addr_1"   --->   Operation 1127 'load' 'p_Val2_4' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_64 : Operation 1128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit"   --->   Operation 1128 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 65 <SV = 42> <Delay = 7.27>
ST_65 : Operation 1129 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [nn_15x15/nn.cpp:78]   --->   Operation 1129 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1130 [1/2] (1.35ns)   --->   "%p_Val2_4 = load i5 %temp_output2_V_0_addr_1"   --->   Operation 1130 'load' 'p_Val2_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 1131 [1/1] (1.11ns)   --->   "%icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0"   --->   Operation 1131 'icmp' 'icmp_ln885_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1132 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_1, void %_ifconv36, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread"   --->   Operation 1132 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1133 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31"   --->   Operation 1133 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1134 [1/1] (1.20ns)   --->   "%tmp_V_2 = sub i32 0, i32 %p_Val2_4"   --->   Operation 1134 'sub' 'tmp_V_2' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1135 [1/1] (0.52ns)   --->   "%tmp_V_7 = select i1 %p_Result_18, i32 %tmp_V_2, i32 %p_Val2_4"   --->   Operation 1135 'select' 'tmp_V_7' <Predicate = (!icmp_ln885_1)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_7, i32 31, i32 0"   --->   Operation 1136 'partselect' 'p_Result_19' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1137 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_19, i1 1"   --->   Operation 1137 'cttz' 'l_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1138 [1/1] (1.20ns)   --->   "%sub_ln894_1 = sub i32 32, i32 %l_1"   --->   Operation 1138 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1139 [1/1] (1.20ns)   --->   "%lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243"   --->   Operation 1139 'add' 'lsb_index_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 1140 'partselect' 'tmp_124' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1141 [1/1] (1.09ns)   --->   "%icmp_ln896_1 = icmp_sgt  i31 %tmp_124, i31 0"   --->   Operation 1141 'icmp' 'icmp_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1"   --->   Operation 1142 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1143 [1/1] (0.88ns)   --->   "%sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1"   --->   Operation 1143 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%zext_ln897_1 = zext i6 %sub_ln897_1"   --->   Operation 1144 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1"   --->   Operation 1145 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%shl_ln899_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 1146 'shl' 'shl_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1"   --->   Operation 1147 'or' 'or_ln899' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%and_ln899_2 = and i32 %tmp_V_7, i32 %or_ln899"   --->   Operation 1148 'and' 'and_ln899_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1149 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0"   --->   Operation 1149 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 1150 'bitselect' 'tmp_125' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%xor_ln899_1 = xor i1 %tmp_125, i1 1"   --->   Operation 1151 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1152 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_7, i32 %lsb_index_1"   --->   Operation 1152 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_65 : Operation 1153 [1/1] (1.11ns)   --->   "%icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 1153 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_20"   --->   Operation 1154 'select' 'select_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1155 [1/1] (1.20ns)   --->   "%add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242"   --->   Operation 1155 'add' 'add_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%and_ln899_3 = and i1 %p_Result_20, i1 %xor_ln899_1"   --->   Operation 1156 'and' 'and_ln899_3' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1157 [1/1] (1.20ns)   --->   "%sub_ln909_1 = sub i32 54, i32 %sub_ln894_1"   --->   Operation 1157 'sub' 'sub_ln909_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1158 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3"   --->   Operation 1158 'select' 'select_ln908_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_1"   --->   Operation 1159 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 66 <SV = 43> <Delay = 6.60>
ST_66 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln907_1 = zext i32 %tmp_V_7"   --->   Operation 1160 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln908_1 = zext i32 %add_ln908_1"   --->   Operation 1161 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_66 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1"   --->   Operation 1162 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln909_1 = zext i32 %sub_ln909_1"   --->   Operation 1163 'zext' 'zext_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_66 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1"   --->   Operation 1164 'shl' 'shl_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%m_5 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1"   --->   Operation 1165 'select' 'm_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln911_1 = zext i1 %select_ln908_2"   --->   Operation 1166 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1167 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_6 = add i64 %m_5, i64 %zext_ln911_1"   --->   Operation 1167 'add' 'm_6' <Predicate = (!icmp_ln885_1)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1168 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_6, i32 1, i32 63"   --->   Operation 1168 'partselect' 'm' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %m"   --->   Operation 1169 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1170 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_6, i32 54"   --->   Operation 1170 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1171 [1/1] (0.45ns)   --->   "%select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 1171 'select' 'select_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1"   --->   Operation 1172 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_66 : Operation 1173 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1"   --->   Operation 1173 'add' 'add_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_66 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_18, i11 %add_ln915_1"   --->   Operation 1174 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1175 [1/1] (0.00ns)   --->   "%p_Result_21 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_2, i32 52, i32 63"   --->   Operation 1175 'partset' 'p_Result_21' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1176 [1/1] (0.00ns)   --->   "%bitcast_ln734_1 = bitcast i64 %p_Result_21"   --->   Operation 1176 'bitcast' 'bitcast_ln734_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_6, i32 1, i32 52"   --->   Operation 1177 'partselect' 'trunc_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1178 [1/1] (0.85ns)   --->   "%icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047"   --->   Operation 1178 'icmp' 'icmp_ln1506_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1179 [1/1] (1.34ns)   --->   "%icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0"   --->   Operation 1179 'icmp' 'icmp_ln1506_3' <Predicate = (!icmp_ln885_1)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1180 [2/2] (3.61ns)   --->   "%tmp_4 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 1180 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 44> <Delay = 5.29>
ST_67 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_1)   --->   "%or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2"   --->   Operation 1181 'or' 'or_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1182 [1/2] (3.61ns)   --->   "%tmp_4 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 1182 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1183 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_4"   --->   Operation 1183 'and' 'and_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1184 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread, void" [nn_15x15/nn.cpp:79]   --->   Operation 1184 'br' 'br_ln79' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1185 [1/1] (1.35ns)   --->   "%store_ln80 = store i32 0, i5 %temp_output2_V_0_addr_1" [nn_15x15/nn.cpp:80]   --->   Operation 1185 'store' 'store_ln80' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread" [nn_15x15/nn.cpp:80]   --->   Operation 1186 'br' 'br_ln80' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.00>

State 68 <SV = 42> <Delay = 1.35>
ST_68 : Operation 1187 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_2 = getelementptr i32 %temp_output2_V_0, i64 0, i64 0"   --->   Operation 1187 'getelementptr' 'temp_output2_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1188 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load = load i5 %temp_output2_V_0_addr_2"   --->   Operation 1188 'load' 'temp_output2_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 1189 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_3 = getelementptr i32 %temp_output2_V_0, i64 0, i64 1"   --->   Operation 1189 'getelementptr' 'temp_output2_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1190 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_1 = load i5 %temp_output2_V_0_addr_3"   --->   Operation 1190 'load' 'temp_output2_V_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 69 <SV = 43> <Delay = 1.35>
ST_69 : Operation 1191 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load = load i5 %temp_output2_V_0_addr_2"   --->   Operation 1191 'load' 'temp_output2_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 1192 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_1 = load i5 %temp_output2_V_0_addr_3"   --->   Operation 1192 'load' 'temp_output2_V_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 1193 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_4 = getelementptr i32 %temp_output2_V_0, i64 0, i64 2"   --->   Operation 1193 'getelementptr' 'temp_output2_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1194 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_2 = load i5 %temp_output2_V_0_addr_4"   --->   Operation 1194 'load' 'temp_output2_V_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 1195 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_5 = getelementptr i32 %temp_output2_V_0, i64 0, i64 3"   --->   Operation 1195 'getelementptr' 'temp_output2_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1196 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_3 = load i5 %temp_output2_V_0_addr_5"   --->   Operation 1196 'load' 'temp_output2_V_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 70 <SV = 44> <Delay = 1.35>
ST_70 : Operation 1197 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_2 = load i5 %temp_output2_V_0_addr_4"   --->   Operation 1197 'load' 'temp_output2_V_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1198 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_3 = load i5 %temp_output2_V_0_addr_5"   --->   Operation 1198 'load' 'temp_output2_V_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1199 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_6 = getelementptr i32 %temp_output2_V_0, i64 0, i64 4"   --->   Operation 1199 'getelementptr' 'temp_output2_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1200 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_4 = load i5 %temp_output2_V_0_addr_6"   --->   Operation 1200 'load' 'temp_output2_V_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1201 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_7 = getelementptr i32 %temp_output2_V_0, i64 0, i64 5"   --->   Operation 1201 'getelementptr' 'temp_output2_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1202 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_5 = load i5 %temp_output2_V_0_addr_7"   --->   Operation 1202 'load' 'temp_output2_V_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 71 <SV = 45> <Delay = 1.35>
ST_71 : Operation 1203 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_4 = load i5 %temp_output2_V_0_addr_6"   --->   Operation 1203 'load' 'temp_output2_V_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 1204 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_5 = load i5 %temp_output2_V_0_addr_7"   --->   Operation 1204 'load' 'temp_output2_V_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 1205 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_8 = getelementptr i32 %temp_output2_V_0, i64 0, i64 6"   --->   Operation 1205 'getelementptr' 'temp_output2_V_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1206 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_6 = load i5 %temp_output2_V_0_addr_8"   --->   Operation 1206 'load' 'temp_output2_V_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 1207 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_9 = getelementptr i32 %temp_output2_V_0, i64 0, i64 7"   --->   Operation 1207 'getelementptr' 'temp_output2_V_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1208 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_7 = load i5 %temp_output2_V_0_addr_9"   --->   Operation 1208 'load' 'temp_output2_V_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 72 <SV = 46> <Delay = 1.35>
ST_72 : Operation 1209 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_6 = load i5 %temp_output2_V_0_addr_8"   --->   Operation 1209 'load' 'temp_output2_V_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 1210 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_7 = load i5 %temp_output2_V_0_addr_9"   --->   Operation 1210 'load' 'temp_output2_V_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 1211 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_10 = getelementptr i32 %temp_output2_V_0, i64 0, i64 8"   --->   Operation 1211 'getelementptr' 'temp_output2_V_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1212 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_8 = load i5 %temp_output2_V_0_addr_10"   --->   Operation 1212 'load' 'temp_output2_V_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 1213 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_11 = getelementptr i32 %temp_output2_V_0, i64 0, i64 9"   --->   Operation 1213 'getelementptr' 'temp_output2_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1214 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_9 = load i5 %temp_output2_V_0_addr_11"   --->   Operation 1214 'load' 'temp_output2_V_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 73 <SV = 47> <Delay = 1.35>
ST_73 : Operation 1215 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_8 = load i5 %temp_output2_V_0_addr_10"   --->   Operation 1215 'load' 'temp_output2_V_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_73 : Operation 1216 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_9 = load i5 %temp_output2_V_0_addr_11"   --->   Operation 1216 'load' 'temp_output2_V_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_73 : Operation 1217 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_12 = getelementptr i32 %temp_output2_V_0, i64 0, i64 10"   --->   Operation 1217 'getelementptr' 'temp_output2_V_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1218 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_10 = load i5 %temp_output2_V_0_addr_12"   --->   Operation 1218 'load' 'temp_output2_V_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_73 : Operation 1219 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_13 = getelementptr i32 %temp_output2_V_0, i64 0, i64 11"   --->   Operation 1219 'getelementptr' 'temp_output2_V_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1220 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_11 = load i5 %temp_output2_V_0_addr_13"   --->   Operation 1220 'load' 'temp_output2_V_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 74 <SV = 48> <Delay = 1.35>
ST_74 : Operation 1221 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_10 = load i5 %temp_output2_V_0_addr_12"   --->   Operation 1221 'load' 'temp_output2_V_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1222 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_11 = load i5 %temp_output2_V_0_addr_13"   --->   Operation 1222 'load' 'temp_output2_V_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1223 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_14 = getelementptr i32 %temp_output2_V_0, i64 0, i64 12"   --->   Operation 1223 'getelementptr' 'temp_output2_V_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1224 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_12 = load i5 %temp_output2_V_0_addr_14"   --->   Operation 1224 'load' 'temp_output2_V_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1225 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_15 = getelementptr i32 %temp_output2_V_0, i64 0, i64 13"   --->   Operation 1225 'getelementptr' 'temp_output2_V_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1226 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_13 = load i5 %temp_output2_V_0_addr_15"   --->   Operation 1226 'load' 'temp_output2_V_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 75 <SV = 49> <Delay = 1.35>
ST_75 : Operation 1227 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_12 = load i5 %temp_output2_V_0_addr_14"   --->   Operation 1227 'load' 'temp_output2_V_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 1228 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_13 = load i5 %temp_output2_V_0_addr_15"   --->   Operation 1228 'load' 'temp_output2_V_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 1229 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_16 = getelementptr i32 %temp_output2_V_0, i64 0, i64 14"   --->   Operation 1229 'getelementptr' 'temp_output2_V_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1230 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_14 = load i5 %temp_output2_V_0_addr_16"   --->   Operation 1230 'load' 'temp_output2_V_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 1231 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_17 = getelementptr i32 %temp_output2_V_0, i64 0, i64 15"   --->   Operation 1231 'getelementptr' 'temp_output2_V_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1232 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_15 = load i5 %temp_output2_V_0_addr_17"   --->   Operation 1232 'load' 'temp_output2_V_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 76 <SV = 50> <Delay = 1.35>
ST_76 : Operation 1233 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_14 = load i5 %temp_output2_V_0_addr_16"   --->   Operation 1233 'load' 'temp_output2_V_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 1234 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_15 = load i5 %temp_output2_V_0_addr_17"   --->   Operation 1234 'load' 'temp_output2_V_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 1235 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_18 = getelementptr i32 %temp_output2_V_0, i64 0, i64 16"   --->   Operation 1235 'getelementptr' 'temp_output2_V_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1236 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_16 = load i5 %temp_output2_V_0_addr_18"   --->   Operation 1236 'load' 'temp_output2_V_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 1237 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_19 = getelementptr i32 %temp_output2_V_0, i64 0, i64 17"   --->   Operation 1237 'getelementptr' 'temp_output2_V_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1238 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_17 = load i5 %temp_output2_V_0_addr_19"   --->   Operation 1238 'load' 'temp_output2_V_0_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 77 <SV = 51> <Delay = 1.35>
ST_77 : Operation 1239 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_16 = load i5 %temp_output2_V_0_addr_18"   --->   Operation 1239 'load' 'temp_output2_V_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 1240 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_17 = load i5 %temp_output2_V_0_addr_19"   --->   Operation 1240 'load' 'temp_output2_V_0_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 1241 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_20 = getelementptr i32 %temp_output2_V_0, i64 0, i64 18"   --->   Operation 1241 'getelementptr' 'temp_output2_V_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1242 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_18 = load i5 %temp_output2_V_0_addr_20"   --->   Operation 1242 'load' 'temp_output2_V_0_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_77 : Operation 1243 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_21 = getelementptr i32 %temp_output2_V_0, i64 0, i64 19"   --->   Operation 1243 'getelementptr' 'temp_output2_V_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1244 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_19 = load i5 %temp_output2_V_0_addr_21"   --->   Operation 1244 'load' 'temp_output2_V_0_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 78 <SV = 52> <Delay = 1.35>
ST_78 : Operation 1245 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_18 = load i5 %temp_output2_V_0_addr_20"   --->   Operation 1245 'load' 'temp_output2_V_0_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1246 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_19 = load i5 %temp_output2_V_0_addr_21"   --->   Operation 1246 'load' 'temp_output2_V_0_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1247 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_22 = getelementptr i32 %temp_output2_V_0, i64 0, i64 20"   --->   Operation 1247 'getelementptr' 'temp_output2_V_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1248 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_20 = load i5 %temp_output2_V_0_addr_22"   --->   Operation 1248 'load' 'temp_output2_V_0_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1249 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_23 = getelementptr i32 %temp_output2_V_0, i64 0, i64 21"   --->   Operation 1249 'getelementptr' 'temp_output2_V_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1250 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_21 = load i5 %temp_output2_V_0_addr_23"   --->   Operation 1250 'load' 'temp_output2_V_0_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 79 <SV = 53> <Delay = 1.35>
ST_79 : Operation 1251 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_20 = load i5 %temp_output2_V_0_addr_22"   --->   Operation 1251 'load' 'temp_output2_V_0_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 1252 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_21 = load i5 %temp_output2_V_0_addr_23"   --->   Operation 1252 'load' 'temp_output2_V_0_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 1253 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_24 = getelementptr i32 %temp_output2_V_0, i64 0, i64 22"   --->   Operation 1253 'getelementptr' 'temp_output2_V_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1254 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_22 = load i5 %temp_output2_V_0_addr_24"   --->   Operation 1254 'load' 'temp_output2_V_0_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 1255 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_25 = getelementptr i32 %temp_output2_V_0, i64 0, i64 23"   --->   Operation 1255 'getelementptr' 'temp_output2_V_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1256 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_23 = load i5 %temp_output2_V_0_addr_25"   --->   Operation 1256 'load' 'temp_output2_V_0_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 80 <SV = 54> <Delay = 1.35>
ST_80 : Operation 1257 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_22 = load i5 %temp_output2_V_0_addr_24"   --->   Operation 1257 'load' 'temp_output2_V_0_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 1258 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_23 = load i5 %temp_output2_V_0_addr_25"   --->   Operation 1258 'load' 'temp_output2_V_0_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 1259 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_26 = getelementptr i32 %temp_output2_V_0, i64 0, i64 24"   --->   Operation 1259 'getelementptr' 'temp_output2_V_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1260 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_24 = load i5 %temp_output2_V_0_addr_26"   --->   Operation 1260 'load' 'temp_output2_V_0_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 1261 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_27 = getelementptr i32 %temp_output2_V_0, i64 0, i64 25"   --->   Operation 1261 'getelementptr' 'temp_output2_V_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1262 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_25 = load i5 %temp_output2_V_0_addr_27"   --->   Operation 1262 'load' 'temp_output2_V_0_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 81 <SV = 55> <Delay = 1.35>
ST_81 : Operation 1263 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_24 = load i5 %temp_output2_V_0_addr_26"   --->   Operation 1263 'load' 'temp_output2_V_0_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 1264 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_25 = load i5 %temp_output2_V_0_addr_27"   --->   Operation 1264 'load' 'temp_output2_V_0_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 1265 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_28 = getelementptr i32 %temp_output2_V_0, i64 0, i64 26"   --->   Operation 1265 'getelementptr' 'temp_output2_V_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1266 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_26 = load i5 %temp_output2_V_0_addr_28"   --->   Operation 1266 'load' 'temp_output2_V_0_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_81 : Operation 1267 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_29 = getelementptr i32 %temp_output2_V_0, i64 0, i64 27"   --->   Operation 1267 'getelementptr' 'temp_output2_V_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1268 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_27 = load i5 %temp_output2_V_0_addr_29"   --->   Operation 1268 'load' 'temp_output2_V_0_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 82 <SV = 56> <Delay = 1.35>
ST_82 : Operation 1269 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_26 = load i5 %temp_output2_V_0_addr_28"   --->   Operation 1269 'load' 'temp_output2_V_0_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1270 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_27 = load i5 %temp_output2_V_0_addr_29"   --->   Operation 1270 'load' 'temp_output2_V_0_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1271 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_30 = getelementptr i32 %temp_output2_V_0, i64 0, i64 28"   --->   Operation 1271 'getelementptr' 'temp_output2_V_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1272 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_28 = load i5 %temp_output2_V_0_addr_30"   --->   Operation 1272 'load' 'temp_output2_V_0_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1273 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_31 = getelementptr i32 %temp_output2_V_0, i64 0, i64 29"   --->   Operation 1273 'getelementptr' 'temp_output2_V_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1274 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_29 = load i5 %temp_output2_V_0_addr_31"   --->   Operation 1274 'load' 'temp_output2_V_0_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 83 <SV = 57> <Delay = 1.35>
ST_83 : Operation 1275 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_28 = load i5 %temp_output2_V_0_addr_30"   --->   Operation 1275 'load' 'temp_output2_V_0_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 1276 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_29 = load i5 %temp_output2_V_0_addr_31"   --->   Operation 1276 'load' 'temp_output2_V_0_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 1277 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_32 = getelementptr i32 %temp_output2_V_0, i64 0, i64 30"   --->   Operation 1277 'getelementptr' 'temp_output2_V_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1278 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_30 = load i5 %temp_output2_V_0_addr_32"   --->   Operation 1278 'load' 'temp_output2_V_0_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 1279 [1/1] (0.00ns)   --->   "%temp_output2_V_0_addr_33 = getelementptr i32 %temp_output2_V_0, i64 0, i64 31"   --->   Operation 1279 'getelementptr' 'temp_output2_V_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1280 [2/2] (1.35ns)   --->   "%temp_output2_V_0_load_31 = load i5 %temp_output2_V_0_addr_33"   --->   Operation 1280 'load' 'temp_output2_V_0_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 84 <SV = 58> <Delay = 1.35>
ST_84 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i32 %temp_output2_V_0_load"   --->   Operation 1281 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i32 %temp_output2_V_0_load_1"   --->   Operation 1282 'sext' 'sext_ln1192_50' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i32 %temp_output2_V_0_load_2"   --->   Operation 1283 'sext' 'sext_ln1192_51' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i32 %temp_output2_V_0_load_3"   --->   Operation 1284 'sext' 'sext_ln1192_52' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i32 %temp_output2_V_0_load_4"   --->   Operation 1285 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i32 %temp_output2_V_0_load_5"   --->   Operation 1286 'sext' 'sext_ln1192_53' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i32 %temp_output2_V_0_load_6"   --->   Operation 1287 'sext' 'sext_ln1192_54' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i32 %temp_output2_V_0_load_7"   --->   Operation 1288 'sext' 'sext_ln1192_55' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i32 %temp_output2_V_0_load_8"   --->   Operation 1289 'sext' 'sext_ln1192_56' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i32 %temp_output2_V_0_load_9"   --->   Operation 1290 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i32 %temp_output2_V_0_load_10"   --->   Operation 1291 'sext' 'sext_ln1192_57' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i32 %temp_output2_V_0_load_11"   --->   Operation 1292 'sext' 'sext_ln1192_58' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i32 %temp_output2_V_0_load_12"   --->   Operation 1293 'sext' 'sext_ln1192_59' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i32 %temp_output2_V_0_load_13"   --->   Operation 1294 'sext' 'sext_ln1192_60' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i32 %temp_output2_V_0_load_14"   --->   Operation 1295 'sext' 'sext_ln1192_61' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i32 %temp_output2_V_0_load_15"   --->   Operation 1296 'sext' 'sext_ln1192_62' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i32 %temp_output2_V_0_load_16"   --->   Operation 1297 'sext' 'sext_ln1192_63' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i32 %temp_output2_V_0_load_17"   --->   Operation 1298 'sext' 'sext_ln1192_64' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i32 %temp_output2_V_0_load_18"   --->   Operation 1299 'sext' 'sext_ln1192_65' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i32 %temp_output2_V_0_load_19"   --->   Operation 1300 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i32 %temp_output2_V_0_load_20"   --->   Operation 1301 'sext' 'sext_ln1192_66' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i32 %temp_output2_V_0_load_21"   --->   Operation 1302 'sext' 'sext_ln1192_67' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i32 %temp_output2_V_0_load_22"   --->   Operation 1303 'sext' 'sext_ln1192_68' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i32 %temp_output2_V_0_load_23"   --->   Operation 1304 'sext' 'sext_ln1192_69' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i32 %temp_output2_V_0_load_24"   --->   Operation 1305 'sext' 'sext_ln1192_70' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i32 %temp_output2_V_0_load_25"   --->   Operation 1306 'sext' 'sext_ln1192_71' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i32 %temp_output2_V_0_load_26"   --->   Operation 1307 'sext' 'sext_ln1192_72' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i32 %temp_output2_V_0_load_27"   --->   Operation 1308 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i32 %temp_output2_V_0_load_28"   --->   Operation 1309 'sext' 'sext_ln1192_73' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i32 %temp_output2_V_0_load_29"   --->   Operation 1310 'sext' 'sext_ln1192_74' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1311 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_30 = load i5 %temp_output2_V_0_addr_32"   --->   Operation 1311 'load' 'temp_output2_V_0_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_84 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i32 %temp_output2_V_0_load_30"   --->   Operation 1312 'sext' 'sext_ln1192_75' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1313 [1/2] (1.35ns)   --->   "%temp_output2_V_0_load_31 = load i5 %temp_output2_V_0_addr_33"   --->   Operation 1313 'load' 'temp_output2_V_0_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_84 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i32 %temp_output2_V_0_load_31"   --->   Operation 1314 'sext' 'sext_ln1192_76' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1315 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit"   --->   Operation 1315 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 85 <SV = 59> <Delay = 0.87>
ST_85 : Operation 1316 [1/1] (0.00ns)   --->   "%j_2 = phi i5 %add_ln40, void %.split45, i5 0, void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader" [nn_15x15/nn.cpp:40]   --->   Operation 1316 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1317 [1/1] (0.87ns)   --->   "%add_ln40 = add i5 %j_2, i5 1" [nn_15x15/nn.cpp:40]   --->   Operation 1317 'add' 'add_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1318 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1318 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1319 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i5 %j_2, i5 16" [nn_15x15/nn.cpp:40]   --->   Operation 1319 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1320 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 1320 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split45, void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader" [nn_15x15/nn.cpp:40]   --->   Operation 1321 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1322 [1/1] (0.00ns)   --->   "%j_2_cast = zext i5 %j_2" [nn_15x15/nn.cpp:40]   --->   Operation 1322 'zext' 'j_2_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1323 [1/1] (0.00ns)   --->   "%layer3_weights_V_0_addr = getelementptr i10 %layer3_weights_V_0, i64 0, i64 %j_2_cast"   --->   Operation 1323 'getelementptr' 'layer3_weights_V_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1324 [2/2] (0.79ns)   --->   "%layer3_weights_V_0_load = load i4 %layer3_weights_V_0_addr"   --->   Operation 1324 'load' 'layer3_weights_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_85 : Operation 1325 [1/1] (0.00ns)   --->   "%layer3_weights_V_1_addr = getelementptr i10 %layer3_weights_V_1, i64 0, i64 %j_2_cast"   --->   Operation 1325 'getelementptr' 'layer3_weights_V_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1326 [2/2] (0.79ns)   --->   "%layer3_weights_V_1_load = load i4 %layer3_weights_V_1_addr"   --->   Operation 1326 'load' 'layer3_weights_V_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_85 : Operation 1327 [1/1] (0.00ns)   --->   "%layer3_weights_V_2_addr = getelementptr i10 %layer3_weights_V_2, i64 0, i64 %j_2_cast"   --->   Operation 1327 'getelementptr' 'layer3_weights_V_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1328 [2/2] (0.79ns)   --->   "%layer3_weights_V_2_load = load i4 %layer3_weights_V_2_addr"   --->   Operation 1328 'load' 'layer3_weights_V_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_85 : Operation 1329 [1/1] (0.00ns)   --->   "%layer3_weights_V_3_addr = getelementptr i11 %layer3_weights_V_3, i64 0, i64 %j_2_cast"   --->   Operation 1329 'getelementptr' 'layer3_weights_V_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1330 [2/2] (0.79ns)   --->   "%layer3_weights_V_3_load = load i4 %layer3_weights_V_3_addr"   --->   Operation 1330 'load' 'layer3_weights_V_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_85 : Operation 1331 [1/1] (0.00ns)   --->   "%layer3_weights_V_4_addr = getelementptr i8 %layer3_weights_V_4, i64 0, i64 %j_2_cast"   --->   Operation 1331 'getelementptr' 'layer3_weights_V_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1332 [2/2] (0.79ns)   --->   "%layer3_weights_V_4_load = load i4 %layer3_weights_V_4_addr"   --->   Operation 1332 'load' 'layer3_weights_V_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_85 : Operation 1333 [1/1] (0.00ns)   --->   "%layer3_weights_V_5_addr = getelementptr i10 %layer3_weights_V_5, i64 0, i64 %j_2_cast"   --->   Operation 1333 'getelementptr' 'layer3_weights_V_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_85 : Operation 1334 [2/2] (0.79ns)   --->   "%layer3_weights_V_5_load = load i4 %layer3_weights_V_5_addr"   --->   Operation 1334 'load' 'layer3_weights_V_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 86 <SV = 60> <Delay = 7.13>
ST_86 : Operation 1335 [1/2] (0.79ns)   --->   "%layer3_weights_V_0_load = load i4 %layer3_weights_V_0_addr"   --->   Operation 1335 'load' 'layer3_weights_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_86 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i10 %layer3_weights_V_0_load"   --->   Operation 1336 'sext' 'sext_ln708_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1337 [1/1] (3.88ns)   --->   "%mul_ln708_1 = mul i40 %sext_ln708_3, i40 %sext_ln708_2"   --->   Operation 1337 'mul' 'mul_ln708_1' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1338 [1/2] (0.79ns)   --->   "%layer3_weights_V_1_load = load i4 %layer3_weights_V_1_addr"   --->   Operation 1338 'load' 'layer3_weights_V_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_86 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i10 %layer3_weights_V_1_load"   --->   Operation 1339 'sext' 'sext_ln1192_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1340 [1/1] (3.88ns)   --->   "%mul_ln1192_25 = mul i40 %sext_ln1192_77, i40 %sext_ln1192_50"   --->   Operation 1340 'mul' 'mul_ln1192_25' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708_1, i32 8, i32 39"   --->   Operation 1341 'partselect' 'tmp_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1342 [1/1] (0.00ns)   --->   "%shl_ln728_62 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0"   --->   Operation 1342 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1343 [1/1] (1.23ns)   --->   "%add_ln1192_64 = add i40 %shl_ln728_62, i40 %mul_ln1192_25"   --->   Operation 1343 'add' 'add_ln1192_64' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1344 [1/2] (0.79ns)   --->   "%layer3_weights_V_2_load = load i4 %layer3_weights_V_2_addr"   --->   Operation 1344 'load' 'layer3_weights_V_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_86 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i10 %layer3_weights_V_2_load"   --->   Operation 1345 'sext' 'sext_ln1192_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1346 [1/1] (3.88ns)   --->   "%mul_ln1192_26 = mul i40 %sext_ln1192_78, i40 %sext_ln1192_51"   --->   Operation 1346 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_64, i32 8, i32 39"   --->   Operation 1347 'partselect' 'tmp_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1348 [1/1] (0.00ns)   --->   "%shl_ln728_63 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0"   --->   Operation 1348 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1349 [1/1] (1.23ns)   --->   "%add_ln1192_65 = add i40 %shl_ln728_63, i40 %mul_ln1192_26"   --->   Operation 1349 'add' 'add_ln1192_65' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1350 [1/2] (0.79ns)   --->   "%layer3_weights_V_3_load = load i4 %layer3_weights_V_3_addr"   --->   Operation 1350 'load' 'layer3_weights_V_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_86 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i11 %layer3_weights_V_3_load"   --->   Operation 1351 'sext' 'sext_ln1192_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1352 [1/1] (3.88ns)   --->   "%mul_ln1192_27 = mul i40 %sext_ln1192_79, i40 %sext_ln1192_52"   --->   Operation 1352 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_65, i32 8, i32 39"   --->   Operation 1353 'partselect' 'tmp_71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1354 [1/2] (0.79ns)   --->   "%layer3_weights_V_4_load = load i4 %layer3_weights_V_4_addr"   --->   Operation 1354 'load' 'layer3_weights_V_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_86 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i8 %layer3_weights_V_4_load"   --->   Operation 1355 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1356 [1/1] (3.88ns)   --->   "%mul_ln703_3 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_38"   --->   Operation 1356 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1357 [1/2] (0.79ns)   --->   "%layer3_weights_V_5_load = load i4 %layer3_weights_V_5_addr"   --->   Operation 1357 'load' 'layer3_weights_V_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_86 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i10 %layer3_weights_V_5_load"   --->   Operation 1358 'sext' 'sext_ln1192_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1359 [1/1] (3.88ns)   --->   "%mul_ln1192_28 = mul i40 %sext_ln1192_80, i40 %sext_ln1192_53"   --->   Operation 1359 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1360 [1/1] (0.00ns)   --->   "%layer3_weights_V_6_addr = getelementptr i9 %layer3_weights_V_6, i64 0, i64 %j_2_cast"   --->   Operation 1360 'getelementptr' 'layer3_weights_V_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1361 [2/2] (0.79ns)   --->   "%layer3_weights_V_6_load = load i4 %layer3_weights_V_6_addr"   --->   Operation 1361 'load' 'layer3_weights_V_6_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_86 : Operation 1362 [1/1] (0.00ns)   --->   "%layer3_weights_V_7_addr = getelementptr i9 %layer3_weights_V_7, i64 0, i64 %j_2_cast"   --->   Operation 1362 'getelementptr' 'layer3_weights_V_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1363 [2/2] (0.79ns)   --->   "%layer3_weights_V_7_load = load i4 %layer3_weights_V_7_addr"   --->   Operation 1363 'load' 'layer3_weights_V_7_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_86 : Operation 1364 [1/1] (0.00ns)   --->   "%layer3_weights_V_8_addr = getelementptr i9 %layer3_weights_V_8, i64 0, i64 %j_2_cast"   --->   Operation 1364 'getelementptr' 'layer3_weights_V_8_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1365 [2/2] (0.79ns)   --->   "%layer3_weights_V_8_load = load i4 %layer3_weights_V_8_addr"   --->   Operation 1365 'load' 'layer3_weights_V_8_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_86 : Operation 1366 [1/1] (0.00ns)   --->   "%layer3_weights_V_9_addr = getelementptr i8 %layer3_weights_V_9, i64 0, i64 %j_2_cast"   --->   Operation 1366 'getelementptr' 'layer3_weights_V_9_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1367 [2/2] (0.79ns)   --->   "%layer3_weights_V_9_load = load i4 %layer3_weights_V_9_addr"   --->   Operation 1367 'load' 'layer3_weights_V_9_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_86 : Operation 1368 [1/1] (0.00ns)   --->   "%layer3_weights_V_10_addr = getelementptr i10 %layer3_weights_V_10, i64 0, i64 %j_2_cast"   --->   Operation 1368 'getelementptr' 'layer3_weights_V_10_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_86 : Operation 1369 [2/2] (0.79ns)   --->   "%layer3_weights_V_10_load = load i4 %layer3_weights_V_10_addr"   --->   Operation 1369 'load' 'layer3_weights_V_10_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 87 <SV = 61> <Delay = 7.13>
ST_87 : Operation 1370 [1/1] (0.00ns)   --->   "%shl_ln728_64 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_71, i8 0"   --->   Operation 1370 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1371 [1/1] (1.23ns)   --->   "%add_ln1192_66 = add i40 %shl_ln728_64, i40 %mul_ln1192_27"   --->   Operation 1371 'add' 'add_ln1192_66' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_66, i32 8, i32 39"   --->   Operation 1372 'partselect' 'tmp_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1373 [1/1] (0.00ns)   --->   "%shl_ln728_65 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_72, i8 0"   --->   Operation 1373 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1374 [1/1] (1.23ns)   --->   "%add_ln1192_67 = add i40 %shl_ln728_65, i40 %mul_ln703_3"   --->   Operation 1374 'add' 'add_ln1192_67' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_67, i32 8, i32 39"   --->   Operation 1375 'partselect' 'tmp_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1376 [1/1] (0.00ns)   --->   "%shl_ln728_66 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_73, i8 0"   --->   Operation 1376 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1377 [1/1] (1.23ns)   --->   "%add_ln1192_68 = add i40 %shl_ln728_66, i40 %mul_ln1192_28"   --->   Operation 1377 'add' 'add_ln1192_68' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1378 [1/2] (0.79ns)   --->   "%layer3_weights_V_6_load = load i4 %layer3_weights_V_6_addr"   --->   Operation 1378 'load' 'layer3_weights_V_6_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_87 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i9 %layer3_weights_V_6_load"   --->   Operation 1379 'sext' 'sext_ln1192_81' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1380 [1/1] (3.88ns)   --->   "%mul_ln1192_29 = mul i40 %sext_ln1192_81, i40 %sext_ln1192_54"   --->   Operation 1380 'mul' 'mul_ln1192_29' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_68, i32 8, i32 39"   --->   Operation 1381 'partselect' 'tmp_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1382 [1/1] (0.00ns)   --->   "%shl_ln728_67 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_74, i8 0"   --->   Operation 1382 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1383 [1/1] (1.23ns)   --->   "%add_ln1192_69 = add i40 %shl_ln728_67, i40 %mul_ln1192_29"   --->   Operation 1383 'add' 'add_ln1192_69' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1384 [1/2] (0.79ns)   --->   "%layer3_weights_V_7_load = load i4 %layer3_weights_V_7_addr"   --->   Operation 1384 'load' 'layer3_weights_V_7_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_87 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i9 %layer3_weights_V_7_load"   --->   Operation 1385 'sext' 'sext_ln1192_82' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1386 [1/1] (3.88ns)   --->   "%mul_ln1192_30 = mul i40 %sext_ln1192_82, i40 %sext_ln1192_55"   --->   Operation 1386 'mul' 'mul_ln1192_30' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_69, i32 8, i32 39"   --->   Operation 1387 'partselect' 'tmp_75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1388 [1/1] (0.00ns)   --->   "%shl_ln728_68 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_75, i8 0"   --->   Operation 1388 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1389 [1/1] (1.23ns)   --->   "%add_ln1192_70 = add i40 %shl_ln728_68, i40 %mul_ln1192_30"   --->   Operation 1389 'add' 'add_ln1192_70' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1390 [1/2] (0.79ns)   --->   "%layer3_weights_V_8_load = load i4 %layer3_weights_V_8_addr"   --->   Operation 1390 'load' 'layer3_weights_V_8_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_87 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i9 %layer3_weights_V_8_load"   --->   Operation 1391 'sext' 'sext_ln1192_83' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1392 [1/1] (3.88ns)   --->   "%mul_ln1192_31 = mul i40 %sext_ln1192_83, i40 %sext_ln1192_56"   --->   Operation 1392 'mul' 'mul_ln1192_31' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_70, i32 8, i32 39"   --->   Operation 1393 'partselect' 'tmp_76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1394 [1/2] (0.79ns)   --->   "%layer3_weights_V_9_load = load i4 %layer3_weights_V_9_addr"   --->   Operation 1394 'load' 'layer3_weights_V_9_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_87 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i8 %layer3_weights_V_9_load"   --->   Operation 1395 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1396 [1/1] (3.88ns)   --->   "%mul_ln703_4 = mul i40 %sext_ln1118_40, i40 %sext_ln1116_39"   --->   Operation 1396 'mul' 'mul_ln703_4' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1397 [1/2] (0.79ns)   --->   "%layer3_weights_V_10_load = load i4 %layer3_weights_V_10_addr"   --->   Operation 1397 'load' 'layer3_weights_V_10_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_87 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i10 %layer3_weights_V_10_load"   --->   Operation 1398 'sext' 'sext_ln1192_84' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1399 [1/1] (3.88ns)   --->   "%mul_ln1192_32 = mul i40 %sext_ln1192_84, i40 %sext_ln1192_57"   --->   Operation 1399 'mul' 'mul_ln1192_32' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1400 [1/1] (0.00ns)   --->   "%layer3_weights_V_11_addr = getelementptr i10 %layer3_weights_V_11, i64 0, i64 %j_2_cast"   --->   Operation 1400 'getelementptr' 'layer3_weights_V_11_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1401 [2/2] (0.79ns)   --->   "%layer3_weights_V_11_load = load i4 %layer3_weights_V_11_addr"   --->   Operation 1401 'load' 'layer3_weights_V_11_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_87 : Operation 1402 [1/1] (0.00ns)   --->   "%layer3_weights_V_12_addr = getelementptr i9 %layer3_weights_V_12, i64 0, i64 %j_2_cast"   --->   Operation 1402 'getelementptr' 'layer3_weights_V_12_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1403 [2/2] (0.79ns)   --->   "%layer3_weights_V_12_load = load i4 %layer3_weights_V_12_addr"   --->   Operation 1403 'load' 'layer3_weights_V_12_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_87 : Operation 1404 [1/1] (0.00ns)   --->   "%layer3_weights_V_13_addr = getelementptr i10 %layer3_weights_V_13, i64 0, i64 %j_2_cast"   --->   Operation 1404 'getelementptr' 'layer3_weights_V_13_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1405 [2/2] (0.79ns)   --->   "%layer3_weights_V_13_load = load i4 %layer3_weights_V_13_addr"   --->   Operation 1405 'load' 'layer3_weights_V_13_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_87 : Operation 1406 [1/1] (0.00ns)   --->   "%layer3_weights_V_14_addr = getelementptr i10 %layer3_weights_V_14, i64 0, i64 %j_2_cast"   --->   Operation 1406 'getelementptr' 'layer3_weights_V_14_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1407 [2/2] (0.79ns)   --->   "%layer3_weights_V_14_load = load i4 %layer3_weights_V_14_addr"   --->   Operation 1407 'load' 'layer3_weights_V_14_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_87 : Operation 1408 [1/1] (0.00ns)   --->   "%layer3_weights_V_15_addr = getelementptr i10 %layer3_weights_V_15, i64 0, i64 %j_2_cast"   --->   Operation 1408 'getelementptr' 'layer3_weights_V_15_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_87 : Operation 1409 [2/2] (0.79ns)   --->   "%layer3_weights_V_15_load = load i4 %layer3_weights_V_15_addr"   --->   Operation 1409 'load' 'layer3_weights_V_15_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 88 <SV = 62> <Delay = 7.13>
ST_88 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln728_69 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_76, i8 0"   --->   Operation 1410 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1411 [1/1] (1.23ns)   --->   "%add_ln1192_71 = add i40 %shl_ln728_69, i40 %mul_ln1192_31"   --->   Operation 1411 'add' 'add_ln1192_71' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_71, i32 8, i32 39"   --->   Operation 1412 'partselect' 'tmp_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1413 [1/1] (0.00ns)   --->   "%shl_ln728_70 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_77, i8 0"   --->   Operation 1413 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1414 [1/1] (1.23ns)   --->   "%add_ln1192_72 = add i40 %shl_ln728_70, i40 %mul_ln703_4"   --->   Operation 1414 'add' 'add_ln1192_72' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_72, i32 8, i32 39"   --->   Operation 1415 'partselect' 'tmp_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1416 [1/1] (0.00ns)   --->   "%shl_ln728_71 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_78, i8 0"   --->   Operation 1416 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1417 [1/1] (1.23ns)   --->   "%add_ln1192_73 = add i40 %shl_ln728_71, i40 %mul_ln1192_32"   --->   Operation 1417 'add' 'add_ln1192_73' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1418 [1/2] (0.79ns)   --->   "%layer3_weights_V_11_load = load i4 %layer3_weights_V_11_addr"   --->   Operation 1418 'load' 'layer3_weights_V_11_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_88 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i10 %layer3_weights_V_11_load"   --->   Operation 1419 'sext' 'sext_ln1192_85' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1420 [1/1] (3.88ns)   --->   "%mul_ln1192_33 = mul i40 %sext_ln1192_85, i40 %sext_ln1192_58"   --->   Operation 1420 'mul' 'mul_ln1192_33' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_73, i32 8, i32 39"   --->   Operation 1421 'partselect' 'tmp_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1422 [1/1] (0.00ns)   --->   "%shl_ln728_72 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_79, i8 0"   --->   Operation 1422 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1423 [1/1] (1.23ns)   --->   "%add_ln1192_74 = add i40 %shl_ln728_72, i40 %mul_ln1192_33"   --->   Operation 1423 'add' 'add_ln1192_74' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1424 [1/2] (0.79ns)   --->   "%layer3_weights_V_12_load = load i4 %layer3_weights_V_12_addr"   --->   Operation 1424 'load' 'layer3_weights_V_12_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_88 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i9 %layer3_weights_V_12_load"   --->   Operation 1425 'sext' 'sext_ln1192_86' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1426 [1/1] (3.88ns)   --->   "%mul_ln1192_34 = mul i40 %sext_ln1192_86, i40 %sext_ln1192_59"   --->   Operation 1426 'mul' 'mul_ln1192_34' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_74, i32 8, i32 39"   --->   Operation 1427 'partselect' 'tmp_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1428 [1/1] (0.00ns)   --->   "%shl_ln728_73 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_80, i8 0"   --->   Operation 1428 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1429 [1/1] (1.23ns)   --->   "%add_ln1192_75 = add i40 %shl_ln728_73, i40 %mul_ln1192_34"   --->   Operation 1429 'add' 'add_ln1192_75' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1430 [1/2] (0.79ns)   --->   "%layer3_weights_V_13_load = load i4 %layer3_weights_V_13_addr"   --->   Operation 1430 'load' 'layer3_weights_V_13_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_88 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i10 %layer3_weights_V_13_load"   --->   Operation 1431 'sext' 'sext_ln1192_87' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1432 [1/1] (3.88ns)   --->   "%mul_ln1192_35 = mul i40 %sext_ln1192_87, i40 %sext_ln1192_60"   --->   Operation 1432 'mul' 'mul_ln1192_35' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_75, i32 8, i32 39"   --->   Operation 1433 'partselect' 'tmp_81' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1434 [1/2] (0.79ns)   --->   "%layer3_weights_V_14_load = load i4 %layer3_weights_V_14_addr"   --->   Operation 1434 'load' 'layer3_weights_V_14_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_88 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i10 %layer3_weights_V_14_load"   --->   Operation 1435 'sext' 'sext_ln1192_88' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1436 [1/1] (3.88ns)   --->   "%mul_ln1192_36 = mul i40 %sext_ln1192_88, i40 %sext_ln1192_61"   --->   Operation 1436 'mul' 'mul_ln1192_36' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1437 [1/2] (0.79ns)   --->   "%layer3_weights_V_15_load = load i4 %layer3_weights_V_15_addr"   --->   Operation 1437 'load' 'layer3_weights_V_15_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_88 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i10 %layer3_weights_V_15_load"   --->   Operation 1438 'sext' 'sext_ln1192_89' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1439 [1/1] (3.88ns)   --->   "%mul_ln1192_37 = mul i40 %sext_ln1192_89, i40 %sext_ln1192_62"   --->   Operation 1439 'mul' 'mul_ln1192_37' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1440 [1/1] (0.00ns)   --->   "%layer3_weights_V_16_addr = getelementptr i10 %layer3_weights_V_16, i64 0, i64 %j_2_cast"   --->   Operation 1440 'getelementptr' 'layer3_weights_V_16_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1441 [2/2] (0.79ns)   --->   "%layer3_weights_V_16_load = load i4 %layer3_weights_V_16_addr"   --->   Operation 1441 'load' 'layer3_weights_V_16_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_88 : Operation 1442 [1/1] (0.00ns)   --->   "%layer3_weights_V_17_addr = getelementptr i10 %layer3_weights_V_17, i64 0, i64 %j_2_cast"   --->   Operation 1442 'getelementptr' 'layer3_weights_V_17_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1443 [2/2] (0.79ns)   --->   "%layer3_weights_V_17_load = load i4 %layer3_weights_V_17_addr"   --->   Operation 1443 'load' 'layer3_weights_V_17_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_88 : Operation 1444 [1/1] (0.00ns)   --->   "%layer3_weights_V_18_addr = getelementptr i9 %layer3_weights_V_18, i64 0, i64 %j_2_cast"   --->   Operation 1444 'getelementptr' 'layer3_weights_V_18_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1445 [2/2] (0.79ns)   --->   "%layer3_weights_V_18_load = load i4 %layer3_weights_V_18_addr"   --->   Operation 1445 'load' 'layer3_weights_V_18_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_88 : Operation 1446 [1/1] (0.00ns)   --->   "%layer3_weights_V_19_addr = getelementptr i8 %layer3_weights_V_19, i64 0, i64 %j_2_cast"   --->   Operation 1446 'getelementptr' 'layer3_weights_V_19_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1447 [2/2] (0.79ns)   --->   "%layer3_weights_V_19_load = load i4 %layer3_weights_V_19_addr"   --->   Operation 1447 'load' 'layer3_weights_V_19_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_88 : Operation 1448 [1/1] (0.00ns)   --->   "%layer3_weights_V_20_addr = getelementptr i9 %layer3_weights_V_20, i64 0, i64 %j_2_cast"   --->   Operation 1448 'getelementptr' 'layer3_weights_V_20_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_88 : Operation 1449 [2/2] (0.79ns)   --->   "%layer3_weights_V_20_load = load i4 %layer3_weights_V_20_addr"   --->   Operation 1449 'load' 'layer3_weights_V_20_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>

State 89 <SV = 63> <Delay = 7.13>
ST_89 : Operation 1450 [1/1] (0.00ns)   --->   "%shl_ln728_74 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_81, i8 0"   --->   Operation 1450 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1451 [1/1] (1.23ns)   --->   "%add_ln1192_76 = add i40 %shl_ln728_74, i40 %mul_ln1192_35"   --->   Operation 1451 'add' 'add_ln1192_76' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_76, i32 8, i32 39"   --->   Operation 1452 'partselect' 'tmp_82' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1453 [1/1] (0.00ns)   --->   "%shl_ln728_75 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_82, i8 0"   --->   Operation 1453 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1454 [1/1] (1.23ns)   --->   "%add_ln1192_77 = add i40 %shl_ln728_75, i40 %mul_ln1192_36"   --->   Operation 1454 'add' 'add_ln1192_77' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_77, i32 8, i32 39"   --->   Operation 1455 'partselect' 'tmp_83' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1456 [1/1] (0.00ns)   --->   "%shl_ln728_76 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_83, i8 0"   --->   Operation 1456 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1457 [1/1] (1.23ns)   --->   "%add_ln1192_78 = add i40 %shl_ln728_76, i40 %mul_ln1192_37"   --->   Operation 1457 'add' 'add_ln1192_78' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1458 [1/2] (0.79ns)   --->   "%layer3_weights_V_16_load = load i4 %layer3_weights_V_16_addr"   --->   Operation 1458 'load' 'layer3_weights_V_16_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_89 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i10 %layer3_weights_V_16_load"   --->   Operation 1459 'sext' 'sext_ln1192_90' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1460 [1/1] (3.88ns)   --->   "%mul_ln1192_38 = mul i40 %sext_ln1192_90, i40 %sext_ln1192_63"   --->   Operation 1460 'mul' 'mul_ln1192_38' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_78, i32 8, i32 39"   --->   Operation 1461 'partselect' 'tmp_84' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1462 [1/1] (0.00ns)   --->   "%shl_ln728_77 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_84, i8 0"   --->   Operation 1462 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1463 [1/1] (1.23ns)   --->   "%add_ln1192_79 = add i40 %shl_ln728_77, i40 %mul_ln1192_38"   --->   Operation 1463 'add' 'add_ln1192_79' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1464 [1/2] (0.79ns)   --->   "%layer3_weights_V_17_load = load i4 %layer3_weights_V_17_addr"   --->   Operation 1464 'load' 'layer3_weights_V_17_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_89 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i10 %layer3_weights_V_17_load"   --->   Operation 1465 'sext' 'sext_ln1192_91' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1466 [1/1] (3.88ns)   --->   "%mul_ln1192_39 = mul i40 %sext_ln1192_91, i40 %sext_ln1192_64"   --->   Operation 1466 'mul' 'mul_ln1192_39' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_79, i32 8, i32 39"   --->   Operation 1467 'partselect' 'tmp_85' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1468 [1/1] (0.00ns)   --->   "%shl_ln728_78 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_85, i8 0"   --->   Operation 1468 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1469 [1/1] (1.23ns)   --->   "%add_ln1192_80 = add i40 %shl_ln728_78, i40 %mul_ln1192_39"   --->   Operation 1469 'add' 'add_ln1192_80' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1470 [1/2] (0.79ns)   --->   "%layer3_weights_V_18_load = load i4 %layer3_weights_V_18_addr"   --->   Operation 1470 'load' 'layer3_weights_V_18_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_89 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i9 %layer3_weights_V_18_load"   --->   Operation 1471 'sext' 'sext_ln1192_92' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1472 [1/1] (3.88ns)   --->   "%mul_ln1192_40 = mul i40 %sext_ln1192_92, i40 %sext_ln1192_65"   --->   Operation 1472 'mul' 'mul_ln1192_40' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_80, i32 8, i32 39"   --->   Operation 1473 'partselect' 'tmp_86' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1474 [1/2] (0.79ns)   --->   "%layer3_weights_V_19_load = load i4 %layer3_weights_V_19_addr"   --->   Operation 1474 'load' 'layer3_weights_V_19_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_89 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i8 %layer3_weights_V_19_load"   --->   Operation 1475 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1476 [1/1] (3.88ns)   --->   "%mul_ln703_5 = mul i40 %sext_ln1118_41, i40 %sext_ln1116_40"   --->   Operation 1476 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1477 [1/2] (0.79ns)   --->   "%layer3_weights_V_20_load = load i4 %layer3_weights_V_20_addr"   --->   Operation 1477 'load' 'layer3_weights_V_20_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_89 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i9 %layer3_weights_V_20_load"   --->   Operation 1478 'sext' 'sext_ln1192_93' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1479 [1/1] (3.88ns)   --->   "%mul_ln1192_41 = mul i40 %sext_ln1192_93, i40 %sext_ln1192_66"   --->   Operation 1479 'mul' 'mul_ln1192_41' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1480 [1/1] (0.00ns)   --->   "%layer3_weights_V_21_addr = getelementptr i10 %layer3_weights_V_21, i64 0, i64 %j_2_cast"   --->   Operation 1480 'getelementptr' 'layer3_weights_V_21_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1481 [2/2] (0.79ns)   --->   "%layer3_weights_V_21_load = load i4 %layer3_weights_V_21_addr"   --->   Operation 1481 'load' 'layer3_weights_V_21_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_89 : Operation 1482 [1/1] (0.00ns)   --->   "%layer3_weights_V_22_addr = getelementptr i10 %layer3_weights_V_22, i64 0, i64 %j_2_cast"   --->   Operation 1482 'getelementptr' 'layer3_weights_V_22_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1483 [2/2] (0.79ns)   --->   "%layer3_weights_V_22_load = load i4 %layer3_weights_V_22_addr"   --->   Operation 1483 'load' 'layer3_weights_V_22_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_89 : Operation 1484 [1/1] (0.00ns)   --->   "%layer3_weights_V_23_addr = getelementptr i10 %layer3_weights_V_23, i64 0, i64 %j_2_cast"   --->   Operation 1484 'getelementptr' 'layer3_weights_V_23_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1485 [2/2] (0.79ns)   --->   "%layer3_weights_V_23_load = load i4 %layer3_weights_V_23_addr"   --->   Operation 1485 'load' 'layer3_weights_V_23_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_89 : Operation 1486 [1/1] (0.00ns)   --->   "%layer3_weights_V_24_addr = getelementptr i10 %layer3_weights_V_24, i64 0, i64 %j_2_cast"   --->   Operation 1486 'getelementptr' 'layer3_weights_V_24_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1487 [2/2] (0.79ns)   --->   "%layer3_weights_V_24_load = load i4 %layer3_weights_V_24_addr"   --->   Operation 1487 'load' 'layer3_weights_V_24_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_89 : Operation 1488 [1/1] (0.00ns)   --->   "%layer3_weights_V_25_addr = getelementptr i10 %layer3_weights_V_25, i64 0, i64 %j_2_cast"   --->   Operation 1488 'getelementptr' 'layer3_weights_V_25_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_89 : Operation 1489 [2/2] (0.79ns)   --->   "%layer3_weights_V_25_load = load i4 %layer3_weights_V_25_addr"   --->   Operation 1489 'load' 'layer3_weights_V_25_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 90 <SV = 64> <Delay = 7.13>
ST_90 : Operation 1490 [1/1] (0.00ns)   --->   "%shl_ln728_79 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_86, i8 0"   --->   Operation 1490 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1491 [1/1] (1.23ns)   --->   "%add_ln1192_81 = add i40 %shl_ln728_79, i40 %mul_ln1192_40"   --->   Operation 1491 'add' 'add_ln1192_81' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_81, i32 8, i32 39"   --->   Operation 1492 'partselect' 'tmp_87' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1493 [1/1] (0.00ns)   --->   "%shl_ln728_80 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_87, i8 0"   --->   Operation 1493 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1494 [1/1] (1.23ns)   --->   "%add_ln1192_82 = add i40 %shl_ln728_80, i40 %mul_ln703_5"   --->   Operation 1494 'add' 'add_ln1192_82' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_82, i32 8, i32 39"   --->   Operation 1495 'partselect' 'tmp_88' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1496 [1/1] (0.00ns)   --->   "%shl_ln728_81 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_88, i8 0"   --->   Operation 1496 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1497 [1/1] (1.23ns)   --->   "%add_ln1192_83 = add i40 %shl_ln728_81, i40 %mul_ln1192_41"   --->   Operation 1497 'add' 'add_ln1192_83' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1498 [1/2] (0.79ns)   --->   "%layer3_weights_V_21_load = load i4 %layer3_weights_V_21_addr"   --->   Operation 1498 'load' 'layer3_weights_V_21_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_90 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i10 %layer3_weights_V_21_load"   --->   Operation 1499 'sext' 'sext_ln1192_94' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1500 [1/1] (3.88ns)   --->   "%mul_ln1192_42 = mul i40 %sext_ln1192_94, i40 %sext_ln1192_67"   --->   Operation 1500 'mul' 'mul_ln1192_42' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_83, i32 8, i32 39"   --->   Operation 1501 'partselect' 'tmp_89' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1502 [1/1] (0.00ns)   --->   "%shl_ln728_82 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_89, i8 0"   --->   Operation 1502 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1503 [1/1] (1.23ns)   --->   "%add_ln1192_84 = add i40 %shl_ln728_82, i40 %mul_ln1192_42"   --->   Operation 1503 'add' 'add_ln1192_84' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1504 [1/2] (0.79ns)   --->   "%layer3_weights_V_22_load = load i4 %layer3_weights_V_22_addr"   --->   Operation 1504 'load' 'layer3_weights_V_22_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_90 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i10 %layer3_weights_V_22_load"   --->   Operation 1505 'sext' 'sext_ln1192_95' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1506 [1/1] (3.88ns)   --->   "%mul_ln1192_43 = mul i40 %sext_ln1192_95, i40 %sext_ln1192_68"   --->   Operation 1506 'mul' 'mul_ln1192_43' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_84, i32 8, i32 39"   --->   Operation 1507 'partselect' 'tmp_90' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln728_83 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_90, i8 0"   --->   Operation 1508 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1509 [1/1] (1.23ns)   --->   "%add_ln1192_85 = add i40 %shl_ln728_83, i40 %mul_ln1192_43"   --->   Operation 1509 'add' 'add_ln1192_85' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1510 [1/2] (0.79ns)   --->   "%layer3_weights_V_23_load = load i4 %layer3_weights_V_23_addr"   --->   Operation 1510 'load' 'layer3_weights_V_23_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_90 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i10 %layer3_weights_V_23_load"   --->   Operation 1511 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1512 [1/1] (3.88ns)   --->   "%mul_ln1192_44 = mul i40 %sext_ln1192_96, i40 %sext_ln1192_69"   --->   Operation 1512 'mul' 'mul_ln1192_44' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_85, i32 8, i32 39"   --->   Operation 1513 'partselect' 'tmp_91' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1514 [1/2] (0.79ns)   --->   "%layer3_weights_V_24_load = load i4 %layer3_weights_V_24_addr"   --->   Operation 1514 'load' 'layer3_weights_V_24_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_90 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i10 %layer3_weights_V_24_load"   --->   Operation 1515 'sext' 'sext_ln1192_97' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1516 [1/1] (3.88ns)   --->   "%mul_ln1192_45 = mul i40 %sext_ln1192_97, i40 %sext_ln1192_70"   --->   Operation 1516 'mul' 'mul_ln1192_45' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1517 [1/2] (0.79ns)   --->   "%layer3_weights_V_25_load = load i4 %layer3_weights_V_25_addr"   --->   Operation 1517 'load' 'layer3_weights_V_25_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_90 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i10 %layer3_weights_V_25_load"   --->   Operation 1518 'sext' 'sext_ln1192_98' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1519 [1/1] (3.88ns)   --->   "%mul_ln1192_46 = mul i40 %sext_ln1192_98, i40 %sext_ln1192_71"   --->   Operation 1519 'mul' 'mul_ln1192_46' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1520 [1/1] (0.00ns)   --->   "%layer3_weights_V_26_addr = getelementptr i11 %layer3_weights_V_26, i64 0, i64 %j_2_cast"   --->   Operation 1520 'getelementptr' 'layer3_weights_V_26_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1521 [2/2] (0.79ns)   --->   "%layer3_weights_V_26_load = load i4 %layer3_weights_V_26_addr"   --->   Operation 1521 'load' 'layer3_weights_V_26_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_90 : Operation 1522 [1/1] (0.00ns)   --->   "%layer3_weights_V_27_addr = getelementptr i8 %layer3_weights_V_27, i64 0, i64 %j_2_cast"   --->   Operation 1522 'getelementptr' 'layer3_weights_V_27_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1523 [2/2] (0.79ns)   --->   "%layer3_weights_V_27_load = load i4 %layer3_weights_V_27_addr"   --->   Operation 1523 'load' 'layer3_weights_V_27_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_90 : Operation 1524 [1/1] (0.00ns)   --->   "%layer3_weights_V_28_addr = getelementptr i9 %layer3_weights_V_28, i64 0, i64 %j_2_cast"   --->   Operation 1524 'getelementptr' 'layer3_weights_V_28_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1525 [2/2] (0.79ns)   --->   "%layer3_weights_V_28_load = load i4 %layer3_weights_V_28_addr"   --->   Operation 1525 'load' 'layer3_weights_V_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_90 : Operation 1526 [1/1] (0.00ns)   --->   "%layer3_weights_V_29_addr = getelementptr i11 %layer3_weights_V_29, i64 0, i64 %j_2_cast"   --->   Operation 1526 'getelementptr' 'layer3_weights_V_29_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1527 [2/2] (0.79ns)   --->   "%layer3_weights_V_29_load = load i4 %layer3_weights_V_29_addr"   --->   Operation 1527 'load' 'layer3_weights_V_29_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_90 : Operation 1528 [1/1] (0.00ns)   --->   "%layer3_weights_V_30_addr = getelementptr i10 %layer3_weights_V_30, i64 0, i64 %j_2_cast"   --->   Operation 1528 'getelementptr' 'layer3_weights_V_30_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_90 : Operation 1529 [2/2] (0.79ns)   --->   "%layer3_weights_V_30_load = load i4 %layer3_weights_V_30_addr"   --->   Operation 1529 'load' 'layer3_weights_V_30_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 91 <SV = 65> <Delay = 7.13>
ST_91 : Operation 1530 [1/1] (0.00ns)   --->   "%shl_ln728_84 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_91, i8 0"   --->   Operation 1530 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1531 [1/1] (1.23ns)   --->   "%add_ln1192_86 = add i40 %shl_ln728_84, i40 %mul_ln1192_44"   --->   Operation 1531 'add' 'add_ln1192_86' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_86, i32 8, i32 39"   --->   Operation 1532 'partselect' 'tmp_92' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1533 [1/1] (0.00ns)   --->   "%shl_ln728_85 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_92, i8 0"   --->   Operation 1533 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1534 [1/1] (1.23ns)   --->   "%add_ln1192_87 = add i40 %shl_ln728_85, i40 %mul_ln1192_45"   --->   Operation 1534 'add' 'add_ln1192_87' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_87, i32 8, i32 39"   --->   Operation 1535 'partselect' 'tmp_93' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1536 [1/1] (0.00ns)   --->   "%shl_ln728_86 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_93, i8 0"   --->   Operation 1536 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1537 [1/1] (1.23ns)   --->   "%add_ln1192_88 = add i40 %shl_ln728_86, i40 %mul_ln1192_46"   --->   Operation 1537 'add' 'add_ln1192_88' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1538 [1/2] (0.79ns)   --->   "%layer3_weights_V_26_load = load i4 %layer3_weights_V_26_addr"   --->   Operation 1538 'load' 'layer3_weights_V_26_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_91 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i11 %layer3_weights_V_26_load"   --->   Operation 1539 'sext' 'sext_ln1192_99' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1540 [1/1] (3.88ns)   --->   "%mul_ln1192_47 = mul i40 %sext_ln1192_99, i40 %sext_ln1192_72"   --->   Operation 1540 'mul' 'mul_ln1192_47' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_88, i32 8, i32 39"   --->   Operation 1541 'partselect' 'tmp_94' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln728_87 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_94, i8 0"   --->   Operation 1542 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1543 [1/1] (1.23ns)   --->   "%add_ln1192_89 = add i40 %shl_ln728_87, i40 %mul_ln1192_47"   --->   Operation 1543 'add' 'add_ln1192_89' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1544 [1/2] (0.79ns)   --->   "%layer3_weights_V_27_load = load i4 %layer3_weights_V_27_addr"   --->   Operation 1544 'load' 'layer3_weights_V_27_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_91 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i8 %layer3_weights_V_27_load"   --->   Operation 1545 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1546 [1/1] (3.88ns)   --->   "%mul_ln703_6 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_41"   --->   Operation 1546 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_89, i32 8, i32 39"   --->   Operation 1547 'partselect' 'tmp_95' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1548 [1/1] (0.00ns)   --->   "%shl_ln728_88 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_95, i8 0"   --->   Operation 1548 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1549 [1/1] (1.23ns)   --->   "%add_ln1192_90 = add i40 %shl_ln728_88, i40 %mul_ln703_6"   --->   Operation 1549 'add' 'add_ln1192_90' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1550 [1/2] (0.79ns)   --->   "%layer3_weights_V_28_load = load i4 %layer3_weights_V_28_addr"   --->   Operation 1550 'load' 'layer3_weights_V_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_91 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i9 %layer3_weights_V_28_load"   --->   Operation 1551 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1552 [1/1] (3.88ns)   --->   "%mul_ln1192_48 = mul i40 %sext_ln1192_100, i40 %sext_ln1192_73"   --->   Operation 1552 'mul' 'mul_ln1192_48' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_90, i32 8, i32 39"   --->   Operation 1553 'partselect' 'tmp_96' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1554 [1/2] (0.79ns)   --->   "%layer3_weights_V_29_load = load i4 %layer3_weights_V_29_addr"   --->   Operation 1554 'load' 'layer3_weights_V_29_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_91 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i11 %layer3_weights_V_29_load"   --->   Operation 1555 'sext' 'sext_ln1192_101' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1556 [1/1] (3.88ns)   --->   "%mul_ln1192_49 = mul i40 %sext_ln1192_101, i40 %sext_ln1192_74"   --->   Operation 1556 'mul' 'mul_ln1192_49' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1557 [1/2] (0.79ns)   --->   "%layer3_weights_V_30_load = load i4 %layer3_weights_V_30_addr"   --->   Operation 1557 'load' 'layer3_weights_V_30_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_91 : Operation 1558 [1/1] (0.00ns)   --->   "%layer3_weights_V_31_addr = getelementptr i10 %layer3_weights_V_31, i64 0, i64 %j_2_cast"   --->   Operation 1558 'getelementptr' 'layer3_weights_V_31_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_91 : Operation 1559 [2/2] (0.79ns)   --->   "%layer3_weights_V_31_load = load i4 %layer3_weights_V_31_addr"   --->   Operation 1559 'load' 'layer3_weights_V_31_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 92 <SV = 66> <Delay = 7.13>
ST_92 : Operation 1560 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [nn_15x15/nn.cpp:40]   --->   Operation 1560 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1561 [1/1] (0.00ns)   --->   "%shl_ln728_89 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_96, i8 0"   --->   Operation 1561 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1562 [1/1] (1.23ns)   --->   "%add_ln1192_91 = add i40 %shl_ln728_89, i40 %mul_ln1192_48"   --->   Operation 1562 'add' 'add_ln1192_91' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_91, i32 8, i32 39"   --->   Operation 1563 'partselect' 'tmp_97' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1564 [1/1] (0.00ns)   --->   "%shl_ln728_90 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_97, i8 0"   --->   Operation 1564 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1565 [1/1] (1.23ns)   --->   "%add_ln1192_92 = add i40 %shl_ln728_90, i40 %mul_ln1192_49"   --->   Operation 1565 'add' 'add_ln1192_92' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i10 %layer3_weights_V_30_load"   --->   Operation 1566 'sext' 'sext_ln1192_102' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1567 [1/1] (3.88ns)   --->   "%mul_ln1192_50 = mul i40 %sext_ln1192_102, i40 %sext_ln1192_75"   --->   Operation 1567 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_92, i32 8, i32 39"   --->   Operation 1568 'partselect' 'tmp_98' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1569 [1/1] (0.00ns)   --->   "%shl_ln728_91 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_98, i8 0"   --->   Operation 1569 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1570 [1/1] (1.23ns)   --->   "%add_ln1192_93 = add i40 %shl_ln728_91, i40 %mul_ln1192_50"   --->   Operation 1570 'add' 'add_ln1192_93' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1571 [1/2] (0.79ns)   --->   "%layer3_weights_V_31_load = load i4 %layer3_weights_V_31_addr"   --->   Operation 1571 'load' 'layer3_weights_V_31_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_92 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i10 %layer3_weights_V_31_load"   --->   Operation 1572 'sext' 'sext_ln1192_103' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1573 [1/1] (3.88ns)   --->   "%mul_ln1192_51 = mul i40 %sext_ln1192_103, i40 %sext_ln1192_76"   --->   Operation 1573 'mul' 'mul_ln1192_51' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_93, i32 8, i32 39"   --->   Operation 1574 'partselect' 'tmp_99' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1575 [1/1] (0.00ns)   --->   "%shl_ln728_92 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_99, i8 0"   --->   Operation 1575 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1576 [1/1] (1.23ns)   --->   "%add_ln1192_94 = add i40 %shl_ln728_92, i40 %mul_ln1192_51"   --->   Operation 1576 'add' 'add_ln1192_94' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_94, i32 8, i32 39"   --->   Operation 1577 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1578 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr = getelementptr i32 %temp_output3_V_0, i64 0, i64 %j_2_cast" [nn_15x15/nn.cpp:45]   --->   Operation 1578 'getelementptr' 'temp_output3_V_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_92 : Operation 1579 [1/1] (0.79ns)   --->   "%store_ln45 = store i32 %trunc_ln708_1, i4 %temp_output3_V_0_addr" [nn_15x15/nn.cpp:45]   --->   Operation 1579 'store' 'store_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 1580 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit"   --->   Operation 1580 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 93 <SV = 60> <Delay = 0.48>
ST_93 : Operation 1581 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit"   --->   Operation 1581 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 94 <SV = 61> <Delay = 0.87>
ST_94 : Operation 1582 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %add_ln89, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread, i5 0, void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader" [nn_15x15/nn.cpp:89]   --->   Operation 1582 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1583 [1/1] (0.87ns)   --->   "%add_ln89 = add i5 %i_3, i5 1" [nn_15x15/nn.cpp:89]   --->   Operation 1583 'add' 'add_ln89' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1584 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1584 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1585 [1/1] (0.87ns)   --->   "%icmp_ln89 = icmp_eq  i5 %i_3, i5 16" [nn_15x15/nn.cpp:89]   --->   Operation 1585 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1586 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 1586 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1587 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split42, void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader" [nn_15x15/nn.cpp:89]   --->   Operation 1587 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1588 [1/1] (0.00ns)   --->   "%i_3_cast = zext i5 %i_3" [nn_15x15/nn.cpp:89]   --->   Operation 1588 'zext' 'i_3_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_94 : Operation 1589 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_1 = getelementptr i32 %temp_output3_V_0, i64 0, i64 %i_3_cast"   --->   Operation 1589 'getelementptr' 'temp_output3_V_0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_94 : Operation 1590 [2/2] (0.79ns)   --->   "%p_Val2_7 = load i4 %temp_output3_V_0_addr_1"   --->   Operation 1590 'load' 'p_Val2_7' <Predicate = (!icmp_ln89)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 1591 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit"   --->   Operation 1591 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 95 <SV = 62> <Delay = 6.70>
ST_95 : Operation 1592 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [nn_15x15/nn.cpp:89]   --->   Operation 1592 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1593 [1/2] (0.79ns)   --->   "%p_Val2_7 = load i4 %temp_output3_V_0_addr_1"   --->   Operation 1593 'load' 'p_Val2_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 1594 [1/1] (1.11ns)   --->   "%icmp_ln885_2 = icmp_eq  i32 %p_Val2_7, i32 0"   --->   Operation 1594 'icmp' 'icmp_ln885_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1595 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_2, void %_ifconv49, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread"   --->   Operation 1595 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1596 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_7, i32 31"   --->   Operation 1596 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1597 [1/1] (1.20ns)   --->   "%tmp_V_4 = sub i32 0, i32 %p_Val2_7"   --->   Operation 1597 'sub' 'tmp_V_4' <Predicate = (!icmp_ln885_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1598 [1/1] (0.52ns)   --->   "%tmp_V_8 = select i1 %p_Result_22, i32 %tmp_V_4, i32 %p_Val2_7"   --->   Operation 1598 'select' 'tmp_V_8' <Predicate = (!icmp_ln885_2)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1599 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_8, i32 31, i32 0"   --->   Operation 1599 'partselect' 'p_Result_23' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1600 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_23, i1 1"   --->   Operation 1600 'cttz' 'l_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1601 [1/1] (1.20ns)   --->   "%sub_ln894_2 = sub i32 32, i32 %l_2"   --->   Operation 1601 'sub' 'sub_ln894_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1602 [1/1] (1.20ns)   --->   "%lsb_index_2 = add i32 %sub_ln894_2, i32 4294967243"   --->   Operation 1602 'add' 'lsb_index_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 1603 'partselect' 'tmp_128' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1604 [1/1] (1.09ns)   --->   "%icmp_ln896_2 = icmp_sgt  i31 %tmp_128, i31 0"   --->   Operation 1604 'icmp' 'icmp_ln896_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1605 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i32 %sub_ln894_2"   --->   Operation 1605 'trunc' 'trunc_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1606 [1/1] (0.88ns)   --->   "%sub_ln897_2 = sub i6 22, i6 %trunc_ln897_2"   --->   Operation 1606 'sub' 'sub_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%zext_ln897_2 = zext i6 %sub_ln897_2"   --->   Operation 1607 'zext' 'zext_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%lshr_ln897_2 = lshr i32 4294967295, i32 %zext_ln897_2"   --->   Operation 1608 'lshr' 'lshr_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%shl_ln899_2 = shl i32 1, i32 %lsb_index_2"   --->   Operation 1609 'shl' 'shl_ln899_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%or_ln899_4 = or i32 %lshr_ln897_2, i32 %shl_ln899_2"   --->   Operation 1610 'or' 'or_ln899_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%and_ln899_4 = and i32 %tmp_V_8, i32 %or_ln899_4"   --->   Operation 1611 'and' 'and_ln899_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1612 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899_2 = icmp_ne  i32 %and_ln899_4, i32 0"   --->   Operation 1612 'icmp' 'icmp_ln899_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 1613 'bitselect' 'tmp_129' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%xor_ln899_2 = xor i1 %tmp_129, i1 1"   --->   Operation 1614 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1615 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_8, i32 %lsb_index_2"   --->   Operation 1615 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_95 : Operation 1616 [1/1] (1.11ns)   --->   "%icmp_ln908_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 1616 'icmp' 'icmp_ln908_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%select_ln896_2 = select i1 %icmp_ln896_2, i1 %icmp_ln899_2, i1 %p_Result_24"   --->   Operation 1617 'select' 'select_ln896_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1618 [1/1] (1.20ns)   --->   "%add_ln908_2 = add i32 %sub_ln894_2, i32 4294967242"   --->   Operation 1618 'add' 'add_ln908_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%and_ln899_5 = and i1 %p_Result_24, i1 %xor_ln899_2"   --->   Operation 1619 'and' 'and_ln899_5' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1620 [1/1] (1.20ns)   --->   "%sub_ln909_2 = sub i32 54, i32 %sub_ln894_2"   --->   Operation 1620 'sub' 'sub_ln909_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1621 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908_4 = select i1 %icmp_ln908_2, i1 %select_ln896_2, i1 %and_ln899_5"   --->   Operation 1621 'select' 'select_ln908_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln893_2 = trunc i32 %l_2"   --->   Operation 1622 'trunc' 'trunc_ln893_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>

State 96 <SV = 63> <Delay = 6.60>
ST_96 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln907_2 = zext i32 %tmp_V_8"   --->   Operation 1623 'zext' 'zext_ln907_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln908_2 = zext i32 %add_ln908_2"   --->   Operation 1624 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00>
ST_96 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%lshr_ln908_2 = lshr i64 %zext_ln907_2, i64 %zext_ln908_2"   --->   Operation 1625 'lshr' 'lshr_ln908_2' <Predicate = (!icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln909_2 = zext i32 %sub_ln909_2"   --->   Operation 1626 'zext' 'zext_ln909_2' <Predicate = (!icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00>
ST_96 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%shl_ln909_2 = shl i64 %zext_ln907_2, i64 %zext_ln909_2"   --->   Operation 1627 'shl' 'shl_ln909_2' <Predicate = (!icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_10 = select i1 %icmp_ln908_2, i64 %lshr_ln908_2, i64 %shl_ln909_2"   --->   Operation 1628 'select' 'm_10' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln911_2 = zext i1 %select_ln908_4"   --->   Operation 1629 'zext' 'zext_ln911_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1630 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_11 = add i64 %m_10, i64 %zext_ln911_2"   --->   Operation 1630 'add' 'm_11' <Predicate = (!icmp_ln885_2)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1631 [1/1] (0.00ns)   --->   "%m_14 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_11, i32 1, i32 63"   --->   Operation 1631 'partselect' 'm_14' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln912_2 = zext i63 %m_14"   --->   Operation 1632 'zext' 'zext_ln912_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1633 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_11, i32 54"   --->   Operation 1633 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1634 [1/1] (0.45ns)   --->   "%select_ln893_2 = select i1 %p_Result_10, i11 1023, i11 1022"   --->   Operation 1634 'select' 'select_ln893_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_2 = sub i11 24, i11 %trunc_ln893_2"   --->   Operation 1635 'sub' 'sub_ln915_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 1636 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915_2 = add i11 %sub_ln915_2, i11 %select_ln893_2"   --->   Operation 1636 'add' 'add_ln915_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_22, i11 %add_ln915_2"   --->   Operation 1637 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1638 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_2, i12 %tmp_3, i32 52, i32 63"   --->   Operation 1638 'partset' 'p_Result_25' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1639 [1/1] (0.00ns)   --->   "%bitcast_ln734_2 = bitcast i64 %p_Result_25"   --->   Operation 1639 'bitcast' 'bitcast_ln734_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln1506_2 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_11, i32 1, i32 52"   --->   Operation 1640 'partselect' 'trunc_ln1506_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_96 : Operation 1641 [1/1] (0.85ns)   --->   "%icmp_ln1506_4 = icmp_ne  i11 %add_ln915_2, i11 2047"   --->   Operation 1641 'icmp' 'icmp_ln1506_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1642 [1/1] (1.34ns)   --->   "%icmp_ln1506_5 = icmp_eq  i52 %trunc_ln1506_2, i52 0"   --->   Operation 1642 'icmp' 'icmp_ln1506_5' <Predicate = (!icmp_ln885_2)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1643 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln734_2, i64 0"   --->   Operation 1643 'dcmp' 'tmp_5' <Predicate = (!icmp_ln885_2)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 64> <Delay = 4.73>
ST_97 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_2)   --->   "%or_ln1506_2 = or i1 %icmp_ln1506_5, i1 %icmp_ln1506_4"   --->   Operation 1644 'or' 'or_ln1506_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1645 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln734_2, i64 0"   --->   Operation 1645 'dcmp' 'tmp_5' <Predicate = (!icmp_ln885_2)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1646 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506_2 = and i1 %or_ln1506_2, i1 %tmp_5"   --->   Operation 1646 'and' 'and_ln1506_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1647 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %and_ln1506_2, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread, void" [nn_15x15/nn.cpp:90]   --->   Operation 1647 'br' 'br_ln90' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_97 : Operation 1648 [1/1] (0.79ns)   --->   "%store_ln91 = store i32 0, i4 %temp_output3_V_0_addr_1" [nn_15x15/nn.cpp:91]   --->   Operation 1648 'store' 'store_ln91' <Predicate = (!icmp_ln885_2 & and_ln1506_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 1649 [1/1] (0.00ns)   --->   "%br_ln91 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread" [nn_15x15/nn.cpp:91]   --->   Operation 1649 'br' 'br_ln91' <Predicate = (!icmp_ln885_2 & and_ln1506_2)> <Delay = 0.00>

State 98 <SV = 62> <Delay = 0.79>
ST_98 : Operation 1650 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_2 = getelementptr i32 %temp_output3_V_0, i64 0, i64 0"   --->   Operation 1650 'getelementptr' 'temp_output3_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1651 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load = load i4 %temp_output3_V_0_addr_2"   --->   Operation 1651 'load' 'temp_output3_V_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 1652 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_3 = getelementptr i32 %temp_output3_V_0, i64 0, i64 1"   --->   Operation 1652 'getelementptr' 'temp_output3_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1653 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_1 = load i4 %temp_output3_V_0_addr_3"   --->   Operation 1653 'load' 'temp_output3_V_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 99 <SV = 63> <Delay = 0.79>
ST_99 : Operation 1654 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load = load i4 %temp_output3_V_0_addr_2"   --->   Operation 1654 'load' 'temp_output3_V_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 1655 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_1 = load i4 %temp_output3_V_0_addr_3"   --->   Operation 1655 'load' 'temp_output3_V_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 1656 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_4 = getelementptr i32 %temp_output3_V_0, i64 0, i64 2"   --->   Operation 1656 'getelementptr' 'temp_output3_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1657 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_2 = load i4 %temp_output3_V_0_addr_4"   --->   Operation 1657 'load' 'temp_output3_V_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 1658 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_5 = getelementptr i32 %temp_output3_V_0, i64 0, i64 3"   --->   Operation 1658 'getelementptr' 'temp_output3_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1659 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_3 = load i4 %temp_output3_V_0_addr_5"   --->   Operation 1659 'load' 'temp_output3_V_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 100 <SV = 64> <Delay = 0.79>
ST_100 : Operation 1660 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_2 = load i4 %temp_output3_V_0_addr_4"   --->   Operation 1660 'load' 'temp_output3_V_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 1661 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_3 = load i4 %temp_output3_V_0_addr_5"   --->   Operation 1661 'load' 'temp_output3_V_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 1662 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_6 = getelementptr i32 %temp_output3_V_0, i64 0, i64 4"   --->   Operation 1662 'getelementptr' 'temp_output3_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1663 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_4 = load i4 %temp_output3_V_0_addr_6"   --->   Operation 1663 'load' 'temp_output3_V_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 1664 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_7 = getelementptr i32 %temp_output3_V_0, i64 0, i64 5"   --->   Operation 1664 'getelementptr' 'temp_output3_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1665 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_5 = load i4 %temp_output3_V_0_addr_7"   --->   Operation 1665 'load' 'temp_output3_V_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 101 <SV = 65> <Delay = 0.79>
ST_101 : Operation 1666 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_4 = load i4 %temp_output3_V_0_addr_6"   --->   Operation 1666 'load' 'temp_output3_V_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 1667 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_5 = load i4 %temp_output3_V_0_addr_7"   --->   Operation 1667 'load' 'temp_output3_V_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 1668 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_8 = getelementptr i32 %temp_output3_V_0, i64 0, i64 6"   --->   Operation 1668 'getelementptr' 'temp_output3_V_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1669 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_6 = load i4 %temp_output3_V_0_addr_8"   --->   Operation 1669 'load' 'temp_output3_V_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 1670 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_9 = getelementptr i32 %temp_output3_V_0, i64 0, i64 7"   --->   Operation 1670 'getelementptr' 'temp_output3_V_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1671 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_7 = load i4 %temp_output3_V_0_addr_9"   --->   Operation 1671 'load' 'temp_output3_V_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 102 <SV = 66> <Delay = 0.79>
ST_102 : Operation 1672 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_6 = load i4 %temp_output3_V_0_addr_8"   --->   Operation 1672 'load' 'temp_output3_V_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 1673 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_7 = load i4 %temp_output3_V_0_addr_9"   --->   Operation 1673 'load' 'temp_output3_V_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 1674 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_10 = getelementptr i32 %temp_output3_V_0, i64 0, i64 8"   --->   Operation 1674 'getelementptr' 'temp_output3_V_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1675 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_8 = load i4 %temp_output3_V_0_addr_10"   --->   Operation 1675 'load' 'temp_output3_V_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 1676 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_11 = getelementptr i32 %temp_output3_V_0, i64 0, i64 9"   --->   Operation 1676 'getelementptr' 'temp_output3_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1677 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_9 = load i4 %temp_output3_V_0_addr_11"   --->   Operation 1677 'load' 'temp_output3_V_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 103 <SV = 67> <Delay = 0.79>
ST_103 : Operation 1678 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_8 = load i4 %temp_output3_V_0_addr_10"   --->   Operation 1678 'load' 'temp_output3_V_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_103 : Operation 1679 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_9 = load i4 %temp_output3_V_0_addr_11"   --->   Operation 1679 'load' 'temp_output3_V_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_103 : Operation 1680 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_12 = getelementptr i32 %temp_output3_V_0, i64 0, i64 10"   --->   Operation 1680 'getelementptr' 'temp_output3_V_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1681 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_10 = load i4 %temp_output3_V_0_addr_12"   --->   Operation 1681 'load' 'temp_output3_V_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_103 : Operation 1682 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_13 = getelementptr i32 %temp_output3_V_0, i64 0, i64 11"   --->   Operation 1682 'getelementptr' 'temp_output3_V_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1683 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_11 = load i4 %temp_output3_V_0_addr_13"   --->   Operation 1683 'load' 'temp_output3_V_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 104 <SV = 68> <Delay = 0.79>
ST_104 : Operation 1684 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_10 = load i4 %temp_output3_V_0_addr_12"   --->   Operation 1684 'load' 'temp_output3_V_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 1685 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_11 = load i4 %temp_output3_V_0_addr_13"   --->   Operation 1685 'load' 'temp_output3_V_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 1686 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_14 = getelementptr i32 %temp_output3_V_0, i64 0, i64 12"   --->   Operation 1686 'getelementptr' 'temp_output3_V_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1687 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_12 = load i4 %temp_output3_V_0_addr_14"   --->   Operation 1687 'load' 'temp_output3_V_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 1688 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_15 = getelementptr i32 %temp_output3_V_0, i64 0, i64 13"   --->   Operation 1688 'getelementptr' 'temp_output3_V_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1689 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_13 = load i4 %temp_output3_V_0_addr_15"   --->   Operation 1689 'load' 'temp_output3_V_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 105 <SV = 69> <Delay = 0.79>
ST_105 : Operation 1690 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_12 = load i4 %temp_output3_V_0_addr_14"   --->   Operation 1690 'load' 'temp_output3_V_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 1691 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_13 = load i4 %temp_output3_V_0_addr_15"   --->   Operation 1691 'load' 'temp_output3_V_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 1692 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_16 = getelementptr i32 %temp_output3_V_0, i64 0, i64 14"   --->   Operation 1692 'getelementptr' 'temp_output3_V_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1693 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_14 = load i4 %temp_output3_V_0_addr_16"   --->   Operation 1693 'load' 'temp_output3_V_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 1694 [1/1] (0.00ns)   --->   "%temp_output3_V_0_addr_17 = getelementptr i32 %temp_output3_V_0, i64 0, i64 15"   --->   Operation 1694 'getelementptr' 'temp_output3_V_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1695 [2/2] (0.79ns)   --->   "%temp_output3_V_0_load_15 = load i4 %temp_output3_V_0_addr_17"   --->   Operation 1695 'load' 'temp_output3_V_0_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 106 <SV = 70> <Delay = 0.79>
ST_106 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i32 %temp_output3_V_0_load"   --->   Operation 1696 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i32 %temp_output3_V_0_load_1"   --->   Operation 1697 'sext' 'sext_ln1192_104' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i32 %temp_output3_V_0_load_2"   --->   Operation 1698 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i32 %temp_output3_V_0_load_3"   --->   Operation 1699 'sext' 'sext_ln1192_105' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i32 %temp_output3_V_0_load_4"   --->   Operation 1700 'sext' 'sext_ln1192_106' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i32 %temp_output3_V_0_load_5"   --->   Operation 1701 'sext' 'sext_ln1192_107' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i32 %temp_output3_V_0_load_6"   --->   Operation 1702 'sext' 'sext_ln1192_108' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i32 %temp_output3_V_0_load_7"   --->   Operation 1703 'sext' 'sext_ln1192_109' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i32 %temp_output3_V_0_load_8"   --->   Operation 1704 'sext' 'sext_ln1192_110' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i32 %temp_output3_V_0_load_9"   --->   Operation 1705 'sext' 'sext_ln1192_111' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i32 %temp_output3_V_0_load_10"   --->   Operation 1706 'sext' 'sext_ln1192_112' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i32 %temp_output3_V_0_load_11"   --->   Operation 1707 'sext' 'sext_ln1192_113' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i32 %temp_output3_V_0_load_12"   --->   Operation 1708 'sext' 'sext_ln1192_114' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i32 %temp_output3_V_0_load_13"   --->   Operation 1709 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1710 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_14 = load i4 %temp_output3_V_0_addr_16"   --->   Operation 1710 'load' 'temp_output3_V_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i32 %temp_output3_V_0_load_14"   --->   Operation 1711 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1712 [1/2] (0.79ns)   --->   "%temp_output3_V_0_load_15 = load i4 %temp_output3_V_0_addr_17"   --->   Operation 1712 'load' 'temp_output3_V_0_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 1713 [1/1] (0.00ns)   --->   "%temp_output3_V_0_load_15_cast = sext i32 %temp_output3_V_0_load_15"   --->   Operation 1713 'sext' 'temp_output3_V_0_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1714 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit"   --->   Operation 1714 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 107 <SV = 71> <Delay = 0.88>
ST_107 : Operation 1715 [1/1] (0.00ns)   --->   "%j_3 = phi i4 %add_ln54, void %.split40, i4 0, void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader" [nn_15x15/nn.cpp:54]   --->   Operation 1715 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1716 [1/1] (0.86ns)   --->   "%add_ln54 = add i4 %j_3, i4 1" [nn_15x15/nn.cpp:54]   --->   Operation 1716 'add' 'add_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1717 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1717 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1718 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_eq  i4 %j_3, i4 10" [nn_15x15/nn.cpp:54]   --->   Operation 1718 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 1719 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1720 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split40, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit" [nn_15x15/nn.cpp:54]   --->   Operation 1720 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1721 [1/1] (0.00ns)   --->   "%j_3_cast = zext i4 %j_3" [nn_15x15/nn.cpp:54]   --->   Operation 1721 'zext' 'j_3_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1722 [1/1] (0.00ns)   --->   "%layer4_weights_V_0_addr = getelementptr i11 %layer4_weights_V_0, i64 0, i64 %j_3_cast"   --->   Operation 1722 'getelementptr' 'layer4_weights_V_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1723 [2/2] (0.79ns)   --->   "%layer4_weights_V_0_load = load i4 %layer4_weights_V_0_addr"   --->   Operation 1723 'load' 'layer4_weights_V_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_107 : Operation 1724 [1/1] (0.00ns)   --->   "%layer4_weights_V_1_addr = getelementptr i12 %layer4_weights_V_1, i64 0, i64 %j_3_cast"   --->   Operation 1724 'getelementptr' 'layer4_weights_V_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1725 [2/2] (0.79ns)   --->   "%layer4_weights_V_1_load = load i4 %layer4_weights_V_1_addr"   --->   Operation 1725 'load' 'layer4_weights_V_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_107 : Operation 1726 [1/1] (0.00ns)   --->   "%layer4_weights_V_2_addr = getelementptr i8 %layer4_weights_V_2, i64 0, i64 %j_3_cast"   --->   Operation 1726 'getelementptr' 'layer4_weights_V_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1727 [2/2] (0.79ns)   --->   "%layer4_weights_V_2_load = load i4 %layer4_weights_V_2_addr"   --->   Operation 1727 'load' 'layer4_weights_V_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_107 : Operation 1728 [1/1] (0.00ns)   --->   "%layer4_weights_V_3_addr = getelementptr i11 %layer4_weights_V_3, i64 0, i64 %j_3_cast"   --->   Operation 1728 'getelementptr' 'layer4_weights_V_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1729 [2/2] (0.79ns)   --->   "%layer4_weights_V_3_load = load i4 %layer4_weights_V_3_addr"   --->   Operation 1729 'load' 'layer4_weights_V_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_107 : Operation 1730 [1/1] (0.00ns)   --->   "%layer4_weights_V_4_addr = getelementptr i11 %layer4_weights_V_4, i64 0, i64 %j_3_cast"   --->   Operation 1730 'getelementptr' 'layer4_weights_V_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1731 [2/2] (0.79ns)   --->   "%layer4_weights_V_4_load = load i4 %layer4_weights_V_4_addr"   --->   Operation 1731 'load' 'layer4_weights_V_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_107 : Operation 1732 [1/1] (0.00ns)   --->   "%layer4_weights_V_5_addr = getelementptr i11 %layer4_weights_V_5, i64 0, i64 %j_3_cast"   --->   Operation 1732 'getelementptr' 'layer4_weights_V_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 1733 [2/2] (0.79ns)   --->   "%layer4_weights_V_5_load = load i4 %layer4_weights_V_5_addr"   --->   Operation 1733 'load' 'layer4_weights_V_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 108 <SV = 72> <Delay = 7.13>
ST_108 : Operation 1734 [1/2] (0.79ns)   --->   "%layer4_weights_V_0_load = load i4 %layer4_weights_V_0_addr"   --->   Operation 1734 'load' 'layer4_weights_V_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_108 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i11 %layer4_weights_V_0_load"   --->   Operation 1735 'sext' 'sext_ln708_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1736 [1/1] (3.88ns)   --->   "%mul_ln708_2 = mul i40 %sext_ln708_5, i40 %sext_ln708_4"   --->   Operation 1736 'mul' 'mul_ln708_2' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1737 [1/2] (0.79ns)   --->   "%layer4_weights_V_1_load = load i4 %layer4_weights_V_1_addr"   --->   Operation 1737 'load' 'layer4_weights_V_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_108 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i12 %layer4_weights_V_1_load"   --->   Operation 1738 'sext' 'sext_ln1192_115' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1739 [1/1] (3.88ns)   --->   "%mul_ln1192_52 = mul i40 %sext_ln1192_115, i40 %sext_ln1192_104"   --->   Operation 1739 'mul' 'mul_ln1192_52' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708_2, i32 8, i32 39"   --->   Operation 1740 'partselect' 'tmp_100' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1741 [1/1] (0.00ns)   --->   "%shl_ln728_93 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_100, i8 0"   --->   Operation 1741 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1742 [1/1] (1.23ns)   --->   "%add_ln1192_95 = add i40 %shl_ln728_93, i40 %mul_ln1192_52"   --->   Operation 1742 'add' 'add_ln1192_95' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1743 [1/2] (0.79ns)   --->   "%layer4_weights_V_2_load = load i4 %layer4_weights_V_2_addr"   --->   Operation 1743 'load' 'layer4_weights_V_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_108 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i8 %layer4_weights_V_2_load"   --->   Operation 1744 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1745 [1/1] (3.88ns)   --->   "%mul_ln703_7 = mul i40 %sext_ln1118_43, i40 %sext_ln1116_42"   --->   Operation 1745 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_95, i32 8, i32 39"   --->   Operation 1746 'partselect' 'tmp_101' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1747 [1/1] (0.00ns)   --->   "%shl_ln728_94 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_101, i8 0"   --->   Operation 1747 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1748 [1/1] (1.23ns)   --->   "%add_ln1192_96 = add i40 %shl_ln728_94, i40 %mul_ln703_7"   --->   Operation 1748 'add' 'add_ln1192_96' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1749 [1/2] (0.79ns)   --->   "%layer4_weights_V_3_load = load i4 %layer4_weights_V_3_addr"   --->   Operation 1749 'load' 'layer4_weights_V_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_108 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i11 %layer4_weights_V_3_load"   --->   Operation 1750 'sext' 'sext_ln1192_116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1751 [1/1] (3.88ns)   --->   "%mul_ln1192_53 = mul i40 %sext_ln1192_116, i40 %sext_ln1192_105"   --->   Operation 1751 'mul' 'mul_ln1192_53' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_96, i32 8, i32 39"   --->   Operation 1752 'partselect' 'tmp_102' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1753 [1/2] (0.79ns)   --->   "%layer4_weights_V_4_load = load i4 %layer4_weights_V_4_addr"   --->   Operation 1753 'load' 'layer4_weights_V_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_108 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i11 %layer4_weights_V_4_load"   --->   Operation 1754 'sext' 'sext_ln1192_117' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1755 [1/1] (3.88ns)   --->   "%mul_ln1192_54 = mul i40 %sext_ln1192_117, i40 %sext_ln1192_106"   --->   Operation 1755 'mul' 'mul_ln1192_54' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1756 [1/2] (0.79ns)   --->   "%layer4_weights_V_5_load = load i4 %layer4_weights_V_5_addr"   --->   Operation 1756 'load' 'layer4_weights_V_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_108 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i11 %layer4_weights_V_5_load"   --->   Operation 1757 'sext' 'sext_ln1192_118' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1758 [1/1] (3.88ns)   --->   "%mul_ln1192_55 = mul i40 %sext_ln1192_118, i40 %sext_ln1192_107"   --->   Operation 1758 'mul' 'mul_ln1192_55' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1759 [1/1] (0.00ns)   --->   "%layer4_weights_V_6_addr = getelementptr i11 %layer4_weights_V_6, i64 0, i64 %j_3_cast"   --->   Operation 1759 'getelementptr' 'layer4_weights_V_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1760 [2/2] (0.79ns)   --->   "%layer4_weights_V_6_load = load i4 %layer4_weights_V_6_addr"   --->   Operation 1760 'load' 'layer4_weights_V_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_108 : Operation 1761 [1/1] (0.00ns)   --->   "%layer4_weights_V_7_addr = getelementptr i11 %layer4_weights_V_7, i64 0, i64 %j_3_cast"   --->   Operation 1761 'getelementptr' 'layer4_weights_V_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1762 [2/2] (0.79ns)   --->   "%layer4_weights_V_7_load = load i4 %layer4_weights_V_7_addr"   --->   Operation 1762 'load' 'layer4_weights_V_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_108 : Operation 1763 [1/1] (0.00ns)   --->   "%layer4_weights_V_8_addr = getelementptr i10 %layer4_weights_V_8, i64 0, i64 %j_3_cast"   --->   Operation 1763 'getelementptr' 'layer4_weights_V_8_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1764 [2/2] (0.79ns)   --->   "%layer4_weights_V_8_load = load i4 %layer4_weights_V_8_addr"   --->   Operation 1764 'load' 'layer4_weights_V_8_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_108 : Operation 1765 [1/1] (0.00ns)   --->   "%layer4_weights_V_9_addr = getelementptr i12 %layer4_weights_V_9, i64 0, i64 %j_3_cast"   --->   Operation 1765 'getelementptr' 'layer4_weights_V_9_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1766 [2/2] (0.79ns)   --->   "%layer4_weights_V_9_load = load i4 %layer4_weights_V_9_addr"   --->   Operation 1766 'load' 'layer4_weights_V_9_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_108 : Operation 1767 [1/1] (0.00ns)   --->   "%layer4_weights_V_10_addr = getelementptr i11 %layer4_weights_V_10, i64 0, i64 %j_3_cast"   --->   Operation 1767 'getelementptr' 'layer4_weights_V_10_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 1768 [2/2] (0.79ns)   --->   "%layer4_weights_V_10_load = load i4 %layer4_weights_V_10_addr"   --->   Operation 1768 'load' 'layer4_weights_V_10_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 109 <SV = 73> <Delay = 7.13>
ST_109 : Operation 1769 [1/1] (0.00ns)   --->   "%shl_ln728_95 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_102, i8 0"   --->   Operation 1769 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1770 [1/1] (1.23ns)   --->   "%add_ln1192_97 = add i40 %shl_ln728_95, i40 %mul_ln1192_53"   --->   Operation 1770 'add' 'add_ln1192_97' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_97, i32 8, i32 39"   --->   Operation 1771 'partselect' 'tmp_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1772 [1/1] (0.00ns)   --->   "%shl_ln728_96 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_103, i8 0"   --->   Operation 1772 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1773 [1/1] (1.23ns)   --->   "%add_ln1192_98 = add i40 %shl_ln728_96, i40 %mul_ln1192_54"   --->   Operation 1773 'add' 'add_ln1192_98' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_98, i32 8, i32 39"   --->   Operation 1774 'partselect' 'tmp_104' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1775 [1/1] (0.00ns)   --->   "%shl_ln728_97 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_104, i8 0"   --->   Operation 1775 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1776 [1/1] (1.23ns)   --->   "%add_ln1192_99 = add i40 %shl_ln728_97, i40 %mul_ln1192_55"   --->   Operation 1776 'add' 'add_ln1192_99' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1777 [1/2] (0.79ns)   --->   "%layer4_weights_V_6_load = load i4 %layer4_weights_V_6_addr"   --->   Operation 1777 'load' 'layer4_weights_V_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_109 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i11 %layer4_weights_V_6_load"   --->   Operation 1778 'sext' 'sext_ln1192_119' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1779 [1/1] (3.88ns)   --->   "%mul_ln1192_56 = mul i40 %sext_ln1192_119, i40 %sext_ln1192_108"   --->   Operation 1779 'mul' 'mul_ln1192_56' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_99, i32 8, i32 39"   --->   Operation 1780 'partselect' 'tmp_105' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1781 [1/1] (0.00ns)   --->   "%shl_ln728_98 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_105, i8 0"   --->   Operation 1781 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1782 [1/1] (1.23ns)   --->   "%add_ln1192_100 = add i40 %shl_ln728_98, i40 %mul_ln1192_56"   --->   Operation 1782 'add' 'add_ln1192_100' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1783 [1/2] (0.79ns)   --->   "%layer4_weights_V_7_load = load i4 %layer4_weights_V_7_addr"   --->   Operation 1783 'load' 'layer4_weights_V_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_109 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i11 %layer4_weights_V_7_load"   --->   Operation 1784 'sext' 'sext_ln1192_120' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1785 [1/1] (3.88ns)   --->   "%mul_ln1192_57 = mul i40 %sext_ln1192_120, i40 %sext_ln1192_109"   --->   Operation 1785 'mul' 'mul_ln1192_57' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_100, i32 8, i32 39"   --->   Operation 1786 'partselect' 'tmp_106' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1787 [1/1] (0.00ns)   --->   "%shl_ln728_99 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_106, i8 0"   --->   Operation 1787 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1788 [1/1] (1.23ns)   --->   "%add_ln1192_101 = add i40 %shl_ln728_99, i40 %mul_ln1192_57"   --->   Operation 1788 'add' 'add_ln1192_101' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1789 [1/2] (0.79ns)   --->   "%layer4_weights_V_8_load = load i4 %layer4_weights_V_8_addr"   --->   Operation 1789 'load' 'layer4_weights_V_8_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_109 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i10 %layer4_weights_V_8_load"   --->   Operation 1790 'sext' 'sext_ln1192_121' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1791 [1/1] (3.88ns)   --->   "%mul_ln1192_58 = mul i40 %sext_ln1192_121, i40 %sext_ln1192_110"   --->   Operation 1791 'mul' 'mul_ln1192_58' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_101, i32 8, i32 39"   --->   Operation 1792 'partselect' 'tmp_107' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1793 [1/2] (0.79ns)   --->   "%layer4_weights_V_9_load = load i4 %layer4_weights_V_9_addr"   --->   Operation 1793 'load' 'layer4_weights_V_9_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_109 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i12 %layer4_weights_V_9_load"   --->   Operation 1794 'sext' 'sext_ln1192_122' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1795 [1/1] (3.88ns)   --->   "%mul_ln1192_59 = mul i40 %sext_ln1192_122, i40 %sext_ln1192_111"   --->   Operation 1795 'mul' 'mul_ln1192_59' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1796 [1/2] (0.79ns)   --->   "%layer4_weights_V_10_load = load i4 %layer4_weights_V_10_addr"   --->   Operation 1796 'load' 'layer4_weights_V_10_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_109 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i11 %layer4_weights_V_10_load"   --->   Operation 1797 'sext' 'sext_ln1192_123' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1798 [1/1] (3.88ns)   --->   "%mul_ln1192_60 = mul i40 %sext_ln1192_123, i40 %sext_ln1192_112"   --->   Operation 1798 'mul' 'mul_ln1192_60' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1799 [1/1] (0.00ns)   --->   "%layer4_weights_V_11_addr = getelementptr i10 %layer4_weights_V_11, i64 0, i64 %j_3_cast"   --->   Operation 1799 'getelementptr' 'layer4_weights_V_11_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1800 [2/2] (0.79ns)   --->   "%layer4_weights_V_11_load = load i4 %layer4_weights_V_11_addr"   --->   Operation 1800 'load' 'layer4_weights_V_11_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_109 : Operation 1801 [1/1] (0.00ns)   --->   "%layer4_weights_V_12_addr = getelementptr i11 %layer4_weights_V_12, i64 0, i64 %j_3_cast"   --->   Operation 1801 'getelementptr' 'layer4_weights_V_12_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1802 [2/2] (0.79ns)   --->   "%layer4_weights_V_12_load = load i4 %layer4_weights_V_12_addr"   --->   Operation 1802 'load' 'layer4_weights_V_12_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_109 : Operation 1803 [1/1] (0.00ns)   --->   "%layer4_weights_V_13_addr = getelementptr i8 %layer4_weights_V_13, i64 0, i64 %j_3_cast"   --->   Operation 1803 'getelementptr' 'layer4_weights_V_13_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1804 [2/2] (0.79ns)   --->   "%layer4_weights_V_13_load = load i4 %layer4_weights_V_13_addr"   --->   Operation 1804 'load' 'layer4_weights_V_13_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_109 : Operation 1805 [1/1] (0.00ns)   --->   "%layer4_weights_V_14_addr = getelementptr i8 %layer4_weights_V_14, i64 0, i64 %j_3_cast"   --->   Operation 1805 'getelementptr' 'layer4_weights_V_14_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 1806 [2/2] (0.79ns)   --->   "%layer4_weights_V_14_load = load i4 %layer4_weights_V_14_addr"   --->   Operation 1806 'load' 'layer4_weights_V_14_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 110 <SV = 74> <Delay = 7.13>
ST_110 : Operation 1807 [1/1] (0.00ns)   --->   "%shl_ln728_100 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_107, i8 0"   --->   Operation 1807 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1808 [1/1] (1.23ns)   --->   "%add_ln1192_102 = add i40 %shl_ln728_100, i40 %mul_ln1192_58"   --->   Operation 1808 'add' 'add_ln1192_102' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_102, i32 8, i32 39"   --->   Operation 1809 'partselect' 'tmp_108' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1810 [1/1] (0.00ns)   --->   "%shl_ln728_101 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_108, i8 0"   --->   Operation 1810 'bitconcatenate' 'shl_ln728_101' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1811 [1/1] (1.23ns)   --->   "%add_ln1192_103 = add i40 %shl_ln728_101, i40 %mul_ln1192_59"   --->   Operation 1811 'add' 'add_ln1192_103' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_103, i32 8, i32 39"   --->   Operation 1812 'partselect' 'tmp_109' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1813 [1/1] (0.00ns)   --->   "%shl_ln728_102 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_109, i8 0"   --->   Operation 1813 'bitconcatenate' 'shl_ln728_102' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1814 [1/1] (1.23ns)   --->   "%add_ln1192_104 = add i40 %shl_ln728_102, i40 %mul_ln1192_60"   --->   Operation 1814 'add' 'add_ln1192_104' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1815 [1/2] (0.79ns)   --->   "%layer4_weights_V_11_load = load i4 %layer4_weights_V_11_addr"   --->   Operation 1815 'load' 'layer4_weights_V_11_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_110 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i10 %layer4_weights_V_11_load"   --->   Operation 1816 'sext' 'sext_ln1192_124' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1817 [1/1] (3.88ns)   --->   "%mul_ln1192_61 = mul i40 %sext_ln1192_124, i40 %sext_ln1192_113"   --->   Operation 1817 'mul' 'mul_ln1192_61' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_104, i32 8, i32 39"   --->   Operation 1818 'partselect' 'tmp_110' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1819 [1/1] (0.00ns)   --->   "%shl_ln728_103 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_110, i8 0"   --->   Operation 1819 'bitconcatenate' 'shl_ln728_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1820 [1/1] (1.23ns)   --->   "%add_ln1192_105 = add i40 %shl_ln728_103, i40 %mul_ln1192_61"   --->   Operation 1820 'add' 'add_ln1192_105' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1821 [1/2] (0.79ns)   --->   "%layer4_weights_V_12_load = load i4 %layer4_weights_V_12_addr"   --->   Operation 1821 'load' 'layer4_weights_V_12_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_110 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i11 %layer4_weights_V_12_load"   --->   Operation 1822 'sext' 'sext_ln1192_125' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1823 [1/1] (3.88ns)   --->   "%mul_ln1192_62 = mul i40 %sext_ln1192_125, i40 %sext_ln1192_114"   --->   Operation 1823 'mul' 'mul_ln1192_62' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_105, i32 8, i32 39"   --->   Operation 1824 'partselect' 'tmp_111' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1825 [1/1] (0.00ns)   --->   "%shl_ln728_104 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_111, i8 0"   --->   Operation 1825 'bitconcatenate' 'shl_ln728_104' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1826 [1/1] (1.23ns)   --->   "%add_ln1192_106 = add i40 %shl_ln728_104, i40 %mul_ln1192_62"   --->   Operation 1826 'add' 'add_ln1192_106' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1827 [1/2] (0.79ns)   --->   "%layer4_weights_V_13_load = load i4 %layer4_weights_V_13_addr"   --->   Operation 1827 'load' 'layer4_weights_V_13_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_110 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i8 %layer4_weights_V_13_load"   --->   Operation 1828 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1829 [1/1] (3.88ns)   --->   "%mul_ln703_8 = mul i40 %sext_ln1118_44, i40 %sext_ln1116_43"   --->   Operation 1829 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_106, i32 8, i32 39"   --->   Operation 1830 'partselect' 'tmp_112' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1831 [1/2] (0.79ns)   --->   "%layer4_weights_V_14_load = load i4 %layer4_weights_V_14_addr"   --->   Operation 1831 'load' 'layer4_weights_V_14_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_110 : Operation 1832 [1/1] (0.00ns)   --->   "%layer4_weights_V_15_addr = getelementptr i8 %layer4_weights_V_15, i64 0, i64 %j_3_cast"   --->   Operation 1832 'getelementptr' 'layer4_weights_V_15_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 1833 [2/2] (0.79ns)   --->   "%layer4_weights_V_15_load = load i4 %layer4_weights_V_15_addr"   --->   Operation 1833 'load' 'layer4_weights_V_15_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 111 <SV = 75> <Delay = 7.13>
ST_111 : Operation 1834 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [nn_15x15/nn.cpp:54]   --->   Operation 1834 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1835 [1/1] (0.00ns)   --->   "%shl_ln728_105 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_112, i8 0"   --->   Operation 1835 'bitconcatenate' 'shl_ln728_105' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1836 [1/1] (1.23ns)   --->   "%add_ln1192_107 = add i40 %shl_ln728_105, i40 %mul_ln703_8"   --->   Operation 1836 'add' 'add_ln1192_107' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i8 %layer4_weights_V_14_load"   --->   Operation 1837 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1838 [1/1] (3.88ns)   --->   "%mul_ln703_9 = mul i40 %sext_ln1118_45, i40 %sext_ln1116_44"   --->   Operation 1838 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_107, i32 8, i32 39"   --->   Operation 1839 'partselect' 'tmp_113' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln728_106 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_113, i8 0"   --->   Operation 1840 'bitconcatenate' 'shl_ln728_106' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1841 [1/1] (1.23ns)   --->   "%add_ln1192_108 = add i40 %shl_ln728_106, i40 %mul_ln703_9"   --->   Operation 1841 'add' 'add_ln1192_108' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1842 [1/2] (0.79ns)   --->   "%layer4_weights_V_15_load = load i4 %layer4_weights_V_15_addr"   --->   Operation 1842 'load' 'layer4_weights_V_15_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_111 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i8 %layer4_weights_V_15_load"   --->   Operation 1843 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1844 [1/1] (3.88ns)   --->   "%mul_ln703_10 = mul i40 %sext_ln1118_46, i40 %temp_output3_V_0_load_15_cast"   --->   Operation 1844 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln54)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_108, i32 8, i32 39"   --->   Operation 1845 'partselect' 'tmp_114' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1846 [1/1] (0.00ns)   --->   "%shl_ln728_107 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_114, i8 0"   --->   Operation 1846 'bitconcatenate' 'shl_ln728_107' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1847 [1/1] (1.23ns)   --->   "%add_ln1192_109 = add i40 %shl_ln728_107, i40 %mul_ln703_10"   --->   Operation 1847 'add' 'add_ln1192_109' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_109, i32 8, i32 39"   --->   Operation 1848 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1849 [1/1] (0.00ns)   --->   "%temp_output4_V_0_addr_1 = getelementptr i32 %temp_output4_V_0, i64 0, i64 %j_3_cast" [nn_15x15/nn.cpp:59]   --->   Operation 1849 'getelementptr' 'temp_output4_V_0_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 1850 [1/1] (0.79ns)   --->   "%store_ln59 = store i32 %trunc_ln708_2, i4 %temp_output4_V_0_addr_1" [nn_15x15/nn.cpp:59]   --->   Operation 1850 'store' 'store_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_111 : Operation 1851 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit"   --->   Operation 1851 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 112 <SV = 72> <Delay = 0.79>
ST_112 : Operation 1852 [1/1] (0.00ns)   --->   "%temp_output4_V_0_addr = getelementptr i32 %temp_output4_V_0, i64 0, i64 0" [nn_15x15/nn.cpp:102]   --->   Operation 1852 'getelementptr' 'temp_output4_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1853 [2/2] (0.79ns)   --->   "%max_val_V = load i4 %temp_output4_V_0_addr" [nn_15x15/nn.cpp:102]   --->   Operation 1853 'load' 'max_val_V' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 113 <SV = 73> <Delay = 0.79>
ST_113 : Operation 1854 [1/2] (0.79ns)   --->   "%max_val_V = load i4 %temp_output4_V_0_addr" [nn_15x15/nn.cpp:102]   --->   Operation 1854 'load' 'max_val_V' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_113 : Operation 1855 [1/1] (0.48ns)   --->   "%br_ln105 = br void" [nn_15x15/nn.cpp:105]   --->   Operation 1855 'br' 'br_ln105' <Predicate = true> <Delay = 0.48>

State 114 <SV = 74> <Delay = 0.88>
ST_114 : Operation 1856 [1/1] (0.00ns)   --->   "%i_4 = phi i4 %add_ln105, void %.split, i4 1, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit" [nn_15x15/nn.cpp:107]   --->   Operation 1856 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1857 [1/1] (0.00ns)   --->   "%max_idx = phi i32 %max_idx_1, void %.split, i32 0, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit"   --->   Operation 1857 'phi' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1858 [1/1] (0.00ns)   --->   "%max_val_V_1 = phi i32 %max_val_V_2, void %.split, i32 %max_val_V, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit"   --->   Operation 1858 'phi' 'max_val_V_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1859 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1859 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1860 [1/1] (0.88ns)   --->   "%icmp_ln105 = icmp_eq  i4 %i_4, i4 10" [nn_15x15/nn.cpp:105]   --->   Operation 1860 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1861 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 1861 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1862 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split, void %_Z13hw_act_layer4PA10_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERi.exit" [nn_15x15/nn.cpp:105]   --->   Operation 1862 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1863 [1/1] (0.86ns)   --->   "%add_ln105 = add i4 %i_4, i4 1" [nn_15x15/nn.cpp:105]   --->   Operation 1863 'add' 'add_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln107_cast = zext i4 %i_4" [nn_15x15/nn.cpp:107]   --->   Operation 1864 'zext' 'trunc_ln107_cast' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_114 : Operation 1865 [1/1] (0.00ns)   --->   "%temp_output4_V_0_addr_2 = getelementptr i32 %temp_output4_V_0, i64 0, i64 %trunc_ln107_cast"   --->   Operation 1865 'getelementptr' 'temp_output4_V_0_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_114 : Operation 1866 [2/2] (0.79ns)   --->   "%temp_output4_V_0_load = load i4 %temp_output4_V_0_addr_2"   --->   Operation 1866 'load' 'temp_output4_V_0_load' <Predicate = (!icmp_ln105)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 115 <SV = 75> <Delay = 2.42>
ST_115 : Operation 1867 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [nn_15x15/nn.cpp:102]   --->   Operation 1867 'specloopname' 'specloopname_ln102' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_115 : Operation 1868 [1/2] (0.79ns)   --->   "%temp_output4_V_0_load = load i4 %temp_output4_V_0_addr_2"   --->   Operation 1868 'load' 'temp_output4_V_0_load' <Predicate = (!icmp_ln105)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_115 : Operation 1869 [1/1] (1.11ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %temp_output4_V_0_load, i32 %max_val_V_1"   --->   Operation 1869 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln105)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1870 [1/1] (0.52ns)   --->   "%max_val_V_2 = select i1 %icmp_ln1494, i32 %temp_output4_V_0_load, i32 %max_val_V_1" [nn_15x15/nn.cpp:107]   --->   Operation 1870 'select' 'max_val_V_2' <Predicate = (!icmp_ln105)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %i_4" [nn_15x15/nn.cpp:107]   --->   Operation 1871 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_115 : Operation 1872 [1/1] (0.52ns)   --->   "%max_idx_1 = select i1 %icmp_ln1494, i32 %zext_ln107, i32 %max_idx" [nn_15x15/nn.cpp:107]   --->   Operation 1872 'select' 'max_idx_1' <Predicate = (!icmp_ln105)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1873 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1873 'br' 'br_ln0' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 116 <SV = 75> <Delay = 0.00>
ST_116 : Operation 1874 [1/1] (0.00ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_vld.volatile.i32P0A, i32 %bram_output, i32 %max_idx" [nn_15x15/nn.cpp:142]   --->   Operation 1874 'write' 'write_ln142' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1875 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [nn_15x15/nn.cpp:143]   --->   Operation 1875 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', nn_15x15/nn.cpp:4) with incoming values : ('add_ln4', nn_15x15/nn.cpp:4) [244]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', nn_15x15/nn.cpp:4) with incoming values : ('add_ln4', nn_15x15/nn.cpp:4) [244]  (0 ns)
	'getelementptr' operation ('input_img_addr', nn_15x15/nn.cpp:5) [253]  (0 ns)
	'load' operation ('input_img_load', nn_15x15/nn.cpp:5) on array 'input_img' [254]  (1.35 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'load' operation ('input_img_load', nn_15x15/nn.cpp:5) on array 'input_img' [254]  (1.35 ns)
	'fpext' operation ('d') [256]  (2.79 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'fpext' operation ('d') [256]  (2.79 ns)
	'icmp' operation ('icmp_ln571') [267]  (1.47 ns)

 <State 5>: 7.28ns
The critical path consists of the following:
	'add' operation ('add_ln581') [270]  (0.962 ns)
	'select' operation ('sh_amt') [272]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [289]  (0.861 ns)
	'and' operation ('and_ln585') [290]  (0 ns)
	'select' operation ('select_ln571_1') [296]  (1.7 ns)
	'select' operation ('select_ln571_3') [298]  (1.45 ns)
	'select' operation ('select_ln571_4') [300]  (0.525 ns)
	'store' operation ('store_ln5', nn_15x15/nn.cpp:5) of variable 'select_ln571_4' on array 'input.V', nn_15x15/nn.cpp:122 [302]  (1.35 ns)

 <State 6>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', nn_15x15/nn.cpp:12) with incoming values : ('add_ln12_1', nn_15x15/nn.cpp:12) [307]  (0.489 ns)

 <State 7>: 3.66ns
The critical path consists of the following:
	'phi' operation ('j', nn_15x15/nn.cpp:12) with incoming values : ('select_ln12_1', nn_15x15/nn.cpp:12) [308]  (0 ns)
	'add' operation ('add_ln12', nn_15x15/nn.cpp:12) [316]  (0.897 ns)
	'select' operation ('select_ln12_1', nn_15x15/nn.cpp:12) [321]  (0.42 ns)
	'add' operation ('add_ln1118') [327]  (0.989 ns)
	'getelementptr' operation ('weights_layer1_weights_V_addr') [329]  (0 ns)
	'load' operation ('weights_layer1_weights_V_load') on array 'weights_layer1_weights_V' [334]  (1.35 ns)

 <State 8>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input.V', nn_15x15/nn.cpp:122 [332]  (1.35 ns)
	'mul' operation ('mul_ln1192') [336]  (3.88 ns)
	'add' operation ('ret.V') [339]  (1.23 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_V_0_addr_65', nn_15x15/nn.cpp:18) [345]  (0 ns)
	'store' operation ('store_ln18', nn_15x15/nn.cpp:18) of variable 'sum.V' on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [346]  (1.35 ns)

 <State 10>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', nn_15x15/nn.cpp:66) with incoming values : ('add_ln66', nn_15x15/nn.cpp:66) [353]  (0.489 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', nn_15x15/nn.cpp:66) with incoming values : ('add_ln66', nn_15x15/nn.cpp:66) [353]  (0 ns)
	'getelementptr' operation ('temp_output_V_0_addr') [362]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [363]  (1.35 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [363]  (1.35 ns)
	'sub' operation ('tmp.V') [368]  (1.2 ns)
	'select' operation ('tmp.V') [369]  (0.525 ns)
	'cttz' operation ('l') [371]  (0 ns)
	'sub' operation ('sub_ln894') [372]  (1.2 ns)
	'add' operation ('lsb_index') [373]  (1.2 ns)
	'shl' operation ('shl_ln899') [380]  (0 ns)
	'or' operation ('or_ln899_3') [381]  (0 ns)
	'and' operation ('and_ln899') [382]  (0 ns)
	'icmp' operation ('icmp_ln899') [383]  (1.45 ns)
	'select' operation ('select_ln896') [389]  (0 ns)
	'select' operation ('select_ln908') [397]  (0.331 ns)

 <State 13>: 6.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln909') [396]  (0 ns)
	'select' operation ('m') [398]  (0 ns)
	'add' operation ('m') [400]  (1.47 ns)
	'select' operation ('select_ln893') [404]  (0.451 ns)
	'add' operation ('add_ln915') [407]  (1.07 ns)
	'dcmp' operation ('tmp') [415]  (3.61 ns)

 <State 14>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp') [415]  (3.61 ns)
	'and' operation ('and_ln1506') [416]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 15>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_V_0_addr_1') [424]  (0 ns)
	'load' operation ('temp_output_V_0_load') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [425]  (1.35 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [425]  (1.35 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_2') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [431]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_4') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [437]  (1.35 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_6') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [443]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_8') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [449]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_10') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [455]  (1.35 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_12') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [461]  (1.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_14') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [467]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_16') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [473]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_18') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [479]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_20') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [485]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_22') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [491]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_24') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [497]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_26') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [503]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_28') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [509]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_30') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [515]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_32') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [521]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_34') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [527]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_36') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [533]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_38') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [539]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_40') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [545]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_42') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [551]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_44') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [557]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_46') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [563]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_48') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [569]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_50') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [575]  (1.35 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_52') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [581]  (1.35 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_54') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [587]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_56') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [593]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_58') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [599]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_60') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [605]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_V_0_load_62') on array 'temp_output.V[0]', nn_15x15/nn.cpp:123 [611]  (1.35 ns)

 <State 48>: 0.887ns
The critical path consists of the following:
	'phi' operation ('j', nn_15x15/nn.cpp:26) with incoming values : ('add_ln26', nn_15x15/nn.cpp:26) [618]  (0 ns)
	'add' operation ('add_ln26', nn_15x15/nn.cpp:26) [619]  (0.887 ns)

 <State 49>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_0_load') on array 'layer2_weights_V_0' [628]  (0.79 ns)
	'mul' operation ('mul_ln708') [630]  (3.88 ns)
	'add' operation ('add_ln1192') [637]  (1.23 ns)
	'add' operation ('add_ln1192_1') [644]  (1.23 ns)

 <State 50>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_6_load') on array 'layer2_weights_V_6' [669]  (0.79 ns)
	'mul' operation ('mul_ln1118_2') [671]  (3.88 ns)
	'add' operation ('add_ln1192_5') [675]  (1.23 ns)
	'add' operation ('add_ln1192_6') [682]  (1.23 ns)

 <State 51>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_11_load') on array 'layer2_weights_V_11' [708]  (0.79 ns)
	'mul' operation ('mul_ln1118_6') [710]  (3.88 ns)
	'add' operation ('add_ln1192_10') [714]  (1.23 ns)
	'add' operation ('add_ln1192_11') [722]  (1.23 ns)

 <State 52>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_16_load') on array 'layer2_weights_V_16' [746]  (0.79 ns)
	'mul' operation ('mul_ln703_1') [748]  (3.88 ns)
	'add' operation ('add_ln1192_15') [751]  (1.23 ns)
	'add' operation ('add_ln1192_16') [759]  (1.23 ns)

 <State 53>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_21_load') on array 'layer2_weights_V_21' [783]  (0.79 ns)
	'mul' operation ('mul_ln1118_11') [785]  (3.88 ns)
	'add' operation ('add_ln1192_20') [789]  (1.23 ns)
	'add' operation ('add_ln1192_21') [797]  (1.23 ns)

 <State 54>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_26_load') on array 'layer2_weights_V_26' [822]  (0.79 ns)
	'mul' operation ('mul_ln1118_15') [824]  (3.88 ns)
	'add' operation ('add_ln1192_25') [828]  (1.23 ns)
	'add' operation ('add_ln1192_26') [836]  (1.23 ns)

 <State 55>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_31_load') on array 'layer2_weights_V_31' [861]  (0.79 ns)
	'mul' operation ('mul_ln1192_10') [863]  (3.88 ns)
	'add' operation ('add_ln1192_30') [866]  (1.23 ns)
	'add' operation ('add_ln1192_31') [873]  (1.23 ns)

 <State 56>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_36_load') on array 'layer2_weights_V_36' [897]  (0.79 ns)
	'mul' operation ('mul_ln1192_14') [899]  (3.88 ns)
	'add' operation ('add_ln1192_35') [902]  (1.23 ns)
	'add' operation ('add_ln1192_36') [909]  (1.23 ns)

 <State 57>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_41_load') on array 'layer2_weights_V_41' [933]  (0.79 ns)
	'mul' operation ('mul_ln1118_21') [935]  (3.88 ns)
	'add' operation ('add_ln1192_40') [939]  (1.23 ns)
	'add' operation ('add_ln1192_41') [946]  (1.23 ns)

 <State 58>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_46_load') on array 'layer2_weights_V_46' [970]  (0.79 ns)
	'mul' operation ('mul_ln1118_23') [972]  (3.88 ns)
	'add' operation ('add_ln1192_45') [976]  (1.23 ns)
	'add' operation ('add_ln1192_46') [983]  (1.23 ns)

 <State 59>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_51_load') on array 'layer2_weights_V_51' [1008]  (0.79 ns)
	'mul' operation ('mul_ln1118_26') [1010]  (3.88 ns)
	'add' operation ('add_ln1192_50') [1014]  (1.23 ns)
	'add' operation ('add_ln1192_51') [1022]  (1.23 ns)

 <State 60>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_56_load') on array 'layer2_weights_V_56' [1048]  (0.79 ns)
	'mul' operation ('mul_ln1118_31') [1050]  (3.88 ns)
	'add' operation ('add_ln1192_55') [1054]  (1.23 ns)
	'add' operation ('add_ln1192_56') [1061]  (1.23 ns)

 <State 61>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_61_load') on array 'layer2_weights_V_61' [1086]  (0.79 ns)
	'mul' operation ('mul_ln1118_34') [1088]  (3.88 ns)
	'add' operation ('add_ln1192_60') [1092]  (1.23 ns)
	'add' operation ('add_ln1192_61') [1099]  (1.23 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_63_load') on array 'layer2_weights_V_63' [1101]  (0.79 ns)
	'mul' operation ('mul_ln1118_35') [1103]  (3.88 ns)
	'add' operation ('add_ln1192_62') [1107]  (1.23 ns)
	'store' operation ('store_ln31', nn_15x15/nn.cpp:31) of variable 'trunc_ln708_s' on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1110]  (1.35 ns)

 <State 63>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', nn_15x15/nn.cpp:78) with incoming values : ('add_ln78', nn_15x15/nn.cpp:78) [1115]  (0.489 ns)

 <State 64>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', nn_15x15/nn.cpp:78) with incoming values : ('add_ln78', nn_15x15/nn.cpp:78) [1115]  (0 ns)
	'getelementptr' operation ('temp_output2_V_0_addr_1') [1124]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1125]  (1.35 ns)

 <State 65>: 7.27ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1125]  (1.35 ns)
	'sub' operation ('tmp.V') [1130]  (1.2 ns)
	'select' operation ('tmp.V') [1131]  (0.525 ns)
	'cttz' operation ('l') [1133]  (0 ns)
	'sub' operation ('sub_ln894_1') [1134]  (1.2 ns)
	'add' operation ('lsb_index') [1135]  (1.2 ns)
	'shl' operation ('shl_ln899_1') [1142]  (0 ns)
	'or' operation ('or_ln899') [1143]  (0 ns)
	'and' operation ('and_ln899_2') [1144]  (0 ns)
	'icmp' operation ('icmp_ln899_1') [1145]  (1.45 ns)
	'select' operation ('select_ln896_1') [1151]  (0 ns)
	'select' operation ('select_ln908_2') [1159]  (0.331 ns)

 <State 66>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908_1') [1154]  (0 ns)
	'select' operation ('m') [1160]  (0 ns)
	'add' operation ('m') [1162]  (1.47 ns)
	'select' operation ('select_ln893_1') [1166]  (0.451 ns)
	'add' operation ('add_ln915_1') [1169]  (1.07 ns)
	'dcmp' operation ('tmp_4') [1177]  (3.61 ns)

 <State 67>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4') [1177]  (3.61 ns)
	'and' operation ('and_ln1506_1') [1178]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 68>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output2_V_0_addr_2') [1186]  (0 ns)
	'load' operation ('temp_output2_V_0_load') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1187]  (1.35 ns)

 <State 69>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1187]  (1.35 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_2') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1193]  (1.35 ns)

 <State 71>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_4') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1199]  (1.35 ns)

 <State 72>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_6') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1205]  (1.35 ns)

 <State 73>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_8') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1211]  (1.35 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_10') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1217]  (1.35 ns)

 <State 75>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_12') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1223]  (1.35 ns)

 <State 76>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_14') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1229]  (1.35 ns)

 <State 77>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_16') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1235]  (1.35 ns)

 <State 78>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_18') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1241]  (1.35 ns)

 <State 79>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_20') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1247]  (1.35 ns)

 <State 80>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_22') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1253]  (1.35 ns)

 <State 81>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_24') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1259]  (1.35 ns)

 <State 82>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_26') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1265]  (1.35 ns)

 <State 83>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_28') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1271]  (1.35 ns)

 <State 84>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output2_V_0_load_30') on array 'temp_output2.V[0]', nn_15x15/nn.cpp:124 [1277]  (1.35 ns)

 <State 85>: 0.878ns
The critical path consists of the following:
	'phi' operation ('j', nn_15x15/nn.cpp:40) with incoming values : ('add_ln40', nn_15x15/nn.cpp:40) [1284]  (0 ns)
	'add' operation ('add_ln40', nn_15x15/nn.cpp:40) [1285]  (0.878 ns)

 <State 86>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_0_load') on array 'layer3_weights_V_0' [1294]  (0.79 ns)
	'mul' operation ('mul_ln708_1') [1296]  (3.88 ns)
	'add' operation ('add_ln1192_64') [1303]  (1.23 ns)
	'add' operation ('add_ln1192_65') [1310]  (1.23 ns)

 <State 87>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_6_load') on array 'layer3_weights_V_6' [1333]  (0.79 ns)
	'mul' operation ('mul_ln1192_29') [1335]  (3.88 ns)
	'add' operation ('add_ln1192_69') [1338]  (1.23 ns)
	'add' operation ('add_ln1192_70') [1345]  (1.23 ns)

 <State 88>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_11_load') on array 'layer3_weights_V_11' [1368]  (0.79 ns)
	'mul' operation ('mul_ln1192_33') [1370]  (3.88 ns)
	'add' operation ('add_ln1192_74') [1373]  (1.23 ns)
	'add' operation ('add_ln1192_75') [1380]  (1.23 ns)

 <State 89>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_16_load') on array 'layer3_weights_V_16' [1403]  (0.79 ns)
	'mul' operation ('mul_ln1192_38') [1405]  (3.88 ns)
	'add' operation ('add_ln1192_79') [1408]  (1.23 ns)
	'add' operation ('add_ln1192_80') [1415]  (1.23 ns)

 <State 90>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_21_load') on array 'layer3_weights_V_21' [1438]  (0.79 ns)
	'mul' operation ('mul_ln1192_42') [1440]  (3.88 ns)
	'add' operation ('add_ln1192_84') [1443]  (1.23 ns)
	'add' operation ('add_ln1192_85') [1450]  (1.23 ns)

 <State 91>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_26_load') on array 'layer3_weights_V_26' [1473]  (0.79 ns)
	'mul' operation ('mul_ln1192_47') [1475]  (3.88 ns)
	'add' operation ('add_ln1192_89') [1478]  (1.23 ns)
	'add' operation ('add_ln1192_90') [1485]  (1.23 ns)

 <State 92>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_50') [1503]  (3.88 ns)
	'add' operation ('add_ln1192_93') [1506]  (1.23 ns)
	'add' operation ('add_ln1192_94') [1513]  (1.23 ns)
	'store' operation ('store_ln45', nn_15x15/nn.cpp:45) of variable 'trunc_ln708_1' on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1516]  (0.79 ns)

 <State 93>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', nn_15x15/nn.cpp:89) with incoming values : ('add_ln89', nn_15x15/nn.cpp:89) [1521]  (0.489 ns)

 <State 94>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', nn_15x15/nn.cpp:89) with incoming values : ('add_ln89', nn_15x15/nn.cpp:89) [1521]  (0 ns)
	'add' operation ('add_ln89', nn_15x15/nn.cpp:89) [1522]  (0.878 ns)

 <State 95>: 6.71ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1531]  (0.79 ns)
	'sub' operation ('tmp.V') [1536]  (1.2 ns)
	'select' operation ('tmp.V') [1537]  (0.525 ns)
	'cttz' operation ('l') [1539]  (0 ns)
	'sub' operation ('sub_ln894_2') [1540]  (1.2 ns)
	'add' operation ('lsb_index') [1541]  (1.2 ns)
	'shl' operation ('shl_ln899_2') [1548]  (0 ns)
	'or' operation ('or_ln899_4') [1549]  (0 ns)
	'and' operation ('and_ln899_4') [1550]  (0 ns)
	'icmp' operation ('icmp_ln899_2') [1551]  (1.45 ns)
	'select' operation ('select_ln896_2') [1557]  (0 ns)
	'select' operation ('select_ln908_4') [1565]  (0.331 ns)

 <State 96>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908_2') [1560]  (0 ns)
	'select' operation ('m') [1566]  (0 ns)
	'add' operation ('m') [1568]  (1.47 ns)
	'select' operation ('select_ln893_2') [1572]  (0.451 ns)
	'add' operation ('add_ln915_2') [1575]  (1.07 ns)
	'dcmp' operation ('tmp_5') [1583]  (3.61 ns)

 <State 97>: 4.73ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5') [1583]  (3.61 ns)
	'and' operation ('and_ln1506_2') [1584]  (0.331 ns)
	blocking operation 0.79 ns on control path)

 <State 98>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output3_V_0_addr_2') [1592]  (0 ns)
	'load' operation ('temp_output3_V_0_load') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1593]  (0.79 ns)

 <State 99>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1593]  (0.79 ns)

 <State 100>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_2') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1599]  (0.79 ns)

 <State 101>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_4') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1605]  (0.79 ns)

 <State 102>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_6') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1611]  (0.79 ns)

 <State 103>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_8') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1617]  (0.79 ns)

 <State 104>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_10') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1623]  (0.79 ns)

 <State 105>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_12') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1629]  (0.79 ns)

 <State 106>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output3_V_0_load_14') on array 'temp_output3.V[0]', nn_15x15/nn.cpp:125 [1635]  (0.79 ns)

 <State 107>: 0.884ns
The critical path consists of the following:
	'phi' operation ('j', nn_15x15/nn.cpp:54) with incoming values : ('add_ln54', nn_15x15/nn.cpp:54) [1642]  (0 ns)
	'icmp' operation ('icmp_ln54', nn_15x15/nn.cpp:54) [1645]  (0.884 ns)

 <State 108>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer4_weights_V_0_load') on array 'layer4_weights_V_0' [1652]  (0.79 ns)
	'mul' operation ('mul_ln708_2') [1654]  (3.88 ns)
	'add' operation ('add_ln1192_95') [1661]  (1.23 ns)
	'add' operation ('add_ln1192_96') [1668]  (1.23 ns)

 <State 109>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer4_weights_V_6_load') on array 'layer4_weights_V_6' [1691]  (0.79 ns)
	'mul' operation ('mul_ln1192_56') [1693]  (3.88 ns)
	'add' operation ('add_ln1192_100') [1696]  (1.23 ns)
	'add' operation ('add_ln1192_101') [1703]  (1.23 ns)

 <State 110>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer4_weights_V_11_load') on array 'layer4_weights_V_11' [1726]  (0.79 ns)
	'mul' operation ('mul_ln1192_61') [1728]  (3.88 ns)
	'add' operation ('add_ln1192_105') [1731]  (1.23 ns)
	'add' operation ('add_ln1192_106') [1738]  (1.23 ns)

 <State 111>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_9') [1749]  (3.88 ns)
	'add' operation ('add_ln1192_108') [1752]  (1.23 ns)
	'add' operation ('add_ln1192_109') [1759]  (1.23 ns)
	'store' operation ('store_ln59', nn_15x15/nn.cpp:59) of variable 'trunc_ln708_2' on array 'temp_output4.V[0]', nn_15x15/nn.cpp:126 [1762]  (0.79 ns)

 <State 112>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output4_V_0_addr', nn_15x15/nn.cpp:102) [1765]  (0 ns)
	'load' operation ('max_val.V', nn_15x15/nn.cpp:102) on array 'temp_output4.V[0]', nn_15x15/nn.cpp:126 [1766]  (0.79 ns)

 <State 113>: 0.79ns
The critical path consists of the following:
	'load' operation ('max_val.V', nn_15x15/nn.cpp:102) on array 'temp_output4.V[0]', nn_15x15/nn.cpp:126 [1766]  (0.79 ns)

 <State 114>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', nn_15x15/nn.cpp:107) with incoming values : ('add_ln105', nn_15x15/nn.cpp:105) [1769]  (0 ns)
	'icmp' operation ('icmp_ln105', nn_15x15/nn.cpp:105) [1773]  (0.884 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	'load' operation ('temp_output4_V_0_load') on array 'temp_output4.V[0]', nn_15x15/nn.cpp:126 [1781]  (0.79 ns)
	'icmp' operation ('icmp_ln1494') [1782]  (1.11 ns)
	'select' operation ('max_val.V', nn_15x15/nn.cpp:107) [1783]  (0.525 ns)

 <State 116>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
