

================================================================
== Vitis HLS Report for 'PE_wrapper_9_0_x0'
================================================================
* Date:           Thu Sep 15 14:03:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33857|    33857|  0.113 ms|  0.113 ms|  33857|  33857|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                   Loop Name                                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- PE_wrapper_9_0_x0_loop_1_PE_wrapper_9_0_x0_loop_2                           |     1024|     1024|         2|          1|          1|   1024|       yes|
        |- PE_wrapper_9_0_x0_loop_3_PE_wrapper_9_0_x0_loop_4_PE_wrapper_9_0_x0_loop_5  |    32829|    32829|        63|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      307|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     3688|     2208|     -|
|Memory               |        2|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      235|     -|
|Register             |        -|      -|     1871|      320|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     40|     5559|     3070|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U437  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U438  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U439  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U440  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U441  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U442  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U443  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U444  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U445   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U446   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U447   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U448   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U449   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U450   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U451   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U452   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 3688| 2208|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_wrapper_0_0_x0_local_C  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1535_fu_403_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln691_13_fu_387_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln691_14_fu_638_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln691_15_fu_704_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln691_16_fu_736_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_355_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln890_7_fu_742_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln890_8_fu_414_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln890_fu_343_p2                 |         +|   0|  0|  18|          11|           1|
    |empty_893_fu_766_p2                 |         +|   0|  0|  17|          10|          10|
    |and_ln1540_fu_690_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state67_pp1_stage0_iter62  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i34_fu_664_p2                 |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_mid1_fu_658_p2              |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln89033_fu_361_p2              |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_11_fu_420_p2             |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln890_12_fu_644_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_13_fu_684_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_349_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp1_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_710_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln1540_1_fu_670_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln1540_fu_650_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln890_16_fu_375_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln890_17_fu_696_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln890_18_fu_716_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_19_fu_724_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln890_20_fu_748_p3           |    select|   0|  0|  12|           1|           1|
    |select_ln890_fu_367_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln1540_fu_678_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 307|         169|         128|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  31|          6|    1|          6|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter4          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter62         |   9|          2|    1|          2|
    |ap_phi_mux_c6_V_4_phi_fu_261_p4  |   9|          2|    7|         14|
    |ap_phi_mux_c6_V_phi_fu_206_p4    |   9|          2|    7|         14|
    |c5_V_reg_235                     |   9|          2|    6|         12|
    |c6_V_4_reg_257                   |   9|          2|    7|         14|
    |c6_V_reg_202                     |   9|          2|    7|         14|
    |c7_V_4_reg_268                   |   9|          2|    5|         10|
    |c7_V_reg_213                     |   9|          2|    5|         10|
    |fifo_A_PE_9_0_x043_blk_n         |   9|          2|    1|          2|
    |fifo_A_PE_9_1_x044_blk_n         |   9|          2|    1|          2|
    |fifo_B_PE_10_0_x065_blk_n        |   9|          2|    1|          2|
    |fifo_B_PE_9_0_x064_blk_n         |   9|          2|    1|          2|
    |fifo_C_drain_PE_9_0_x092_blk_n   |   9|          2|    1|          2|
    |indvar_flatten21_reg_224         |   9|          2|   16|         32|
    |indvar_flatten7_reg_246          |   9|          2|   12|         24|
    |indvar_flatten_reg_191           |   9|          2|   11|         22|
    |local_C_address1                 |  14|          3|   10|         30|
    |local_C_d1                       |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 235|         51|  135|        317|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_1_reg_1061            |  32|   0|   32|          0|
    |add_2_reg_1066            |  32|   0|   32|          0|
    |add_3_reg_1071            |  32|   0|   32|          0|
    |add_4_reg_1076            |  32|   0|   32|          0|
    |add_5_reg_1081            |  32|   0|   32|          0|
    |add_6_reg_1086            |  32|   0|   32|          0|
    |add_7_reg_1091            |  32|   0|   32|          0|
    |add_reg_1056              |  32|   0|   32|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |c5_V_reg_235              |   6|   0|    6|          0|
    |c6_V_4_reg_257            |   7|   0|    7|          0|
    |c6_V_reg_202              |   7|   0|    7|          0|
    |c7_V_4_reg_268            |   5|   0|    5|          0|
    |c7_V_reg_213              |   5|   0|    5|          0|
    |empty_reg_990             |   4|   0|    4|          0|
    |icmp_ln890_11_reg_811     |   1|   0|    1|          0|
    |icmp_ln890_reg_786        |   1|   0|    1|          0|
    |indvar_flatten21_reg_224  |  16|   0|   16|          0|
    |indvar_flatten7_reg_246   |  12|   0|   12|          0|
    |indvar_flatten_reg_191    |  11|   0|   11|          0|
    |local_C_addr_4_reg_1005   |  10|   0|   10|          0|
    |local_C_load_reg_1011     |  32|   0|   32|          0|
    |mul_1_reg_1021            |  32|   0|   32|          0|
    |mul_2_reg_1026            |  32|   0|   32|          0|
    |mul_3_reg_1031            |  32|   0|   32|          0|
    |mul_4_reg_1036            |  32|   0|   32|          0|
    |mul_5_reg_1041            |  32|   0|   32|          0|
    |mul_6_reg_1046            |  32|   0|   32|          0|
    |mul_7_reg_1051            |  32|   0|   32|          0|
    |mul_reg_1016              |  32|   0|   32|          0|
    |select_ln1540_1_reg_975   |   1|   0|    1|          0|
    |select_ln890_16_reg_790   |   7|   0|    7|          0|
    |select_ln890_19_reg_984   |   7|   0|    7|          0|
    |trunc_ln1535_reg_796      |   4|   0|    4|          0|
    |v1_V_4_reg_850            |  32|   0|   32|          0|
    |v1_V_reg_890              |  32|   0|   32|          0|
    |v2_V_55_reg_860           |  32|   0|   32|          0|
    |v2_V_56_reg_865           |  32|   0|   32|          0|
    |v2_V_57_reg_870           |  32|   0|   32|          0|
    |v2_V_58_reg_875           |  32|   0|   32|          0|
    |v2_V_59_reg_880           |  32|   0|   32|          0|
    |v2_V_60_reg_885           |  32|   0|   32|          0|
    |v2_V_61_reg_815           |  32|   0|   32|          0|
    |v2_V_62_reg_820           |  32|   0|   32|          0|
    |v2_V_63_reg_825           |  32|   0|   32|          0|
    |v2_V_64_reg_830           |  32|   0|   32|          0|
    |v2_V_65_reg_835           |  32|   0|   32|          0|
    |v2_V_66_reg_840           |  32|   0|   32|          0|
    |v2_V_67_reg_845           |  32|   0|   32|          0|
    |v2_V_reg_855              |  32|   0|   32|          0|
    |icmp_ln890_11_reg_811     |  64|  32|    1|          0|
    |local_C_addr_4_reg_1005   |  64|  32|   10|          0|
    |mul_1_reg_1021            |  64|  32|   32|          0|
    |mul_2_reg_1026            |  64|  32|   32|          0|
    |mul_3_reg_1031            |  64|  32|   32|          0|
    |mul_4_reg_1036            |  64|  32|   32|          0|
    |mul_5_reg_1041            |  64|  32|   32|          0|
    |mul_6_reg_1046            |  64|  32|   32|          0|
    |mul_7_reg_1051            |  64|  32|   32|          0|
    |select_ln1540_1_reg_975   |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1871| 320| 1467|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|         PE_wrapper_9_0_x0|  return value|
|fifo_A_PE_9_0_x043_dout          |   in|  256|     ap_fifo|        fifo_A_PE_9_0_x043|       pointer|
|fifo_A_PE_9_0_x043_empty_n       |   in|    1|     ap_fifo|        fifo_A_PE_9_0_x043|       pointer|
|fifo_A_PE_9_0_x043_read          |  out|    1|     ap_fifo|        fifo_A_PE_9_0_x043|       pointer|
|fifo_A_PE_9_1_x044_din           |  out|  256|     ap_fifo|        fifo_A_PE_9_1_x044|       pointer|
|fifo_A_PE_9_1_x044_full_n        |   in|    1|     ap_fifo|        fifo_A_PE_9_1_x044|       pointer|
|fifo_A_PE_9_1_x044_write         |  out|    1|     ap_fifo|        fifo_A_PE_9_1_x044|       pointer|
|fifo_B_PE_9_0_x064_dout          |   in|  256|     ap_fifo|        fifo_B_PE_9_0_x064|       pointer|
|fifo_B_PE_9_0_x064_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_9_0_x064|       pointer|
|fifo_B_PE_9_0_x064_read          |  out|    1|     ap_fifo|        fifo_B_PE_9_0_x064|       pointer|
|fifo_B_PE_10_0_x065_din          |  out|  256|     ap_fifo|       fifo_B_PE_10_0_x065|       pointer|
|fifo_B_PE_10_0_x065_full_n       |   in|    1|     ap_fifo|       fifo_B_PE_10_0_x065|       pointer|
|fifo_B_PE_10_0_x065_write        |  out|    1|     ap_fifo|       fifo_B_PE_10_0_x065|       pointer|
|fifo_C_drain_PE_9_0_x092_din     |  out|   32|     ap_fifo|  fifo_C_drain_PE_9_0_x092|       pointer|
|fifo_C_drain_PE_9_0_x092_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_9_0_x092|       pointer|
|fifo_C_drain_PE_9_0_x092_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_9_0_x092|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

