<profile>

<section name = "Vitis HLS Report for 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'" level="0">
<item name = "Date">Sat Feb 14 12:50:36 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">cnn_accl</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.875 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">793, 793, 7.930 us, 7.930 us, 785, 785, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_1_VITIS_LOOP_27_2">791, 791, 9, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 196, 158, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 169, 64, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_7ns_11_1_1_U17">mul_5ns_7ns_11_1_1, 0, 0, 0, 30, 0</column>
<column name="mul_5ns_7ns_11_1_1_U19">mul_5ns_7ns_11_1_1, 0, 0, 0, 30, 0</column>
<column name="urem_5ns_5ns_5_9_1_U16">urem_5ns_5ns_5_9_1, 0, 0, 98, 49, 0</column>
<column name="urem_5ns_5ns_5_9_1_U18">urem_5ns_5ns_5_9_1, 0, 0, 98, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_1_fu_239_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln26_2_fu_376_p2">+, 0, 0, 16, 7, 7</column>
<column name="add_ln26_fu_251_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln27_fu_331_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln29_3_fu_386_p2">+, 0, 0, 16, 7, 7</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln26_fu_233_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln27_fu_257_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="select_ln26_1_fu_271_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln26_fu_263_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_fu_84">9, 2, 5, 10</column>
<column name="img_stream_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_88">9, 2, 10, 20</column>
<column name="j_fu_80">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="i_fu_84">5, 0, 5, 0</column>
<column name="indvar_flatten_fu_88">10, 0, 10, 0</column>
<column name="j_fu_80">5, 0, 5, 0</column>
<column name="trunc_ln27_1_reg_457">2, 0, 2, 0</column>
<column name="trunc_ln_reg_453">2, 0, 2, 0</column>
<column name="trunc_ln27_1_reg_457">64, 32, 2, 0</column>
<column name="trunc_ln_reg_453">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, return value</column>
<column name="img_stream_dout">in, 32, ap_fifo, img_stream, pointer</column>
<column name="img_stream_num_data_valid">in, 3, ap_fifo, img_stream, pointer</column>
<column name="img_stream_fifo_cap">in, 3, ap_fifo, img_stream, pointer</column>
<column name="img_stream_empty_n">in, 1, ap_fifo, img_stream, pointer</column>
<column name="img_stream_read">out, 1, ap_fifo, img_stream, pointer</column>
<column name="image_r_address0">out, 7, ap_memory, image_r, array</column>
<column name="image_r_ce0">out, 1, ap_memory, image_r, array</column>
<column name="image_r_we0">out, 1, ap_memory, image_r, array</column>
<column name="image_r_d0">out, 32, ap_memory, image_r, array</column>
<column name="image_1_address0">out, 7, ap_memory, image_1, array</column>
<column name="image_1_ce0">out, 1, ap_memory, image_1, array</column>
<column name="image_1_we0">out, 1, ap_memory, image_1, array</column>
<column name="image_1_d0">out, 32, ap_memory, image_1, array</column>
<column name="image_2_address0">out, 7, ap_memory, image_2, array</column>
<column name="image_2_ce0">out, 1, ap_memory, image_2, array</column>
<column name="image_2_we0">out, 1, ap_memory, image_2, array</column>
<column name="image_2_d0">out, 32, ap_memory, image_2, array</column>
<column name="image_3_address0">out, 7, ap_memory, image_3, array</column>
<column name="image_3_ce0">out, 1, ap_memory, image_3, array</column>
<column name="image_3_we0">out, 1, ap_memory, image_3, array</column>
<column name="image_3_d0">out, 32, ap_memory, image_3, array</column>
<column name="image_4_address0">out, 7, ap_memory, image_4, array</column>
<column name="image_4_ce0">out, 1, ap_memory, image_4, array</column>
<column name="image_4_we0">out, 1, ap_memory, image_4, array</column>
<column name="image_4_d0">out, 32, ap_memory, image_4, array</column>
<column name="image_5_address0">out, 7, ap_memory, image_5, array</column>
<column name="image_5_ce0">out, 1, ap_memory, image_5, array</column>
<column name="image_5_we0">out, 1, ap_memory, image_5, array</column>
<column name="image_5_d0">out, 32, ap_memory, image_5, array</column>
<column name="image_6_address0">out, 7, ap_memory, image_6, array</column>
<column name="image_6_ce0">out, 1, ap_memory, image_6, array</column>
<column name="image_6_we0">out, 1, ap_memory, image_6, array</column>
<column name="image_6_d0">out, 32, ap_memory, image_6, array</column>
<column name="image_7_address0">out, 7, ap_memory, image_7, array</column>
<column name="image_7_ce0">out, 1, ap_memory, image_7, array</column>
<column name="image_7_we0">out, 1, ap_memory, image_7, array</column>
<column name="image_7_d0">out, 32, ap_memory, image_7, array</column>
<column name="image_8_address0">out, 7, ap_memory, image_8, array</column>
<column name="image_8_ce0">out, 1, ap_memory, image_8, array</column>
<column name="image_8_we0">out, 1, ap_memory, image_8, array</column>
<column name="image_8_d0">out, 32, ap_memory, image_8, array</column>
</table>
</item>
</section>
</profile>
