

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sat Dec 21 17:38:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3142|  3142|  3142|  3142|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   784|   784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 3  |   785|   785|         3|          1|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      68|    104|
|Memory           |       17|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    305|
|Register         |        -|      -|     162|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       17|      0|     230|    578|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+------------------------+---------+-------+----+-----+
    |network_AXILiteS_s_axi_U  |network_AXILiteS_s_axi  |        0|      0|  68|  104|
    +--------------------------+------------------------+---------+-------+----+-----+
    |Total                     |                        |        0|      0|  68|  104|
    +--------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |MemBank_B_U    |network_MemBank_B    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U  |network_MemBank_Out  |        1|  0|   0|    784|   16|     1|        12544|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total          |                     |       17|  0|   0|  15184|   32|     2|       242944|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_216_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_238_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_3_fu_255_p2                          |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                     |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_210_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_232_p2                        |   icmp   |      0|  0|  13|          10|           9|
    |tmp_6_fu_249_p2                        |   icmp   |      0|  0|  13|          10|           9|
    |tmp_last_V_fu_272_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_266_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 169|         104|          60|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |MemBank_B_address0               |  15|          3|   14|         42|
    |MemBank_Out_address0             |  15|          3|   10|         30|
    |ap_NS_fsm                        |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |i1_reg_188                       |   9|          2|   10|         20|
    |i2_reg_199                       |   9|          2|   10|         20|
    |i_reg_177                        |   9|          2|   10|         20|
    |input_data_TDATA_blk_n           |   9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |   9|          2|   16|         32|
    |input_data_V_data_V_0_state      |  15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |  15|          3|    2|          6|
    |output_data_TDATA_blk_n          |   9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |   9|          2|   16|         32|
    |output_data_V_data_V_1_state     |  15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |output_data_V_id_V_1_state       |  15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_last_V_1_state     |  15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |  15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 305|         63|  111|        270|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i1_reg_188                        |  10|   0|   10|          0|
    |i2_reg_199                        |  10|   0|   10|          0|
    |i_2_reg_290                       |  10|   0|   10|          0|
    |i_reg_177                         |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A   |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B   |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |input_data_V_data_V_0_state       |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state       |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A  |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B  |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |output_data_V_data_V_1_state      |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state      |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |output_data_V_id_V_1_state        |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state      |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |output_data_V_last_V_1_state      |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state      |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |output_data_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_4_reg_295                     |  10|   0|   64|         54|
    |tmp_6_reg_305                     |   1|   0|    1|          0|
    |tmp_6_reg_305_pp0_iter1_reg       |   1|   0|    1|          0|
    |tmp_last_V_reg_319                |   1|   0|    1|          0|
    |tmp_user_V_reg_314                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 162|   0|  216|         54|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
	3  / (exitcond)
3 --> 
	4  / (!tmp_3)
	5  / (tmp_3)
4 --> 
	3  / true
5 --> 
	8  / (tmp_6)
	6  / (!tmp_6)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !121"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !125"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !129"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !133"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !137"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !141"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !145"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !149"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !153"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !157"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !161"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !165"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !169"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !173"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !177"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [../mnist_AXI_Stream.cpp:32]   --->   Operation 26 'alloca' 'MemBank_B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [../mnist_AXI_Stream.cpp:35]   --->   Operation 27 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [../mnist_AXI_Stream.cpp:28]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [../mnist_AXI_Stream.cpp:29]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str36, i32 1, i32 1, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [../mnist_AXI_Stream.cpp:30]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -240" [../mnist_AXI_Stream.cpp:40]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 35 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader87.preheader, label %2" [../mnist_AXI_Stream.cpp:40]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_3 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [../mnist_AXI_Stream.cpp:41]   --->   Operation 37 'read' 'empty_3' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_3, 0" [../mnist_AXI_Stream.cpp:41]   --->   Operation 38 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %i to i64" [../mnist_AXI_Stream.cpp:42]   --->   Operation 39 'zext' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_1" [../mnist_AXI_Stream.cpp:42]   --->   Operation 40 'getelementptr' 'MemBank_B_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %MemBank_B_addr, align 2" [../mnist_AXI_Stream.cpp:42]   --->   Operation 41 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [../mnist_AXI_Stream.cpp:40]   --->   Operation 42 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader87" [../mnist_AXI_Stream.cpp:131]   --->   Operation 43 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ %i_2, %3 ], [ 0, %.preheader87.preheader ]"   --->   Operation 44 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.77ns)   --->   "%tmp_3 = icmp eq i10 %i1, -240" [../mnist_AXI_Stream.cpp:131]   --->   Operation 45 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 46 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i1, 1" [../mnist_AXI_Stream.cpp:131]   --->   Operation 47 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader.preheader, label %3" [../mnist_AXI_Stream.cpp:131]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %i1 to i64" [../mnist_AXI_Stream.cpp:133]   --->   Operation 49 'zext' 'tmp_4' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%MemBank_B_addr_1 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_4" [../mnist_AXI_Stream.cpp:133]   --->   Operation 50 'getelementptr' 'MemBank_B_addr_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr_1, align 2" [../mnist_AXI_Stream.cpp:133]   --->   Operation 51 'load' 'MemBank_B_load' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader" [../mnist_AXI_Stream.cpp:136]   --->   Operation 52 'br' <Predicate = (tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr_1, align 2" [../mnist_AXI_Stream.cpp:133]   --->   Operation 53 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %tmp_4" [../mnist_AXI_Stream.cpp:133]   --->   Operation 54 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2" [../mnist_AXI_Stream.cpp:133]   --->   Operation 55 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader87" [../mnist_AXI_Stream.cpp:131]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%i2 = phi i10 [ %i_3, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.77ns)   --->   "%tmp_6 = icmp eq i10 %i2, -240" [../mnist_AXI_Stream.cpp:136]   --->   Operation 58 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 59 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i2, 1" [../mnist_AXI_Stream.cpp:136]   --->   Operation 60 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %5, label %4" [../mnist_AXI_Stream.cpp:136]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%i2_cast1 = zext i10 %i2 to i64" [../mnist_AXI_Stream.cpp:136]   --->   Operation 62 'zext' 'i2_cast1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.77ns)   --->   "%tmp_user_V = icmp eq i10 %i2, 0" [../mnist_AXI_Stream.cpp:144]   --->   Operation 63 'icmp' 'tmp_user_V' <Predicate = (!tmp_6)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %i2, -241" [../mnist_AXI_Stream.cpp:147]   --->   Operation 64 'icmp' 'tmp_last_V' <Predicate = (!tmp_6)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %i2_cast1" [../mnist_AXI_Stream.cpp:150]   --->   Operation 65 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:150]   --->   Operation 66 'load' 'tmp_data_V_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:150]   --->   Operation 67 'load' 'tmp_data_V_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 68 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [../mnist_AXI_Stream.cpp:151]   --->   Operation 68 'write' <Predicate = (!tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../mnist_AXI_Stream.cpp:136]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind" [../mnist_AXI_Stream.cpp:137]   --->   Operation 70 'specpipeline' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [../mnist_AXI_Stream.cpp:151]   --->   Operation 71 'write' <Predicate = (!tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [../mnist_AXI_Stream.cpp:152]   --->   Operation 72 'specregionend' 'empty_6' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [../mnist_AXI_Stream.cpp:136]   --->   Operation 73 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (0.00ns)   --->   "ret i32 0" [../mnist_AXI_Stream.cpp:153]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 75 [1/2] (0.00ns)   --->   "ret i32 0" [../mnist_AXI_Stream.cpp:153]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10        (specbitsmap      ) [ 0000000000]
StgValue_11        (specbitsmap      ) [ 0000000000]
StgValue_12        (specbitsmap      ) [ 0000000000]
StgValue_13        (specbitsmap      ) [ 0000000000]
StgValue_14        (specbitsmap      ) [ 0000000000]
StgValue_15        (specbitsmap      ) [ 0000000000]
StgValue_16        (specbitsmap      ) [ 0000000000]
StgValue_17        (specbitsmap      ) [ 0000000000]
StgValue_18        (specbitsmap      ) [ 0000000000]
StgValue_19        (specbitsmap      ) [ 0000000000]
StgValue_20        (specbitsmap      ) [ 0000000000]
StgValue_21        (specbitsmap      ) [ 0000000000]
StgValue_22        (specbitsmap      ) [ 0000000000]
StgValue_23        (specbitsmap      ) [ 0000000000]
StgValue_24        (specbitsmap      ) [ 0000000000]
StgValue_25        (spectopmodule    ) [ 0000000000]
MemBank_B          (alloca           ) [ 0011100000]
MemBank_Out        (alloca           ) [ 0011111100]
StgValue_28        (specinterface    ) [ 0000000000]
StgValue_29        (specinterface    ) [ 0000000000]
StgValue_30        (specinterface    ) [ 0000000000]
StgValue_31        (br               ) [ 0110000000]
i                  (phi              ) [ 0010000000]
exitcond           (icmp             ) [ 0010000000]
empty              (speclooptripcount) [ 0000000000]
i_1                (add              ) [ 0110000000]
StgValue_36        (br               ) [ 0000000000]
empty_3            (read             ) [ 0000000000]
tmp_data_V         (extractvalue     ) [ 0000000000]
tmp_1              (zext             ) [ 0000000000]
MemBank_B_addr     (getelementptr    ) [ 0000000000]
StgValue_41        (store            ) [ 0000000000]
StgValue_42        (br               ) [ 0110000000]
StgValue_43        (br               ) [ 0011100000]
i1                 (phi              ) [ 0001000000]
tmp_3              (icmp             ) [ 0001111100]
empty_4            (speclooptripcount) [ 0000000000]
i_2                (add              ) [ 0011100000]
StgValue_48        (br               ) [ 0000000000]
tmp_4              (zext             ) [ 0000100000]
MemBank_B_addr_1   (getelementptr    ) [ 0000100000]
StgValue_52        (br               ) [ 0001111100]
MemBank_B_load     (load             ) [ 0000000000]
MemBank_Out_addr   (getelementptr    ) [ 0000000000]
StgValue_55        (store            ) [ 0000000000]
StgValue_56        (br               ) [ 0011100000]
i2                 (phi              ) [ 0000010000]
tmp_6              (icmp             ) [ 0000011100]
empty_5            (speclooptripcount) [ 0000000000]
i_3                (add              ) [ 0001011100]
StgValue_61        (br               ) [ 0000000000]
i2_cast1           (zext             ) [ 0000000000]
tmp_user_V         (icmp             ) [ 0000011100]
tmp_last_V         (icmp             ) [ 0000011100]
MemBank_Out_addr_1 (getelementptr    ) [ 0000011000]
tmp_data_V_1       (load             ) [ 0000010100]
tmp                (specregionbegin  ) [ 0000000000]
StgValue_70        (specpipeline     ) [ 0000000000]
StgValue_71        (write            ) [ 0000000000]
empty_6            (specregionend    ) [ 0000000000]
StgValue_73        (br               ) [ 0001011100]
StgValue_75        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="MemBank_B_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_B/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="MemBank_Out_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_Out/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="2" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="1" slack="0"/>
<pin id="99" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="2" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="0" index="8" bw="16" slack="0"/>
<pin id="118" dir="0" index="9" bw="1" slack="0"/>
<pin id="119" dir="0" index="10" bw="1" slack="0"/>
<pin id="120" dir="0" index="11" bw="1" slack="1"/>
<pin id="121" dir="0" index="12" bw="1" slack="1"/>
<pin id="122" dir="0" index="13" bw="1" slack="0"/>
<pin id="123" dir="0" index="14" bw="1" slack="0"/>
<pin id="124" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="MemBank_B_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_B_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_41/2 MemBank_B_load/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="MemBank_B_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_B_addr_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="MemBank_Out_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="1"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_55/4 tmp_data_V_1/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="MemBank_Out_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr_1/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i2_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_data_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i2_cast1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast1/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_user_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_last_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_4_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="MemBank_B_addr_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="1"/>
<pin id="302" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_B_addr_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_6_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_user_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_last_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="MemBank_Out_addr_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_Out_addr_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_data_V_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="108" pin=13"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="108" pin=14"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="149" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="143" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="108" pin=8"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="181" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="181" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="90" pin="8"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="230"><net_src comp="181" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="236"><net_src comp="192" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="192" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="192" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="253"><net_src comp="203" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="203" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="203" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="270"><net_src comp="203" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="203" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="216" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="289"><net_src comp="232" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="238" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="298"><net_src comp="244" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="303"><net_src comp="149" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="308"><net_src comp="249" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="255" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="317"><net_src comp="266" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="322"><net_src comp="272" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="327"><net_src comp="169" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="332"><net_src comp="162" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="108" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {7 }
	Port: output_data_V_keep_V | {7 }
	Port: output_data_V_strb_V | {7 }
	Port: output_data_V_user_V | {7 }
	Port: output_data_V_last_V | {7 }
	Port: output_data_V_id_V | {7 }
	Port: output_data_V_dest_V | {7 }
 - Input state : 
	Port: network : input_data_V_data_V | {2 }
	Port: network : input_data_V_keep_V | {2 }
	Port: network : input_data_V_strb_V | {2 }
	Port: network : input_data_V_user_V | {2 }
	Port: network : input_data_V_last_V | {2 }
	Port: network : input_data_V_id_V | {2 }
	Port: network : input_data_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_36 : 2
		tmp_1 : 1
		MemBank_B_addr : 2
		StgValue_41 : 3
	State 3
		tmp_3 : 1
		i_2 : 1
		StgValue_48 : 2
		tmp_4 : 1
		MemBank_B_addr_1 : 2
		MemBank_B_load : 3
	State 4
		StgValue_55 : 1
	State 5
		tmp_6 : 1
		i_3 : 1
		StgValue_61 : 2
		i2_cast1 : 1
		tmp_user_V : 1
		tmp_last_V : 1
		MemBank_Out_addr_1 : 2
		tmp_data_V_1 : 3
	State 6
		StgValue_68 : 1
	State 7
		empty_6 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   exitcond_fu_210  |    0    |    13   |
|          |    tmp_3_fu_232    |    0    |    13   |
|   icmp   |    tmp_6_fu_249    |    0    |    13   |
|          |  tmp_user_V_fu_266 |    0    |    13   |
|          |  tmp_last_V_fu_272 |    0    |    13   |
|----------|--------------------|---------|---------|
|          |     i_1_fu_216     |    0    |    14   |
|    add   |     i_2_fu_238     |    0    |    14   |
|          |     i_3_fu_255     |    0    |    14   |
|----------|--------------------|---------|---------|
|   read   | empty_3_read_fu_90 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |  grp_write_fu_108  |    0    |    0    |
|----------|--------------------|---------|---------|
|extractvalue|  tmp_data_V_fu_222 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_1_fu_227    |    0    |    0    |
|   zext   |    tmp_4_fu_244    |    0    |    0    |
|          |   i2_cast1_fu_261  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   107   |
|----------|--------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
| MemBank_B |   16   |    0   |    0   |
|MemBank_Out|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   17   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| MemBank_B_addr_1_reg_300 |   14   |
|MemBank_Out_addr_1_reg_324|   10   |
|        i1_reg_188        |   10   |
|        i2_reg_199        |   10   |
|        i_1_reg_281       |   10   |
|        i_2_reg_290       |   10   |
|        i_3_reg_309       |   10   |
|         i_reg_177        |   10   |
|       tmp_3_reg_286      |    1   |
|       tmp_4_reg_295      |   64   |
|       tmp_6_reg_305      |    1   |
|   tmp_data_V_1_reg_329   |   16   |
|    tmp_last_V_reg_319    |    1   |
|    tmp_user_V_reg_314    |    1   |
+--------------------------+--------+
|           Total          |   168  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_108 |  p8  |   2  |  16  |   32   ||    9    |
| grp_access_fu_143 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_162 |  p0  |   3  |  10  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  5.3985 ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   107  |
|   Memory  |   17   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    5   |   168  |   146  |
+-----------+--------+--------+--------+--------+
