$date
	Wed Jan  7 18:42:54 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_regfile $end
$var wire 32 ! rs2_data [31:0] $end
$var wire 32 " rs1_data [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd_addr [4:0] $end
$var reg 1 % reset $end
$var reg 5 & rs1_addr [4:0] $end
$var reg 5 ' rs2_addr [4:0] $end
$var reg 32 ( w_data [31:0] $end
$var reg 1 ) we $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 * rd_addr [4:0] $end
$var wire 1 % reset $end
$var wire 5 + rs1_addr [4:0] $end
$var wire 5 , rs2_addr [4:0] $end
$var wire 32 - w_data [31:0] $end
$var wire 1 ) we $end
$var wire 32 . rs2_data [31:0] $end
$var wire 32 / rs1_data [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 0
1#
#10000
0#
1)
b11011110101011011011111011101111 (
b11011110101011011011111011101111 -
b1 $
b1 *
1%
#15000
1#
#20000
b11011110101011011011111011101111 "
b11011110101011011011111011101111 /
0#
b1 &
b1 +
0)
#21000
1)
b11111111111111111111111111111111 (
b11111111111111111111111111111111 -
b0 $
b0 *
#25000
1#
#30000
0#
#31000
b0 "
b0 /
b0 &
b0 +
0)
#32000
