
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  168329.9      1.23     371.4   30528.8                          
    0:00:33  168329.9      1.23     371.4   30528.8                          
    0:00:33  168374.5      1.23     371.4   30528.8                          
    0:00:33  168419.2      1.23     371.4   30528.8                          
    0:00:33  168463.9      1.23     371.4   30528.8                          
    0:00:33  168508.6      1.23     371.4   30528.8                          
    0:00:34  168545.6      1.23     371.4   30526.5                          
    0:00:34  169069.9      1.23     371.3   20507.4                          
    0:00:35  169579.0      1.23     371.3   10474.7                          
    0:00:57  162955.9      0.58     122.1     208.2                          
    0:00:57  162943.1      0.58     122.1     208.2                          
    0:00:57  162943.1      0.58     122.1     208.2                          
    0:00:57  162943.4      0.58     122.1     208.2                          
    0:00:58  162943.4      0.58     122.1     208.2                          
    0:01:10  140441.3      0.62      76.8     145.4                          
    0:01:11  140382.0      0.60      76.1     138.8                          
    0:01:14  140392.1      0.59      74.9     130.5                          
    0:01:15  140400.4      0.58      73.0     118.9                          
    0:01:18  140420.9      0.57      72.0     102.5                          
    0:01:18  140434.2      0.56      71.4      89.4                          
    0:01:19  140447.7      0.55      70.0      73.7                          
    0:01:20  140468.5      0.55      69.4      55.6                          
    0:01:21  140481.2      0.54      67.0      45.6                          
    0:01:22  140493.0      0.53      65.8      33.4                          
    0:01:22  140513.7      0.52      64.9      21.9                          
    0:01:23  140531.3      0.51      61.9       9.7                          
    0:01:23  140540.6      0.49      60.4       5.9                          
    0:01:24  140547.5      0.48      59.7       5.2                          
    0:01:24  140558.4      0.46      58.6       2.9                          
    0:01:25  140387.9      0.46      58.6       2.9                          
    0:01:25  140387.9      0.46      58.6       2.9                          
    0:01:25  140389.2      0.46      58.1       0.0                          
    0:01:25  140389.2      0.46      58.1       0.0                          
    0:01:25  140389.2      0.46      58.1       0.0                          
    0:01:25  140389.2      0.46      58.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25  140389.2      0.46      58.1       0.0                          
    0:01:26  140415.3      0.42      56.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140427.5      0.41      56.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140453.1      0.40      55.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140473.0      0.39      54.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140485.5      0.39      54.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140506.8      0.38      53.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140531.8      0.37      53.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140545.9      0.37      53.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140566.9      0.36      52.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140586.1      0.36      52.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140606.5      0.35      52.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140621.4      0.35      51.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140631.5      0.35      51.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140648.6      0.35      50.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140660.3      0.35      49.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140675.4      0.34      48.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140682.3      0.34      48.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140697.0      0.34      47.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140716.1      0.34      46.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140728.9      0.34      45.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140740.1      0.34      45.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140750.4      0.34      45.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140761.1      0.33      44.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140765.1      0.33      44.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140788.2      0.33      44.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140795.7      0.32      44.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140805.5      0.32      44.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:29  140834.0      0.32      43.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140840.3      0.32      43.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140869.9      0.32      43.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140894.3      0.31      42.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140912.7      0.31      42.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140932.4      0.31      41.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140938.8      0.31      40.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140952.6      0.31      40.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140962.2      0.31      39.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:30  140966.4      0.30      39.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140976.5      0.30      39.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140982.1      0.30      39.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140994.1      0.30      39.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141008.2      0.30      39.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141016.7      0.30      39.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141026.5      0.30      39.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:30  141029.7      0.30      38.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141038.0      0.30      38.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141055.8      0.29      38.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141060.1      0.29      38.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141071.0      0.29      37.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141083.2      0.29      37.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141093.0      0.29      37.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141103.4      0.29      36.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141112.5      0.28      36.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141120.7      0.28      35.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141129.2      0.28      35.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141137.7      0.28      35.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141148.6      0.28      34.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141155.3      0.28      34.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141161.9      0.28      34.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141173.4      0.27      33.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141179.8      0.27      33.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141190.9      0.27      32.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141192.3      0.27      32.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141198.1      0.27      32.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141209.6      0.27      32.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141220.7      0.26      32.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141228.2      0.26      32.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141232.2      0.26      32.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141239.9      0.26      32.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141244.9      0.26      31.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141255.3      0.26      31.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141257.7      0.26      31.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141273.9      0.26      31.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141277.7      0.26      31.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141294.1      0.26      31.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141301.3      0.26      31.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141313.0      0.25      31.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141316.5      0.25      31.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141333.8      0.25      30.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141349.5      0.25      30.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141360.4      0.25      29.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141366.8      0.25      29.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141368.6      0.25      29.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141377.1      0.25      29.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141382.5      0.25      29.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141387.5      0.25      28.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141392.8      0.25      28.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141403.5      0.25      28.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141413.6      0.25      28.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141422.1      0.25      28.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:35  141425.8      0.25      28.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141434.1      0.24      28.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141447.4      0.24      28.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141458.0      0.24      27.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141470.5      0.24      27.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141476.9      0.24      27.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141484.9      0.24      26.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141498.4      0.24      25.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141510.1      0.24      25.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141516.5      0.24      25.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141526.9      0.23      25.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141541.3      0.23      25.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141552.7      0.23      24.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141554.6      0.23      24.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141560.4      0.23      24.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141567.6      0.23      24.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141577.7      0.22      23.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141583.3      0.22      23.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141588.1      0.22      23.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141588.3      0.22      23.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141602.7      0.22      23.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141610.4      0.22      23.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141618.4      0.22      23.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141624.2      0.22      22.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141630.1      0.22      22.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141631.4      0.22      22.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141634.9      0.22      22.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141637.0      0.22      22.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141644.7      0.22      22.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:38  141650.8      0.22      22.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141658.0      0.21      22.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:38  141659.9      0.21      22.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141669.7      0.21      22.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141674.3      0.21      22.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141679.0      0.21      22.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141686.0      0.21      22.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141694.2      0.21      21.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141696.9      0.21      21.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141696.9      0.21      21.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141701.9      0.21      21.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141705.4      0.21      21.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141708.0      0.21      21.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141710.7      0.21      21.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141715.5      0.21      21.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141726.7      0.20      21.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141740.2      0.20      20.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141743.4      0.20      20.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141743.7      0.20      20.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141750.1      0.20      20.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141756.5      0.20      20.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141766.0      0.20      20.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141769.5      0.20      20.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141774.0      0.20      20.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141779.6      0.20      20.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141782.8      0.20      20.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141784.1      0.20      20.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141794.0      0.20      19.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141797.9      0.20      19.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141807.8      0.20      19.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:40  141809.4      0.20      19.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141817.1      0.20      19.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141820.0      0.20      19.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141828.5      0.19      19.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141834.1      0.19      19.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141837.6      0.19      19.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141854.6      0.19      18.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141864.2      0.19      18.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141875.6      0.19      18.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141879.6      0.19      18.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141884.9      0.19      18.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141894.0      0.19      18.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141904.6      0.19      18.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:42  141908.6      0.19      18.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141915.8      0.18      18.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141922.7      0.18      17.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141928.3      0.18      17.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141933.3      0.18      17.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141937.6      0.18      17.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141942.7      0.18      17.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141948.0      0.18      17.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:42  141959.9      0.18      17.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141969.3      0.18      17.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141975.6      0.17      17.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141983.1      0.17      16.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141989.5      0.17      16.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141992.9      0.17      16.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:43  141999.8      0.17      16.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142006.2      0.17      16.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142012.9      0.17      16.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142017.7      0.17      16.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142021.9      0.17      16.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142027.5      0.17      16.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142032.8      0.17      16.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:43  142037.6      0.17      16.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142043.7      0.17      16.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:44  142049.3      0.16      16.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142054.1      0.16      15.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142064.7      0.16      15.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142071.7      0.16      15.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142074.3      0.16      15.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142078.0      0.16      15.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142083.9      0.16      15.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142088.2      0.16      15.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142091.6      0.16      15.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:44  142096.7      0.16      15.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142106.0      0.16      15.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142107.8      0.16      15.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142118.5      0.16      15.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142123.3      0.16      15.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142126.7      0.16      15.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142132.8      0.16      15.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142136.6      0.16      15.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142143.2      0.15      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142151.5      0.15      14.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142156.0      0.15      14.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142161.8      0.15      14.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142166.1      0.15      14.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142170.3      0.15      14.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142175.4      0.15      14.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142180.7      0.15      14.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142182.6      0.15      14.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142188.2      0.15      14.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142192.2      0.15      14.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142194.3      0.15      14.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142197.7      0.15      14.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:46  142213.4      0.15      14.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142220.4      0.15      14.1      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142223.5      0.15      14.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142229.9      0.15      13.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142233.4      0.15      13.9      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:46  142236.3      0.15      13.9      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:46  142241.6      0.15      13.8      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  142244.6      0.15      13.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142247.8      0.14      13.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142254.1      0.14      13.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142257.1      0.14      13.7      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142261.1      0.14      13.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142263.7      0.14      13.6      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142268.2      0.14      13.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142269.8      0.14      13.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142272.0      0.14      13.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142275.4      0.14      13.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142281.3      0.14      13.3      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  142283.7      0.14      13.3      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142286.9      0.14      13.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142293.2      0.14      13.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142298.3      0.14      12.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142305.5      0.14      12.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142311.1      0.14      12.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142314.3      0.14      12.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142318.8      0.14      12.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142325.2      0.14      12.5      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142330.5      0.14      12.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142332.1      0.14      12.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142335.0      0.13      12.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142335.8      0.13      12.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142339.3      0.13      12.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142342.7      0.13      12.2      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142355.5      0.13      12.2      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142367.2      0.13      12.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142377.8      0.13      12.0      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142382.9      0.13      11.9      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142386.9      0.13      11.8      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142401.5      0.13      11.7      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142409.2      0.13      11.5      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142412.1      0.13      11.5      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142418.0      0.13      11.4      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142422.5      0.13      11.3      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142425.2      0.13      11.3      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:49  142431.3      0.13      11.3      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142438.7      0.13      11.2      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142444.3      0.12      11.2      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142446.5      0.12      11.1      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:50  142452.6      0.12      11.1      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142459.5      0.12      11.1      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142463.7      0.12      11.0      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142469.3      0.12      10.9      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142470.7      0.12      10.9      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142474.1      0.12      10.9      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142480.2      0.12      10.8      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142484.8      0.12      10.7      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142488.7      0.12      10.6      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142494.6      0.12      10.5      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142500.2      0.12      10.4      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:50  142504.2      0.12      10.4      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142507.9      0.12      10.4      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142509.2      0.12      10.4      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142511.9      0.12      10.4      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142516.9      0.12      10.3      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142519.6      0.12      10.3      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142524.4      0.11      10.2      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142524.4      0.11      10.2      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142530.0      0.11      10.1      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142530.2      0.11      10.1      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142533.7      0.11      10.1      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142537.7      0.11      10.1      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142542.7      0.11      10.1      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142545.9      0.11      10.0      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142549.4      0.11      10.0      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142554.7      0.11      10.0      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142558.7      0.11       9.9      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142563.0      0.11       9.9      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142568.5      0.11       9.9      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142576.0      0.11       9.8      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142579.5      0.11       9.7      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142584.5      0.11       9.7      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142589.0      0.11       9.7      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142590.9      0.11       9.7      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142592.0      0.11       9.6      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142594.6      0.11       9.5      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142600.5      0.11       9.5      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142604.2      0.11       9.5      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142610.8      0.11       9.4      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142614.0      0.10       9.4      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142618.3      0.10       9.3      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142621.2      0.10       9.2      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142626.8      0.10       9.2      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142630.3      0.10       9.2      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:53  142636.4      0.10       9.1      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142644.1      0.10       9.1      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142651.5      0.10       9.0      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142653.9      0.10       9.0      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142656.3      0.10       9.0      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142659.0      0.10       8.9      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142662.4      0.10       8.9      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142667.2      0.10       8.9      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142667.8      0.10       8.9      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142670.2      0.10       8.9      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142672.6      0.10       8.9      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142672.8      0.10       8.9      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142675.7      0.10       8.9      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142680.3      0.10       8.8      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142680.5      0.10       8.8      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142681.1      0.10       8.7      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142686.7      0.10       8.6      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142690.6      0.10       8.5      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:54  142693.0      0.10       8.5      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142696.5      0.10       8.6      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142700.8      0.10       8.5      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142706.3      0.10       8.5      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142711.1      0.10       8.4      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142717.0      0.10       8.4      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142720.7      0.10       8.3      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142724.4      0.09       8.3      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142728.4      0.09       8.2      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142729.5      0.09       8.2      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142730.3      0.09       8.2      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142735.6      0.09       8.2      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142738.0      0.09       8.2      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142739.6      0.09       8.1      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142741.4      0.09       8.1      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142742.2      0.09       8.1      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142742.2      0.09       8.1      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142745.2      0.09       8.1      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142747.3      0.09       8.1      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142752.4      0.09       8.0      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142755.5      0.09       8.0      72.7                          
    0:01:57  142689.0      0.09       8.0      72.7                          
    0:01:57  142689.0      0.09       8.0      72.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57  142689.0      0.09       8.0      72.7                          
    0:01:57  142669.1      0.09       8.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142674.9      0.09       7.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142682.4      0.09       7.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142687.7      0.09       7.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142689.8      0.09       7.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142689.3      0.09       7.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:58  142691.2      0.09       7.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142704.2      0.09       7.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142710.3      0.09       7.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:58  142718.0      0.09       7.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142719.4      0.09       7.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:58  142720.4      0.09       7.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:58  142722.8      0.09       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142729.5      0.09       7.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142731.9      0.09       7.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142736.7      0.09       7.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142739.6      0.09       7.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142747.3      0.09       7.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142751.0      0.09       7.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142758.2      0.09       7.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142760.1      0.09       7.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142764.1      0.09       7.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142765.4      0.09       7.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142770.2      0.09       7.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142775.2      0.09       7.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142780.3      0.09       7.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142790.1      0.09       7.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142794.9      0.09       7.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142801.8      0.09       7.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:00  142802.4      0.09       7.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:00  142802.4      0.09       7.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142803.7      0.09       7.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142809.5      0.09       7.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142813.0      0.09       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142815.4      0.09       6.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142823.6      0.09       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142823.4      0.09       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142827.9      0.08       6.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142829.5      0.08       6.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142834.0      0.08       6.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142836.9      0.08       6.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142842.8      0.08       6.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142848.9      0.08       6.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142849.4      0.08       6.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142857.7      0.08       6.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142860.9      0.08       6.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142863.5      0.08       6.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142873.4      0.08       6.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142881.4      0.08       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142883.8      0.08       6.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142887.2      0.08       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142890.4      0.08       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142896.0      0.08       6.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142897.1      0.08       6.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142908.0      0.08       6.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142909.8      0.08       6.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142912.5      0.08       6.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142918.3      0.08       6.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142919.7      0.08       6.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142919.9      0.08       6.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:02  142919.9      0.08       6.4       0.0                          
    0:02:03  142919.9      0.08       6.4       0.0                          
    0:02:06  142713.0      0.08       6.5       0.0                          
    0:02:07  142643.0      0.08       6.5       0.0                          
    0:02:08  142606.3      0.08       6.5       0.0                          
    0:02:09  142576.5      0.08       6.5       0.0                          
    0:02:09  142548.3      0.08       6.5       0.0                          
    0:02:10  142524.9      0.08       6.5       0.0                          
    0:02:10  142502.6      0.08       6.5       0.0                          
    0:02:11  142480.2      0.08       6.5       0.0                          
    0:02:12  142469.1      0.08       6.5       0.0                          
    0:02:12  142450.4      0.08       6.5       0.0                          
    0:02:13  142439.8      0.08       6.5       0.0                          
    0:02:13  142429.2      0.08       6.5       0.0                          
    0:02:13  142418.5      0.08       6.5       0.0                          
    0:02:14  142407.9      0.08       6.5       0.0                          
    0:02:14  142397.2      0.08       6.5       0.0                          
    0:02:14  142386.6      0.08       6.5       0.0                          
    0:02:14  142386.6      0.08       6.5       0.0                          
    0:02:15  142386.6      0.08       6.5       0.0                          
    0:02:16  142281.3      0.10       6.8       0.0                          
    0:02:16  142278.9      0.10       6.8       0.0                          
    0:02:16  142278.9      0.10       6.8       0.0                          
    0:02:16  142278.9      0.10       6.8       0.0                          
    0:02:16  142278.9      0.10       6.8       0.0                          
    0:02:16  142278.9      0.10       6.8       0.0                          
    0:02:16  142278.9      0.10       6.8       0.0                          
    0:02:16  142286.1      0.09       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142286.9      0.09       6.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142292.2      0.09       6.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142324.1      0.08       6.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142331.0      0.08       6.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142331.8      0.08       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142332.1      0.08       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142335.3      0.08       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142333.1      0.08       6.4       0.0                          
    0:02:18  142298.8      0.08       6.4       0.0                          
    0:02:18  142265.0      0.08       6.4       0.0                          
    0:02:18  142225.1      0.08       6.4       0.0                          
    0:02:19  142178.1      0.08       6.4       0.0                          
    0:02:19  142142.2      0.08       6.4       0.0                          
    0:02:19  142096.1      0.08       6.4       0.0                          
    0:02:19  142066.3      0.08       6.4       0.0                          
    0:02:19  142013.1      0.08       6.4       0.0                          
    0:02:20  141960.5      0.08       6.4       0.0                          
    0:02:20  141932.0      0.08       6.4       0.0                          
    0:02:21  141877.5      0.08       6.4       0.0                          
    0:02:22  141782.0      0.08       6.4       0.0                          
    0:02:22  141695.8      0.08       6.4       0.0                          
    0:02:23  141579.3      0.08       6.4       0.0                          
    0:02:23  141455.6      0.08       6.4       0.0                          
    0:02:23  141353.5      0.08       6.4       0.0                          
    0:02:24  141242.5      0.08       6.4       0.0                          
    0:02:24  141125.2      0.08       6.4       0.0                          
    0:02:25  141117.3      0.08       6.4       0.0                          
    0:02:25  141107.9      0.08       6.4       0.0                          
    0:02:25  141052.9      0.08       6.4       0.0                          
    0:02:26  140997.8      0.08       6.4       0.0                          
    0:02:27  140976.3      0.08       6.4       0.0                          
    0:02:27  140974.9      0.08       6.4       0.0                          
    0:02:27  140973.6      0.08       6.4       0.0                          
    0:02:27  140972.3      0.08       6.4       0.0                          
    0:02:27  140971.0      0.08       6.4       0.0                          
    0:02:28  140969.6      0.08       6.4       0.0                          
    0:02:28  140966.7      0.08       6.4       0.0                          
    0:02:28  140955.5      0.08       6.4       0.0                          
    0:02:29  140947.5      0.08       6.4       0.0                          
    0:02:30  140947.5      0.08       6.4       0.0                          
    0:02:31  140939.3      0.09       6.4       0.0                          
    0:02:31  140939.3      0.09       6.4       0.0                          
    0:02:31  140939.3      0.09       6.4       0.0                          
    0:02:31  140939.3      0.09       6.4       0.0                          
    0:02:31  140939.3      0.09       6.4       0.0                          
    0:02:31  140939.3      0.09       6.4       0.0                          
    0:02:31  140939.6      0.09       6.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:31  140940.9      0.09       6.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:31  140943.3      0.09       6.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:31  140950.5      0.08       6.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140951.5      0.08       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:32  140951.8      0.08       6.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140955.3      0.08       6.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140956.6      0.08       6.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140960.8      0.08       6.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  140962.4      0.08       6.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140976.8      0.08       6.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140984.8      0.08       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140993.6      0.08       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:32  140995.4      0.08       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:32  141010.3      0.08       5.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141019.4      0.08       5.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  141024.7      0.08       5.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  141028.7      0.08       5.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141028.7      0.08       5.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141029.5      0.08       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141031.9      0.08       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141037.5      0.08       5.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141038.3      0.08       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141043.6      0.08       5.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141053.1      0.08       5.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  141064.1      0.08       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141064.3      0.08       5.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141068.6      0.08       5.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  141069.4      0.07       5.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141074.4      0.07       5.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  141079.2      0.07       5.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141084.3      0.07       5.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141092.2      0.07       5.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  141097.6      0.07       5.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141100.5      0.07       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141108.2      0.07       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  141113.3      0.07       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  141121.8      0.07       4.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141129.8      0.07       4.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141131.6      0.07       4.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141138.8      0.07       4.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141143.6      0.07       4.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  141145.7      0.07       4.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141146.2      0.07       4.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141146.0      0.07       4.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141146.0      0.07       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141156.9      0.07       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141156.9      0.07       4.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141158.2      0.07       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  141160.3      0.07       4.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141162.7      0.07       4.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141164.1      0.07       4.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141164.1      0.07       4.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141166.2      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141166.7      0.07       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141166.7      0.07       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141170.2      0.07       4.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141175.0      0.07       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141181.4      0.07       4.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141183.0      0.07       4.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141186.7      0.07       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141198.6      0.07       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:36  141204.2      0.07       4.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141206.6      0.07       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141207.2      0.07       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141208.2      0.07       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141210.4      0.07       4.6       0.0                          
    0:02:37  141212.2      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141214.9      0.07       4.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141215.4      0.07       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141217.5      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:37  141223.7      0.07       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141224.7      0.07       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141225.0      0.07       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141229.8      0.07       4.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141231.1      0.07       4.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141233.0      0.07       4.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141240.9      0.07       4.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  141241.7      0.07       4.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141243.9      0.07       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141245.2      0.07       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141246.0      0.07       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:38  141246.3      0.07       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141247.6      0.07       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141250.5      0.07       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141250.8      0.07       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141254.8      0.07       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141255.6      0.07       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141260.1      0.07       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141262.5      0.07       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141267.8      0.07       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141269.4      0.07       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141272.6      0.06       4.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  141277.9      0.06       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141280.8      0.06       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141281.1      0.06       4.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141284.3      0.06       4.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141288.0      0.06       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141291.2      0.06       4.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141294.4      0.06       4.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141297.6      0.06       4.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141301.1      0.06       4.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  141302.9      0.06       4.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141306.1      0.06       4.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141312.8      0.06       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:40  141320.2      0.06       4.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141325.3      0.06       4.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141332.2      0.06       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141336.7      0.06       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141342.8      0.06       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141345.7      0.06       4.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141351.1      0.06       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141352.1      0.06       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141355.3      0.06       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141357.2      0.06       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141359.3      0.06       3.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141365.4      0.06       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141368.9      0.06       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141373.7      0.06       3.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  141376.6      0.06       3.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141382.7      0.06       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141385.9      0.06       3.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141390.7      0.06       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141394.2      0.06       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141395.0      0.06       3.8       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:58:02 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70401.156282
Buf/Inv area:                     4149.865997
Noncombinational area:           70993.801569
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141394.957851
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:58:08 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.3427 mW   (87%)
  Net Switching Power  =   5.4883 mW   (13%)
                         ---------
Total Dynamic Power    =  43.8310 mW  (100%)

Cell Leakage Power     =   2.9175 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5560e+04          672.9001        1.1878e+06        3.7421e+04  (  80.05%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.7825e+03        4.8153e+03        1.7297e+06        9.3275e+03  (  19.95%)
--------------------------------------------------------------------------------------------------
Total          3.8343e+04 uW     5.4882e+03 uW     2.9175e+06 nW     4.6748e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:58:09 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/U398/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE16_LOGSIZE4_26)
                                                          0.00       0.23 f
  path/genblk1[3].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE16_26)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/in0[10] (mac_b20_g1_13)       0.00       0.23 f
  path/genblk1[3].path/path/mult_21/a[10] (mac_b20_g1_13_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/mult_21/U1530/ZN (XNOR2_X1)
                                                          0.10       0.33 r
  path/genblk1[3].path/path/mult_21/U1114/ZN (NAND2_X1)
                                                          0.05       0.39 f
  path/genblk1[3].path/path/mult_21/U1797/ZN (OAI22_X1)
                                                          0.06       0.45 r
  path/genblk1[3].path/path/mult_21/U409/CO (FA_X1)       0.08       0.53 r
  path/genblk1[3].path/path/mult_21/U397/S (FA_X1)        0.12       0.66 f
  path/genblk1[3].path/path/mult_21/U1163/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[3].path/path/mult_21/U1166/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[3].path/path/mult_21/U386/S (FA_X1)        0.13       0.86 r
  path/genblk1[3].path/path/mult_21/U385/S (FA_X1)        0.12       0.98 f
  path/genblk1[3].path/path/mult_21/U1321/ZN (NOR2_X1)
                                                          0.04       1.02 r
  path/genblk1[3].path/path/mult_21/U1591/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[3].path/path/mult_21/U1590/ZN (AOI21_X1)
                                                          0.05       1.10 r
  path/genblk1[3].path/path/mult_21/U1589/ZN (OAI21_X1)
                                                          0.04       1.14 f
  path/genblk1[3].path/path/mult_21/U1234/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[3].path/path/mult_21/U1956/ZN (OAI21_X1)
                                                          0.03       1.21 f
  path/genblk1[3].path/path/mult_21/U1242/ZN (AOI21_X1)
                                                          0.04       1.25 r
  path/genblk1[3].path/path/mult_21/U1955/ZN (OAI21_X1)
                                                          0.03       1.29 f
  path/genblk1[3].path/path/mult_21/U1283/ZN (AOI21_X1)
                                                          0.04       1.33 r
  path/genblk1[3].path/path/mult_21/U1880/ZN (OAI21_X1)
                                                          0.03       1.36 f
  path/genblk1[3].path/path/mult_21/U1851/ZN (AOI21_X1)
                                                          0.04       1.40 r
  path/genblk1[3].path/path/mult_21/U1879/ZN (OAI21_X1)
                                                          0.03       1.44 f
  path/genblk1[3].path/path/mult_21/U1878/ZN (AOI21_X1)
                                                          0.04       1.48 r
  path/genblk1[3].path/path/mult_21/U1783/ZN (INV_X1)     0.03       1.51 f
  path/genblk1[3].path/path/mult_21/U1238/ZN (NAND2_X1)
                                                          0.03       1.54 r
  path/genblk1[3].path/path/mult_21/U1240/ZN (NAND3_X1)
                                                          0.04       1.57 f
  path/genblk1[3].path/path/mult_21/U1954/ZN (AOI21_X1)
                                                          0.04       1.62 r
  path/genblk1[3].path/path/mult_21/U1953/ZN (INV_X1)     0.03       1.64 f
  path/genblk1[3].path/path/mult_21/U1578/ZN (NAND2_X1)
                                                          0.04       1.68 r
  path/genblk1[3].path/path/mult_21/U1187/ZN (NAND3_X1)
                                                          0.04       1.72 f
  path/genblk1[3].path/path/mult_21/U1584/ZN (NAND2_X1)
                                                          0.04       1.76 r
  path/genblk1[3].path/path/mult_21/U1215/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[3].path/path/mult_21/U1221/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[3].path/path/mult_21/U1088/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[3].path/path/mult_21/U1227/ZN (NAND2_X1)
                                                          0.04       1.91 r
  path/genblk1[3].path/path/mult_21/U1091/ZN (NAND3_X1)
                                                          0.04       1.94 f
  path/genblk1[3].path/path/mult_21/U1133/ZN (NAND2_X1)
                                                          0.03       1.97 r
  path/genblk1[3].path/path/mult_21/U1085/ZN (AND3_X1)
                                                          0.05       2.02 r
  path/genblk1[3].path/path/mult_21/product[39] (mac_b20_g1_13_DW_mult_tc_1)
                                                          0.00       2.02 r
  path/genblk1[3].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.03 r
  data arrival time                                                  2.03

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[3].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
