{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508969123464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508969123464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 01:05:23 2017 " "Processing started: Thu Oct 26 01:05:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508969123464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508969123464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508969123465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508969123780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "K:/Verilogworkspace/Project1/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "K:/Verilogworkspace/Project1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4inputmux " "Found entity 1: _4inputmux" {  } { { "_4inputmux.v" "" { Text "K:/Verilogworkspace/Project1/_4inputmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitand.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitand.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitand " "Found entity 1: _5bitand" {  } { { "_5bitand.v" "" { Text "K:/Verilogworkspace/Project1/_5bitand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitadder " "Found entity 1: _5bitadder" {  } { { "_5bitadder.v" "" { Text "K:/Verilogworkspace/Project1/_5bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitor.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitor " "Found entity 1: _5bitor" {  } { { "_5bitor.v" "" { Text "K:/Verilogworkspace/Project1/_5bitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitxor.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitxor " "Found entity 1: _5bitxor" {  } { { "_5bitxor.v" "" { Text "K:/Verilogworkspace/Project1/_5bitxor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_testbench " "Found entity 1: half_adder_testbench" {  } { { "half_adder_testbench.v" "" { Text "K:/Verilogworkspace/Project1/half_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_testbench " "Found entity 1: full_adder_testbench" {  } { { "full_adder_testbench.v" "" { Text "K:/Verilogworkspace/Project1/full_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "likealu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file likealu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 likeALU_testbench " "Found entity 1: likeALU_testbench" {  } { { "likeALU_testbench.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "likealu_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file likealu_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 likeALU_demo " "Found entity 1: likeALU_demo" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508969123861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpA_inpB_select likeALU_demo.v(36) " "Verilog HDL Implicit Net warning at likeALU_demo.v(36): created implicit net for \"inpA_inpB_select\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969123861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "likeALU_demo " "Elaborating entity \"likeALU_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508969123890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "likealu.v 1 1 " "Using design file likealu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 likeALU " "Found entity 1: likeALU" {  } { { "likealu.v" "" { Text "K:/Verilogworkspace/Project1/likealu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508969123910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1508969123910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "likeALU likeALU:testme " "Elaborating entity \"likeALU\" for hierarchy \"likeALU:testme\"" {  } { { "likeALU_demo.v" "testme" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitand likeALU:testme\|_5bitand:InAandInB " "Elaborating entity \"_5bitand\" for hierarchy \"likeALU:testme\|_5bitand:InAandInB\"" {  } { { "likeALU.v" "InAandInB" { Text "K:/Verilogworkspace/Project1/likeALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitadder likeALU:testme\|_5bitadder:InAaddInB " "Elaborating entity \"_5bitadder\" for hierarchy \"likeALU:testme\|_5bitadder:InAaddInB\"" {  } { { "likeALU.v" "InAaddInB" { Text "K:/Verilogworkspace/Project1/likeALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0\"" {  } { { "_5bitadder.v" "FA0" { Text "K:/Verilogworkspace/Project1/_5bitadder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "K:/Verilogworkspace/Project1/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitor likeALU:testme\|_5bitor:InAorInB " "Elaborating entity \"_5bitor\" for hierarchy \"likeALU:testme\|_5bitor:InAorInB\"" {  } { { "likeALU.v" "InAorInB" { Text "K:/Verilogworkspace/Project1/likeALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitxor likeALU:testme\|_5bitxor:InxorInB " "Elaborating entity \"_5bitxor\" for hierarchy \"likeALU:testme\|_5bitxor:InxorInB\"" {  } { { "likeALU.v" "InxorInB" { Text "K:/Verilogworkspace/Project1/likeALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4inputmux likeALU:testme\|_4inputmux:muxof0 " "Elaborating entity \"_4inputmux\" for hierarchy \"likeALU:testme\|_4inputmux:muxof0\"" {  } { { "likeALU.v" "muxof0" { Text "K:/Verilogworkspace/Project1/likeALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508969123930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508969124474 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508969124496 "|likeALU_demo|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508969124496 "|likeALU_demo|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508969124496 "|likeALU_demo|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508969124496 "|likeALU_demo|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508969124496 "|likeALU_demo|out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508969124496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508969124636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[0\] " "No output dependent on input pin \"inp_A\[0\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[1\] " "No output dependent on input pin \"inp_A\[1\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[2\] " "No output dependent on input pin \"inp_A\[2\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[3\] " "No output dependent on input pin \"inp_A\[3\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[4\] " "No output dependent on input pin \"inp_A\[4\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[0\] " "No output dependent on input pin \"inp_B\[0\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[1\] " "No output dependent on input pin \"inp_B\[1\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[2\] " "No output dependent on input pin \"inp_B\[2\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[3\] " "No output dependent on input pin \"inp_B\[3\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[4\] " "No output dependent on input pin \"inp_B\[4\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|inp_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select\[0\] " "No output dependent on input pin \"select\[0\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select\[1\] " "No output dependent on input pin \"select\[1\]\"" {  } { { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508969124665 "|likeALU_demo|select[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508969124665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508969124666 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508969124666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508969124666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508969124683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 01:05:24 2017 " "Processing ended: Thu Oct 26 01:05:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508969124683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508969124683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508969124683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508969124683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508969127669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508969127670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 01:05:25 2017 " "Processing started: Thu Oct 26 01:05:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508969127670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508969127670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508969127670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1508969127764 ""}
{ "Info" "0" "" "Project  = Project1" {  } {  } 0 0 "Project  = Project1" 0 0 "Fitter" 0 0 1508969127764 ""}
{ "Info" "0" "" "Revision = Project1" {  } {  } 0 0 "Revision = Project1" 0 0 "Fitter" 0 0 1508969127765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508969127850 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project1 EP3C40F484C6 " "Selected device EP3C40F484C6 for design \"Project1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969127889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508969127990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508969128027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508969128027 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508969128458 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508969128569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C6 " "Device EP3C16F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508969129361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508969129361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508969129361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508969129361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508969129479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508969129479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508969129479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508969129479 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508969129479 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508969129479 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_A\[0\] " "Reserve pin assignment ignored because of existing pin with name \"inp_A\[0\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_A[0] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_A\[0\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129480 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_A\[1\] " "Reserve pin assignment ignored because of existing pin with name \"inp_A\[1\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_A[1] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_A\[1\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129480 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_A\[2\] " "Reserve pin assignment ignored because of existing pin with name \"inp_A\[2\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_A[2] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_A\[2\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_A\[3\] " "Reserve pin assignment ignored because of existing pin with name \"inp_A\[3\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_A[3] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_A\[3\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_A\[4\] " "Reserve pin assignment ignored because of existing pin with name \"inp_A\[4\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_A[4] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_A\[4\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_B\[0\] " "Reserve pin assignment ignored because of existing pin with name \"inp_B\[0\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_B[0] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_B\[0\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_B\[1\] " "Reserve pin assignment ignored because of existing pin with name \"inp_B\[1\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_B[1] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_B\[1\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_B\[2\] " "Reserve pin assignment ignored because of existing pin with name \"inp_B\[2\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_B[2] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_B\[2\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_B\[3\] " "Reserve pin assignment ignored because of existing pin with name \"inp_B\[3\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_B[3] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_B\[3\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129481 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "inp_B\[4\] " "Reserve pin assignment ignored because of existing pin with name \"inp_B\[4\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_B[4] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_B\[4\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "out\[0\] " "Reserve pin assignment ignored because of existing pin with name \"out\[0\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { out[0] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[0\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "out\[1\] " "Reserve pin assignment ignored because of existing pin with name \"out\[1\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { out[1] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[1\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "out\[2\] " "Reserve pin assignment ignored because of existing pin with name \"out\[2\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { out[2] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[2\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "out\[3\] " "Reserve pin assignment ignored because of existing pin with name \"out\[3\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { out[3] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[3\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "out\[4\] " "Reserve pin assignment ignored because of existing pin with name \"out\[4\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { out[4] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out\[4\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 30 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "select\[0\] " "Reserve pin assignment ignored because of existing pin with name \"select\[0\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { select[0] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "select\[0\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 31 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "select\[1\] " "Reserve pin assignment ignored because of existing pin with name \"select\[1\]\"" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { select[1] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "select\[1\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 31 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1508969129482 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508969129522 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_A\[4\] " "Pin inp_A\[4\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { inp_A[4] } } } { "k:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_A\[4\]" } } } } { "likeALU_demo.v" "" { Text "K:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508969131661 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508969131661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project1.sdc " "Synopsys Design Constraints File file not found: 'Project1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508969132477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508969132493 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1508969132494 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1508969132494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508969132495 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508969132495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508969132495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508969132547 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508969132556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508969132556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508969132557 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508969132557 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508969132561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508969132561 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508969132562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508969132562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1508969132562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508969132562 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508969132583 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508969132583 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508969132583 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 20 16 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508969132596 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508969132596 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508969132596 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508969132624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508969135863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508969136123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508969136140 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508969136463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508969136463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508969136743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "K:/Verilogworkspace/Project1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508969138012 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508969138012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508969138152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508969138152 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1508969138152 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508969138152 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508969138222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508969138309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508969138806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508969138841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508969139254 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508969139690 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508969141149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/Verilogworkspace/Project1/output_files/Project1.fit.smsg " "Generated suppressed messages file K:/Verilogworkspace/Project1/output_files/Project1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508969141414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508969141828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 01:05:41 2017 " "Processing ended: Thu Oct 26 01:05:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508969141828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508969141828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508969141828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508969141828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1508969144394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508969144394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 01:05:44 2017 " "Processing started: Thu Oct 26 01:05:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508969144394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508969144394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c Project1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508969144395 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508969146901 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508969147002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508969147743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 01:05:47 2017 " "Processing ended: Thu Oct 26 01:05:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508969147743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508969147743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508969147743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508969147743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1508969148414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1508969149450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508969149451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 01:05:49 2017 " "Processing started: Thu Oct 26 01:05:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508969149451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508969149451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project1 -c Project1 " "Command: quartus_sta Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508969149451 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1508969149530 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508969149672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508969149672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508969149768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1508969149768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project1.sdc " "Synopsys Design Constraints File file not found: 'Project1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1508969150049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508969150049 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1508969150049 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1508969150050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1508969150050 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1508969150050 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1508969150051 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1508969150055 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1508969150057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150085 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508969150116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1508969150179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1508969150961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508969150988 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1508969150988 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1508969150988 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1508969150989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969150999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969151001 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1508969151007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1508969151087 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1508969151087 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1508969151087 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1508969151087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969151090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969151092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969151094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969151096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1508969151098 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508969151239 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1508969151239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508969151316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 01:05:51 2017 " "Processing ended: Thu Oct 26 01:05:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508969151316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508969151316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508969151316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508969151316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508969153270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508969153271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 01:05:53 2017 " "Processing started: Thu Oct 26 01:05:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508969153271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508969153271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c Project1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508969153271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_6_1200mv_85c_slow.vo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_6_1200mv_85c_slow.vo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969153972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_6_1200mv_0c_slow.vo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_6_1200mv_0c_slow.vo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969153990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_min_1200mv_0c_fast.vo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_min_1200mv_0c_fast.vo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969154009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1.vo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1.vo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969154027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_6_1200mv_85c_v_slow.sdo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_6_1200mv_85c_v_slow.sdo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969154123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_6_1200mv_0c_v_slow.sdo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_6_1200mv_0c_v_slow.sdo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969154141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_min_1200mv_0c_v_fast.sdo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_min_1200mv_0c_v_fast.sdo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969154158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project1_v.sdo K:/Verilogworkspace/Project1/simulation/modelsim/ simulation " "Generated file Project1_v.sdo in folder \"K:/Verilogworkspace/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508969154176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508969154210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 01:05:54 2017 " "Processing ended: Thu Oct 26 01:05:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508969154210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508969154210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508969154210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508969154210 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508969154825 ""}
