{
  "paper_id": "2401.13266v1",
  "title": "SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model",
  "abstract": "Abstract\nThe development of architecture specifications is an initial and fundamental stage of the integrated circuit (IC) design process. Traditionally, architecture specifications are crafted by experienced chip architects, a process that is not only time-consuming but also error-prone. Mistakes in these specifications may significantly affect subsequent stages of chip design. Despite the presence of advanced electronic design automation (EDA) tools, effective solutions to these specification-related challenges remain scarce. Since writing architecture specifications is naturally a natural language processing (NLP) task, this paper pioneers the automation of architecture specification development with the advanced capabilities of large language models (LLMs).\nThe absence of a clear and precise definition of architecture specifications poses the first challenge in our research. To address this, we propose a structured definition of architecture specifications, categorizing them into three distinct abstraction levels.\nLeveraging this definition, we create and release a specification dataset111The dataset will be available at https://github.com/hkust-zhiyao/SpecLLM by methodically gathering 46 architecture specification documents from various public sources. Our clear definitions of architecture specifications, coupled with the dataset we have formed, lay a solid foundation for prospective research in employing LLMs for architecture specifications.\nLeveraging our definition and dataset, we explore the application of LLMs in two key aspects of architecture specification development: (1) Generating architecture specifications, which includes both writing specifications from scratch and converting RTL code into detailed specifications. (2) Reviewing existing architecture specifications. We got promising results indicating that LLMs may revolutionize how these critical specification documents are developed in IC design nowadays. By reducing the effort required, LLMs open up new possibilities for efficiency and accuracy in this crucial aspect of chip design.",
  "reference_labels": [
    {
      "index": 0,
      "title": "GPT-4 Technical Report",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2303.08774",
      "authors": "J. Achiam, S. Adler, S. Agarwal, L. Ahmad, I. Akkaya, F. L. Aleman, D. Almeida, J. Altenschmidt, S. Altman, S. Anadkat et al.",
      "orig_title": "Gpt-4 technical report",
      "paper_id": "2303.08774v6"
    },
    {
      "index": 1,
      "title": "RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2312.08617",
      "authors": "S. Liu, W. Fang, Y. Lu, Q. Zhang, H. Zhang, and Z. Xie",
      "orig_title": "Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution",
      "paper_id": "2312.08617v4"
    },
    {
      "index": 2,
      "title": "Chip-Chat: Challenges and Opportunities in Conversational Hardware Design",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2305.13243",
      "authors": "J. Blocklove, S. Garg, R. Karri, and H. Pearce",
      "orig_title": "Chip-chat: Challenges and opportunities in conversational hardware design",
      "paper_id": "2305.13243v2"
    },
    {
      "index": 3,
      "title": "RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2308.05345",
      "authors": "Y. Lu, S. Liu, Q. Zhang, and Z. Xie",
      "orig_title": "Rtllm: An open-source benchmark for design rtl generation with large language model",
      "paper_id": "2308.05345v3"
    },
    {
      "index": 4,
      "title": "VerilogEval: Evaluating Large Language Models for Verilog Code Generation",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2309.07544",
      "authors": "M. Liu, N. Pinckney, B. Khailany, and H. Ren",
      "orig_title": "Verilogeval: Evaluating large language models for verilog code generation",
      "paper_id": "2309.07544v2"
    },
    {
      "index": 5,
      "title": "Benchmarking Large Language Models for Automated Verilog RTL Code Generation",
      "abstract": "",
      "year": "2023",
      "venue": "DATE",
      "authors": "S. Thakur, B. Ahmad, Z. Fan, H. Pearce, B. Tan, R. Karri, B. Dolan-Gavitt, and S. Garg",
      "orig_title": "Benchmarking large language models for automated verilog rtl code generation",
      "paper_id": "2212.11140v1"
    },
    {
      "index": 6,
      "title": "AutoChip: Automating HDL Generation Using LLM Feedback",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2311.04887",
      "authors": "S. Thakur, J. Blocklove, H. Pearce, B. Tan, S. Garg, and R. Karri",
      "orig_title": "Autochip: Automating hdl generation using llm feedback",
      "paper_id": "2311.04887v2"
    },
    {
      "index": 7,
      "title": "Generating secure hardware using chatgpt resistant to cwes",
      "abstract": "",
      "year": "2023",
      "venue": "Cryptology ePrint Archive",
      "authors": "M. Nair, R. Sadhukhan, and D. Mukhopadhyay"
    },
    {
      "index": 8,
      "title": "ChipNeMo: Domain-Adapted LLMs for Chip Design",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2311.00176",
      "authors": "M. Liu, T.-D. Ene, R. Kirby, C. Cheng, N. Pinckney, R. Liang, J. Alben, H. Anand, S. Banerjee, I. Bayraktaroglu et al.",
      "orig_title": "Chipnemo: Domain-adapted llms for chip design",
      "paper_id": "2311.00176v5"
    },
    {
      "index": 9,
      "title": "ChatEDA: A Large Language Model Powered Autonomous Agent for EDA",
      "abstract": "",
      "year": "2023",
      "venue": "MLCAD Workshop",
      "authors": "Z. He, H. Wu, X. Zhang, X. Yao, S. Zheng, H. Zheng, and B. Yu",
      "orig_title": "Chateda: A large language model powered autonomous agent for eda",
      "paper_id": "2308.10204v4"
    },
    {
      "index": 10,
      "title": "GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2309.10730",
      "authors": "Y. Fu, Y. Zhang, Z. Yu, S. Li, Z. Ye, C. Li, C. Wan, and Y. Lin",
      "orig_title": "Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models",
      "paper_id": "2309.10730v2"
    },
    {
      "index": 11,
      "title": "On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2306.06923",
      "authors": "Z. Yan, Y. Qin, X. S. Hu, and Y. Shi",
      "orig_title": "On the viability of using llms for sw/hw co-design: An example in designing cim dnn accelerators",
      "paper_id": "2306.06923v1"
    },
    {
      "index": 12,
      "title": "Llm-assisted generation of hardware assertions",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2306.14027",
      "authors": "R. Kande, H. Pearce, B. Tan, B. Dolan-Gavitt, S. Thakur, R. Karri, and J. Rajendran"
    },
    {
      "index": 13,
      "title": "Fixing Hardware Security Bugs with Large Language Models",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2302.01215",
      "authors": "B. Ahmad, S. Thakur, B. Tan, R. Karri, and H. Pearce",
      "orig_title": "Fixing hardware security bugs with large language models",
      "paper_id": "2302.01215v1"
    },
    {
      "index": 14,
      "title": "RISC-V ISA Specifications Volume 1, Unprivileged Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 15,
      "title": "RISC-V ISA Specifications Volume 2, Privileged Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 16,
      "title": "ARMv8-M Architecture Reference Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 17,
      "title": "Intel 64 and IA-32 Architectures Software Developer’s Manua",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 18,
      "title": "The SPARC architecture manual",
      "abstract": "",
      "year": "1994",
      "venue": "",
      "authors": "S. I. Inc and D. L. Weaver"
    },
    {
      "index": 19,
      "title": "OpenRISC 1000 Architecture Manua",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 20,
      "title": "The NEORV32 RISC-V Processor: Datasheet",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 21,
      "title": "OpenSPARC T1 Microarchitecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 22,
      "title": "OpenSPARC T2 Microarchitecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 23,
      "title": "E31 Core Complex Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 24,
      "title": "E51 Core Complex Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 25,
      "title": "Arm Cortex-A78 Core Technical Reference Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 26,
      "title": "Arm Cortex-X2 Core Technical Reference Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 27,
      "title": "Arm Neoverse N2 Core Technical Reference Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 28,
      "title": "Intel 64 and IA-32 Architectures Optimization Reference",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 29,
      "title": "OpenRISC 1200 IP Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 30,
      "title": "Amber ARM-compatible core",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 31,
      "title": "LXP32, a lightweight, open source and FPGA-friendly 32-bit CPU IP core",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 32,
      "title": "OpenMSP430, Texas Instruments",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 33,
      "title": "NEO430, based on the Texas Instruments MSP430(TM) ISA",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 34,
      "title": "Efficient Trace for RISC-V",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 35,
      "title": "RISC-V External Debug Support",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 36,
      "title": "RISC-V IOMMU Architecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 37,
      "title": "RISC-V Advanced Interrupt Architecture",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 38,
      "title": "RISC-V Platform-Level Interrupt Controller Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 39,
      "title": "Freedom E310-G000 Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 40,
      "title": "Freedom U540-C000 Manual",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 41,
      "title": "OpenSPARC T2 System-On-Chip (SoC) Microarchitecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 42,
      "title": "RISC-V ”V” Vector Extension",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 43,
      "title": "Intel Advanced Performance Extensions (Intel APX) Architecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 44,
      "title": "Intel Advanced Vector Extensions 10 (Intel AVX10) Architecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 45,
      "title": "NVIDIA Deep Learning Accelerator (NVDLA), Hardware Architectural Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 46,
      "title": "TileLink Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 47,
      "title": "AMBA5 CHI Architecture Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 48,
      "title": "AMBA5 ACE Protocol Specification (superseded by CHI)",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 49,
      "title": "AMBA5 AXI Protocol Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 50,
      "title": "AMBA4 AXI and ACE Protocol Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 51,
      "title": "10GE MAC Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 52,
      "title": "Ethernet IP Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 53,
      "title": "I2C-Master Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 54,
      "title": "UART to Bus Core Specifications",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 55,
      "title": "Elliptic Curve Group Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 56,
      "title": "Tate Bilinear Pairing Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 57,
      "title": "Tiny Tate Bilinear Pairing Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 58,
      "title": "AES Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 59,
      "title": "SHA3 Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 60,
      "title": "RISC-V Specifications",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 61,
      "title": "The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor",
      "abstract": "",
      "year": "2015",
      "venue": "EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2015-167",
      "authors": "C. Celio, D. A. Patterson, and K. Asanovic"
    },
    {
      "index": 62,
      "title": "Towards developing high performance risc-v processors using agile methodology",
      "abstract": "",
      "year": "2022",
      "venue": "MICRO",
      "authors": "Y. Xu, Z. Yu, D. Tang, G. Chen, L. Chen, L. Gou, Y. Jin, Q. Li, X. Li, Z. Li et al."
    },
    {
      "index": 63,
      "title": "A Prompt Pattern Catalog to Enhance Prompt Engineering with ChatGPT",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2302.11382",
      "authors": "J. White, Q. Fu, S. Hays, M. Sandborn, C. Olea, H. Gilbert, A. Elnashar, J. Spencer-Smith, and D. C. Schmidt",
      "orig_title": "A prompt pattern catalog to enhance prompt engineering with chatgpt",
      "paper_id": "2302.11382v1"
    },
    {
      "index": 64,
      "title": "verified_calendar.v in RTLLM",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 65,
      "title": "Amber 2 Core Specification",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 66,
      "title": "A Survey on Evaluation of Large Language Models",
      "abstract": "",
      "year": "2023",
      "venue": "arXiv preprint arXiv:2307.03109",
      "authors": "Y. Chang, X. Wang, J. Wang, Y. Wu, K. Zhu, H. Chen, L. Yang, X. Yi, C. Wang, Y. Wang et al.",
      "orig_title": "A survey on evaluation of large language models",
      "paper_id": "2307.03109v9"
    }
  ]
}