// Seed: 4217438896
module module_0 (
    output wor  id_0,
    input  wire id_1
);
  logic id_3 = id_1;
  assign id_0 = id_1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri1  id_1,
    output logic id_2,
    output uwire id_3,
    output uwire id_4
);
  wire id_6;
  for (id_7 = id_6 & id_7; 1; id_2 = -1) assign id_6 = id_6;
  assign id_2 = id_6;
  assign id_6 = id_0;
  assign id_7 = 1;
  parameter id_8 = 1;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
