	component my_nios1 is
		port (
			clk_clk        : in  std_logic                    := 'X'; -- clk
			reset_reset_n  : in  std_logic                    := 'X'; -- reset_n
			led_pio_export : out std_logic_vector(7 downto 0)         -- export
		);
	end component my_nios1;

