"c:\My_Designs\finalProject\finalproject\src\simplecpu.vhd" VHDL finalproject 1 0 0 -02
. . 0 0 0