----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 02/22/2026 04:20:32 PM
-- Design Name: 
-- Module Name: ctrl_fifo - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity ctrl_fifo is
--  Port ( );
    generic (ADDR_WIDTH : natural   := 4);
    port(
        clk, reset  :   in std_logic;
        rd, wr      :   in std_logic;
        empty, full :   out std_logic;
        w_addr      :   out std_logic_vector(ADDR_WIDTH - 1 downto 0);
        r_addr      :   out std_logic_vector(ADDR_WIDTH - 1 downto 0)
        );
        
end ctrl_fifo;

architecture Behavioral of ctrl_fifo is
    signal  w_ptr_reg   :   std_logic_vector(ADDR_WIDTH-1 downto 0);
    signal  w_ptr_next  :   std_logic_vector(ADDR_WIDTH-1 downto 0);
    signal  w_ptr_succ  :   std_logic_vector(ADDR_WIDTH-1 downto 0);
    signal  r_ptr_reg   :   std_logic_vector(ADDR_WIDTH-1 downto 0);
    signal  r_ptr_next  :   std_logic_vector(ADDR_WIDTH-1 downto 0);
    signal  r_ptr_succ  :   std_logic_vector(ADDR_WIDTH-1 downto 0);
    signal  full_reg    :   std_logic;
    signal  full_next   :   std_logic;
    signal  empty_reg   :   std_logic;
    signal  empty_next  :   std_logic;
    signal  wr_op       :   std_logic_vector(1 downto 0);
begin
    -- register for read and write pointers
    process(clk, reset) begin
        if (reset = '1') then
            w_ptr_reg   <=  (others =>  '0');
            r_ptr_reg   <=  (others =>  '0');
            full_reg    <=  '0';
            empty_reg   <=  '1';
        elsif (clk'event and clk = '1') then
            w_ptr_reg   <=  w_ptr_next;
            r_ptr_reg   <=  r_ptr_next;
            full_reg    <=  full_next;
            empty_reg   <=  empty_next;
        end if;
    end process;
    
    --successive pointer values (tiep theo)
    w_ptr_succ  <=  std_logic_vector(unsigned(w_ptr_reg) + 1);
    r_ptr_succ  <=  std_logic_vector(unsigned(r_ptr_reg) + 1);
    
    --next state logic for read and write pointers
    wr_op   <=  wr & rd;--concat
    process(w_ptr_reg, w_ptr_succ, r_ptr_reg, r_ptr_succ
    , wr_op, empty_reg, full_reg) begin
        w_ptr_next  <=  w_ptr_reg;
        r_ptr_next   <=  r_ptr_reg;
        full_next   <=  full_reg;
        empty_next   <=  empty_reg;
        
        case wr_op is
            when "00"   =>  --dont use
            when "01"   =>  --for read
                if (empty_reg /= '1') then
                    r_ptr_next  <=  r_ptr_succ;
                    full_next   <=  '0';
                    if (r_ptr_succ = w_ptr_reg) then
                        empty_next  <=  '1';
                    end if;
                end if;
            when "10"   =>  --write
                if (full_reg /= '1') then
                    w_ptr_next  <=  w_ptr_succ;
                    empty_next  <=  '0';
                    if (w_ptr_succ = r_ptr_reg) then
                        full_next   <=  '1';
                    end if;
                end if;
            when others =>  --write and read
                w_ptr_next  <=  w_ptr_succ;
                r_ptr_next  <=  r_ptr_succ;
            end case;
    end process;
    
    w_addr  <=  w_ptr_reg;
    r_addr  <=  r_ptr_reg;
    full    <=  full_reg;
    empty   <=  empty_reg;
    
end Behavioral;
