#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001e6c200fdd0 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000001e6c206b750_0 .var "CLK", 0 0;
v000001e6c206b4d0_0 .var "INSTRUCTION", 31 0;
v000001e6c206c6f0_0 .net "PC", 31 0, v000001e6c206ae60_0;  1 drivers
v000001e6c206c8d0_0 .var "RESET", 0 0;
v000001e6c206c1f0 .array "instr_mem", 0 1023, 7 0;
E_000001e6c2022fe0 .event anyedge, v000001e6c206ad20_0;
S_000001e6c1fe6fe0 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_000001e6c200fdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_000001e6c2021190 .functor AND 1, v000001e6c2064490_0, L_000001e6c206d050, C4<1>, C4<1>;
L_000001e6c2021270 .functor OR 1, v000001e6c2064fd0_0, L_000001e6c2021190, C4<0>, C4<0>;
v000001e6c2069ba0_0 .net "ALUOP", 2 0, v000001e6c2066010_0;  1 drivers
v000001e6c2069420_0 .net "ALURESULT", 7 0, v000001e6c2065930_0;  1 drivers
v000001e6c206b0e0_0 .net "BRANCH", 0 0, v000001e6c2064490_0;  1 drivers
v000001e6c20694c0_0 .net "CLK", 0 0, v000001e6c206b750_0;  1 drivers
v000001e6c206b180_0 .net "COMPOUT", 7 0, L_000001e6c206cc90;  1 drivers
v000001e6c206a000_0 .net "IMMEDIATE", 7 0, L_000001e6c206c970;  1 drivers
v000001e6c206a820_0 .net "INSTRUCTION", 31 0, v000001e6c206b4d0_0;  1 drivers
v000001e6c2069c40_0 .net "JUMP", 0 0, v000001e6c2064fd0_0;  1 drivers
v000001e6c2069ce0_0 .net "MUXOUT1", 7 0, v000001e6c2065070_0;  1 drivers
v000001e6c206a0a0_0 .net "MUXOUT2", 7 0, v000001e6c2065430_0;  1 drivers
v000001e6c206c510_0 .net "MUXSELECT1", 0 0, v000001e6c2064850_0;  1 drivers
v000001e6c206d190_0 .net "MUXSELECT2", 0 0, v000001e6c2064530_0;  1 drivers
v000001e6c206c0b0_0 .net "OPCODE", 7 0, L_000001e6c206c3d0;  1 drivers
v000001e6c206bd90_0 .net "PC", 31 0, v000001e6c206ae60_0;  alias, 1 drivers
v000001e6c206c830_0 .net "PCSELECT", 0 0, L_000001e6c2021270;  1 drivers
v000001e6c206c5b0_0 .net "PC_4", 31 0, L_000001e6c206ca10;  1 drivers
v000001e6c206b570_0 .net "PC_NEXT", 31 0, v000001e6c206a320_0;  1 drivers
v000001e6c206c150_0 .net "PC_TARGET", 31 0, L_000001e6c206d230;  1 drivers
v000001e6c206c790_0 .net "REGOUT1", 7 0, L_000001e6c2021350;  1 drivers
v000001e6c206d0f0_0 .net "REGOUT2", 7 0, L_000001e6c20219e0;  1 drivers
v000001e6c206c650_0 .net "RESET", 0 0, v000001e6c206c8d0_0;  1 drivers
v000001e6c206b390_0 .net "WIRE1", 0 0, L_000001e6c2021190;  1 drivers
v000001e6c206b6b0_0 .net "WRITEENABLE", 0 0, v000001e6c2064b70_0;  1 drivers
v000001e6c206bcf0_0 .net "ZERO", 0 0, L_000001e6c206d050;  1 drivers
L_000001e6c206c970 .part v000001e6c206b4d0_0, 0, 8;
L_000001e6c206c3d0 .part v000001e6c206b4d0_0, 24, 8;
L_000001e6c206c290 .part v000001e6c206b4d0_0, 16, 3;
L_000001e6c206cd30 .part v000001e6c206b4d0_0, 8, 3;
L_000001e6c206c470 .part v000001e6c206b4d0_0, 0, 3;
L_000001e6c206b430 .part v000001e6c206b4d0_0, 16, 8;
S_000001e6c1fe7170 .scope module, "Alu" "alu" 3 54, 4 25 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001e6c20645d0_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c20643f0_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c20661f0_0 .net "RESULT", 7 0, v000001e6c2065930_0;  alias, 1 drivers
v000001e6c2065cf0_0 .net "SELECT", 0 2, v000001e6c2066010_0;  alias, 1 drivers
v000001e6c2066150_0 .net "ZERO", 0 0, L_000001e6c206d050;  alias, 1 drivers
v000001e6c20648f0_0 .net "add_result", 7 0, L_000001e6c206b890;  1 drivers
v000001e6c2065ed0_0 .net "and_result", 7 0, L_000001e6c2021a50;  1 drivers
v000001e6c2065610_0 .net "forward_result", 7 0, L_000001e6c2021890;  1 drivers
v000001e6c2064670_0 .net "mult_result", 7 0, L_000001e6c206c330;  1 drivers
v000001e6c2065570_0 .net "or_result", 7 0, L_000001e6c2021120;  1 drivers
v000001e6c2065f70_0 .net "ror_result", 7 0, v000001e6c201a950_0;  1 drivers
v000001e6c2064e90_0 .net "sl_result", 7 0, L_000001e6c206cf10;  1 drivers
v000001e6c2064990_0 .net "sra_result", 7 0, v000001e6c2065c50_0;  1 drivers
S_000001e6c1fca9d0 .scope module, "alu_add" "ALU_ADD" 4 44, 4 97 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e6c201bb70_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c201b670_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201adb0_0 .net "RESULT", 7 0, L_000001e6c206b890;  alias, 1 drivers
L_000001e6c206b890 .delay 8 (2,2,2) L_000001e6c206b890/d;
L_000001e6c206b890/d .arith/sum 8, L_000001e6c2021350, v000001e6c2065430_0;
S_000001e6c1fcab60 .scope module, "alu_and" "ALU_AND" 4 45, 4 132 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001e6c2021a50/d .functor AND 8, L_000001e6c2021350, v000001e6c2065430_0, C4<11111111>, C4<11111111>;
L_000001e6c2021a50 .delay 8 (1,1,1) L_000001e6c2021a50/d;
v000001e6c201a090_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c201bc10_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201a1d0_0 .net "RESULT", 7 0, L_000001e6c2021a50;  alias, 1 drivers
S_000001e6c1fd2f80 .scope module, "alu_forward" "ALU_FORWARD" 4 43, 4 80 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001e6c2021890/d .functor BUFZ 8, v000001e6c2065430_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e6c2021890 .delay 8 (1,1,1) L_000001e6c2021890/d;
v000001e6c201bcb0_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201a310_0 .net "RESULT", 7 0, L_000001e6c2021890;  alias, 1 drivers
S_000001e6c1fd3110 .scope module, "alu_mult" "ALU_MULT" 4 47, 4 114 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e6c201bd50_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c201a630_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201a770_0 .net "RESULT", 7 0, L_000001e6c206c330;  alias, 1 drivers
L_000001e6c206c330 .delay 8 (2,2,2) L_000001e6c206c330/d;
L_000001e6c206c330/d .arith/mult 8, L_000001e6c2021350, v000001e6c2065430_0;
S_000001e6c1fe7510 .scope module, "alu_or" "ALU_OR" 4 46, 4 150 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001e6c2021120/d .functor OR 8, L_000001e6c2021350, v000001e6c2065430_0, C4<00000000>, C4<00000000>;
L_000001e6c2021120 .delay 8 (1,1,1) L_000001e6c2021120/d;
v000001e6c201ac70_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c201a810_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201ae50_0 .net "RESULT", 7 0, L_000001e6c2021120;  alias, 1 drivers
S_000001e6c1fe76a0 .scope module, "alu_ror" "ALU_ROR" 4 50, 4 209 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e6c201a8b0_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c201af90_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201a950_0 .var "RESULT", 7 0;
E_000001e6c20225a0 .event anyedge, v000001e6c201b670_0, v000001e6c201bb70_0;
S_000001e6c1fd5da0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 223, 4 223 0, S_000001e6c1fe76a0;
 .timescale 0 0;
v000001e6c201ab30_0 .var/i "i", 31 0;
S_000001e6c1fd5f30 .scope module, "alu_sl" "ALU_SL" 4 49, 4 193 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e6c201aa90_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c201a9f0_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c201b0d0_0 .net "RESULT", 7 0, L_000001e6c206cf10;  alias, 1 drivers
L_000001e6c206cf10 .delay 8 (1,1,1) L_000001e6c206cf10/d;
L_000001e6c206cf10/d .shift/l 8, L_000001e6c2021350, v000001e6c2065430_0;
S_000001e6c1f82d60 .scope module, "alu_sra" "ALU_SRA" 4 48, 4 167 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e6c2065750_0 .net "DATA1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c2065b10_0 .net "DATA2", 7 0, v000001e6c2065430_0;  alias, 1 drivers
v000001e6c2065c50_0 .var "RESULT", 7 0;
S_000001e6c1f82ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 181, 4 181 0, S_000001e6c1f82d60;
 .timescale 0 0;
v000001e6c2065390_0 .var/i "i", 31 0;
S_000001e6c1fb6e50 .scope module, "mux" "MUX" 4 59, 4 238 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /INPUT 8 "mult_result";
    .port_info 5 /INPUT 8 "sra_result";
    .port_info 6 /INPUT 8 "sl_result";
    .port_info 7 /INPUT 8 "ror_result";
    .port_info 8 /OUTPUT 8 "RESULT";
    .port_info 9 /INPUT 3 "SELECT";
v000001e6c2065930_0 .var "RESULT", 7 0;
v000001e6c2064710_0 .net "SELECT", 2 0, v000001e6c2066010_0;  alias, 1 drivers
v000001e6c20647b0_0 .net "add_result", 7 0, L_000001e6c206b890;  alias, 1 drivers
v000001e6c2064a30_0 .net "and_result", 7 0, L_000001e6c2021a50;  alias, 1 drivers
v000001e6c2065d90_0 .net "forward_result", 7 0, L_000001e6c2021890;  alias, 1 drivers
v000001e6c2064d50_0 .net "mult_result", 7 0, L_000001e6c206c330;  alias, 1 drivers
v000001e6c20657f0_0 .net "or_result", 7 0, L_000001e6c2021120;  alias, 1 drivers
v000001e6c2064df0_0 .net "ror_result", 7 0, v000001e6c201a950_0;  alias, 1 drivers
v000001e6c2065890_0 .net "sl_result", 7 0, L_000001e6c206cf10;  alias, 1 drivers
v000001e6c20659d0_0 .net "sra_result", 7 0, v000001e6c2065c50_0;  alias, 1 drivers
E_000001e6c2022a20/0 .event anyedge, v000001e6c2064710_0, v000001e6c201a950_0, v000001e6c201b0d0_0, v000001e6c2065c50_0;
E_000001e6c2022a20/1 .event anyedge, v000001e6c201a770_0, v000001e6c201ae50_0, v000001e6c201a1d0_0, v000001e6c201adb0_0;
E_000001e6c2022a20/2 .event anyedge, v000001e6c201a310_0;
E_000001e6c2022a20 .event/or E_000001e6c2022a20/0, E_000001e6c2022a20/1, E_000001e6c2022a20/2;
S_000001e6c1fb6fe0 .scope module, "zero_signal" "ZERO_SIGNAL" 4 53, 4 64 0, S_000001e6c1fe7170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v000001e6c2064350_0 .net "ZERO", 0 0, L_000001e6c206d050;  alias, 1 drivers
v000001e6c2064c10_0 .net *"_ivl_0", 31 0, L_000001e6c206b610;  1 drivers
L_000001e6c2082a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e6c20660b0_0 .net/2u *"_ivl_10", 0 0, L_000001e6c2082a68;  1 drivers
L_000001e6c2082990 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e6c20656b0_0 .net *"_ivl_3", 23 0, L_000001e6c2082990;  1 drivers
L_000001e6c20829d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e6c2065e30_0 .net/2u *"_ivl_4", 31 0, L_000001e6c20829d8;  1 drivers
v000001e6c2064cb0_0 .net *"_ivl_6", 0 0, L_000001e6c206cfb0;  1 drivers
L_000001e6c2082a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e6c2065a70_0 .net/2u *"_ivl_8", 0 0, L_000001e6c2082a20;  1 drivers
v000001e6c2065bb0_0 .net "add_result", 7 0, L_000001e6c206b890;  alias, 1 drivers
L_000001e6c206b610 .concat [ 8 24 0 0], L_000001e6c206b890, L_000001e6c2082990;
L_000001e6c206cfb0 .cmp/eq 32, L_000001e6c206b610, L_000001e6c20829d8;
L_000001e6c206d050 .functor MUXZ 1, L_000001e6c2082a68, L_000001e6c2082a20, L_000001e6c206cfb0, C4<>;
S_000001e6c1fc5f00 .scope module, "Control_Unit" "control_unit" 3 41, 5 7 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
v000001e6c2066010_0 .var "ALUOP", 2 0;
v000001e6c2064490_0 .var "BRANCH", 0 0;
v000001e6c2064850_0 .var "COMP_SELECT", 0 0;
v000001e6c2064530_0 .var "IMMEDIATE_SELECT", 0 0;
v000001e6c2064fd0_0 .var "JUMP", 0 0;
v000001e6c2064ad0_0 .net "OPCODE", 7 0, L_000001e6c206c3d0;  alias, 1 drivers
v000001e6c2064b70_0 .var "WRITEENABLE", 0 0;
E_000001e6c20230a0 .event anyedge, v000001e6c2064ad0_0;
S_000001e6c1fc6090 .scope module, "Mux1" "mux_8" 3 49, 6 22 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001e6c2064f30_0 .net "DATA1", 7 0, L_000001e6c20219e0;  alias, 1 drivers
v000001e6c20652f0_0 .net "DATA2", 7 0, L_000001e6c206cc90;  alias, 1 drivers
v000001e6c2065070_0 .var "OUTPUT", 7 0;
v000001e6c2065110_0 .net "SELECT", 0 0, v000001e6c2064850_0;  alias, 1 drivers
E_000001e6c20231a0 .event anyedge, v000001e6c2064850_0, v000001e6c20652f0_0, v000001e6c2064f30_0;
S_000001e6c2068690 .scope module, "Mux2" "mux_8" 3 51, 6 22 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001e6c20651b0_0 .net "DATA1", 7 0, v000001e6c2065070_0;  alias, 1 drivers
v000001e6c2065250_0 .net "DATA2", 7 0, L_000001e6c206c970;  alias, 1 drivers
v000001e6c2065430_0 .var "OUTPUT", 7 0;
v000001e6c20654d0_0 .net "SELECT", 0 0, v000001e6c2064530_0;  alias, 1 drivers
E_000001e6c2022c20 .event anyedge, v000001e6c2064530_0, v000001e6c2065250_0, v000001e6c2065070_0;
S_000001e6c2068820 .scope module, "Mux3" "mux_32" 3 62, 6 40 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v000001e6c2069560_0 .net "DATA1", 31 0, L_000001e6c206ca10;  alias, 1 drivers
v000001e6c2069740_0 .net "DATA2", 31 0, L_000001e6c206d230;  alias, 1 drivers
v000001e6c206a320_0 .var "OUTPUT", 31 0;
v000001e6c206af00_0 .net "SELECT", 0 0, L_000001e6c2021270;  alias, 1 drivers
E_000001e6c2022920 .event anyedge, v000001e6c206af00_0, v000001e6c2069740_0, v000001e6c2069560_0;
S_000001e6c2068cd0 .scope module, "Pc" "pc" 3 40, 7 5 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v000001e6c20697e0_0 .net "CLK", 0 0, v000001e6c206b750_0;  alias, 1 drivers
v000001e6c206ae60_0 .var "PC", 31 0;
v000001e6c20696a0_0 .net "PC_NEXT", 31 0, L_000001e6c206ca10;  alias, 1 drivers
v000001e6c206a5a0_0 .net "PC_TO", 31 0, v000001e6c206a320_0;  alias, 1 drivers
v000001e6c206aa00_0 .net "RESET", 0 0, v000001e6c206c8d0_0;  alias, 1 drivers
E_000001e6c2022420 .event posedge, v000001e6c20697e0_0;
S_000001e6c20689b0 .scope module, "pc_adder" "pc_add" 7 16, 7 33 0, S_000001e6c2068cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000001e6c206ad20_0 .net "PC", 31 0, v000001e6c206ae60_0;  alias, 1 drivers
L_000001e6c2082828 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e6c206ab40_0 .net/2u *"_ivl_0", 31 0, L_000001e6c2082828;  1 drivers
v000001e6c2069a60_0 .net "adder_out", 31 0, L_000001e6c206ca10;  alias, 1 drivers
L_000001e6c206ca10 .delay 32 (1,1,1) L_000001e6c206ca10/d;
L_000001e6c206ca10/d .arith/sum 32, v000001e6c206ae60_0, L_000001e6c2082828;
S_000001e6c2068370 .scope module, "Pc_Adder" "pc_adder" 3 46, 6 58 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v000001e6c206a500_0 .net/s "DATA1", 31 0, L_000001e6c206ca10;  alias, 1 drivers
v000001e6c2069880_0 .net/s "DATA2", 7 0, L_000001e6c206b430;  1 drivers
v000001e6c206a140_0 .net "RESULT", 31 0, L_000001e6c206d230;  alias, 1 drivers
v000001e6c206ac80_0 .net/s *"_ivl_0", 31 0, L_000001e6c206b930;  1 drivers
L_000001e6c2082948 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e6c2069e20_0 .net/2s *"_ivl_2", 31 0, L_000001e6c2082948;  1 drivers
v000001e6c2069600_0 .net/s *"_ivl_5", 31 0, L_000001e6c206ce70;  1 drivers
L_000001e6c206b930 .extend/s 32, L_000001e6c206b430;
L_000001e6c206ce70 .arith/mult 32, L_000001e6c206b930, L_000001e6c2082948;
L_000001e6c206d230 .delay 32 (2,2,2) L_000001e6c206d230/d;
L_000001e6c206d230/d .arith/sum 32, L_000001e6c206ca10, L_000001e6c206ce70;
S_000001e6c2068ff0 .scope module, "Reg_File" "reg_file" 3 42, 8 23 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001e6c2021350/d .functor BUFZ 8, L_000001e6c206cdd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e6c2021350 .delay 8 (2,2,2) L_000001e6c2021350/d;
L_000001e6c20219e0/d .functor BUFZ 8, L_000001e6c206cb50, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e6c20219e0 .delay 8 (2,2,2) L_000001e6c20219e0/d;
v000001e6c206a8c0_0 .net "CLK", 0 0, v000001e6c206b750_0;  alias, 1 drivers
v000001e6c2069ec0_0 .net "IN", 7 0, v000001e6c2065930_0;  alias, 1 drivers
v000001e6c206b220_0 .net "INADDRESS", 2 0, L_000001e6c206c290;  1 drivers
v000001e6c206a640_0 .net "OUT1", 7 0, L_000001e6c2021350;  alias, 1 drivers
v000001e6c206a280_0 .net "OUT1ADDRESS", 2 0, L_000001e6c206cd30;  1 drivers
v000001e6c2069380_0 .net "OUT2", 7 0, L_000001e6c20219e0;  alias, 1 drivers
v000001e6c2069920_0 .net "OUT2ADDRESS", 2 0, L_000001e6c206c470;  1 drivers
v000001e6c206a460_0 .net "RESET", 0 0, v000001e6c206c8d0_0;  alias, 1 drivers
v000001e6c206aaa0_0 .net "WRITE", 0 0, v000001e6c2064b70_0;  alias, 1 drivers
v000001e6c20699c0_0 .net *"_ivl_0", 7 0, L_000001e6c206cdd0;  1 drivers
v000001e6c206a1e0_0 .net *"_ivl_10", 4 0, L_000001e6c206cbf0;  1 drivers
L_000001e6c20828b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6c2069b00_0 .net *"_ivl_13", 1 0, L_000001e6c20828b8;  1 drivers
v000001e6c206a6e0_0 .net *"_ivl_2", 4 0, L_000001e6c206cab0;  1 drivers
L_000001e6c2082870 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6c2069f60_0 .net *"_ivl_5", 1 0, L_000001e6c2082870;  1 drivers
v000001e6c206adc0_0 .net *"_ivl_8", 7 0, L_000001e6c206cb50;  1 drivers
v000001e6c206abe0 .array "registers", 0 7, 7 0;
v000001e6c206abe0_7 .array/port v000001e6c206abe0, 7;
v000001e6c206abe0_6 .array/port v000001e6c206abe0, 6;
v000001e6c206abe0_5 .array/port v000001e6c206abe0, 5;
v000001e6c206abe0_4 .array/port v000001e6c206abe0, 4;
E_000001e6c2022ba0/0 .event anyedge, v000001e6c206abe0_7, v000001e6c206abe0_6, v000001e6c206abe0_5, v000001e6c206abe0_4;
v000001e6c206abe0_3 .array/port v000001e6c206abe0, 3;
v000001e6c206abe0_2 .array/port v000001e6c206abe0, 2;
v000001e6c206abe0_1 .array/port v000001e6c206abe0, 1;
v000001e6c206abe0_0 .array/port v000001e6c206abe0, 0;
E_000001e6c2022ba0/1 .event anyedge, v000001e6c206abe0_3, v000001e6c206abe0_2, v000001e6c206abe0_1, v000001e6c206abe0_0;
E_000001e6c2022ba0/2 .event anyedge, v000001e6c206aa00_0, v000001e6c20697e0_0, v000001e6c2064b70_0, v000001e6c2069920_0;
E_000001e6c2022ba0/3 .event anyedge, v000001e6c206a280_0, v000001e6c206b220_0, v000001e6c2064f30_0, v000001e6c201bb70_0;
E_000001e6c2022ba0/4 .event anyedge, v000001e6c2065930_0;
E_000001e6c2022ba0 .event/or E_000001e6c2022ba0/0, E_000001e6c2022ba0/1, E_000001e6c2022ba0/2, E_000001e6c2022ba0/3, E_000001e6c2022ba0/4;
L_000001e6c206cdd0 .array/port v000001e6c206abe0, L_000001e6c206cab0;
L_000001e6c206cab0 .concat [ 3 2 0 0], L_000001e6c206cd30, L_000001e6c2082870;
L_000001e6c206cb50 .array/port v000001e6c206abe0, L_000001e6c206cbf0;
L_000001e6c206cbf0 .concat [ 3 2 0 0], L_000001e6c206c470, L_000001e6c20828b8;
S_000001e6c2068500 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 64, 8 64 0, S_000001e6c2068ff0;
 .timescale 0 0;
v000001e6c2069d80_0 .var/i "i", 31 0;
S_000001e6c2068e60 .scope module, "Two_Com" "two_comp" 3 43, 6 11 0, S_000001e6c1fe6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001e6c2021cf0 .functor NOT 8, L_000001e6c20219e0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e6c206afa0_0 .net "DATA", 7 0, L_000001e6c20219e0;  alias, 1 drivers
v000001e6c206a3c0_0 .net "OUT", 7 0, L_000001e6c206cc90;  alias, 1 drivers
v000001e6c206b040_0 .net *"_ivl_0", 7 0, L_000001e6c2021cf0;  1 drivers
L_000001e6c2082900 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e6c206a780_0 .net/2u *"_ivl_2", 7 0, L_000001e6c2082900;  1 drivers
L_000001e6c206cc90 .delay 8 (1,1,1) L_000001e6c206cc90/d;
L_000001e6c206cc90/d .arith/sum 8, L_000001e6c2021cf0, L_000001e6c2082900;
    .scope S_000001e6c2068cd0;
T_0 ;
    %wait E_000001e6c2022420;
    %load/vec4 v000001e6c206aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6c206ae60_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v000001e6c206a5a0_0;
    %store/vec4 v000001e6c206ae60_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e6c1fc5f00;
T_1 ;
    %wait E_000001e6c20230a0;
    %delay 1, 0;
    %load/vec4 v000001e6c2064ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064530_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e6c2066010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c2064fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c2064490_0, 0, 1;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e6c2068ff0;
T_2 ;
    %wait E_000001e6c2022420;
    %load/vec4 v000001e6c206aaa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001e6c206a460_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v000001e6c2069ec0_0;
    %load/vec4 v000001e6c206b220_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001e6c206abe0, 4, 0;
T_2.0 ;
    %load/vec4 v000001e6c206a460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_000001e6c2068500;
    %jmp t_0;
    .scope S_000001e6c2068500;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6c2069d80_0, 0, 32;
T_2.5 ;
    %load/vec4 v000001e6c2069d80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001e6c2069d80_0;
    %store/vec4a v000001e6c206abe0, 4, 0;
    %load/vec4 v000001e6c2069d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6c2069d80_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_000001e6c2068ff0;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e6c2068ff0;
T_3 ;
    %wait E_000001e6c2022ba0;
    %vpi_call 8 73 "$display", $time, " %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", v000001e6c2069ec0_0, v000001e6c206a640_0, v000001e6c2069380_0, v000001e6c206b220_0, v000001e6c206a280_0, v000001e6c2069920_0, v000001e6c206aaa0_0, v000001e6c206a8c0_0, v000001e6c206a460_0, &A<v000001e6c206abe0, 0>, &A<v000001e6c206abe0, 1>, &A<v000001e6c206abe0, 2>, &A<v000001e6c206abe0, 3>, &A<v000001e6c206abe0, 4>, &A<v000001e6c206abe0, 5>, &A<v000001e6c206abe0, 6>, &A<v000001e6c206abe0, 7> {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e6c1fc6090;
T_4 ;
    %wait E_000001e6c20231a0;
    %load/vec4 v000001e6c2065110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e6c20652f0_0;
    %store/vec4 v000001e6c2065070_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e6c2064f30_0;
    %store/vec4 v000001e6c2065070_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e6c2068690;
T_5 ;
    %wait E_000001e6c2022c20;
    %load/vec4 v000001e6c20654d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e6c2065250_0;
    %store/vec4 v000001e6c2065430_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e6c20651b0_0;
    %store/vec4 v000001e6c2065430_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e6c1f82d60;
T_6 ;
    %wait E_000001e6c20225a0;
    %delay 1, 0;
    %load/vec4 v000001e6c2065750_0;
    %store/vec4 v000001e6c2065c50_0, 0, 8;
    %fork t_3, S_000001e6c1f82ef0;
    %jmp t_2;
    .scope S_000001e6c1f82ef0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6c2065390_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001e6c2065390_0;
    %load/vec4 v000001e6c2065b10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001e6c2065750_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001e6c2065c50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6c2065c50_0, 0, 8;
    %load/vec4 v000001e6c2065390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6c2065390_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001e6c1f82d60;
t_2 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e6c1fe76a0;
T_7 ;
    %wait E_000001e6c20225a0;
    %delay 1, 0;
    %load/vec4 v000001e6c201a8b0_0;
    %store/vec4 v000001e6c201a950_0, 0, 8;
    %fork t_5, S_000001e6c1fd5da0;
    %jmp t_4;
    .scope S_000001e6c1fd5da0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6c201ab30_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001e6c201ab30_0;
    %load/vec4 v000001e6c201af90_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001e6c201a950_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e6c201a950_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6c201a950_0, 0, 8;
    %load/vec4 v000001e6c201ab30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6c201ab30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000001e6c1fe76a0;
t_4 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e6c1fb6e50;
T_8 ;
    %wait E_000001e6c2022a20;
    %load/vec4 v000001e6c2064710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000001e6c2065d90_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000001e6c20647b0_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000001e6c2064a30_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000001e6c20657f0_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001e6c2064d50_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000001e6c2065890_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001e6c20659d0_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000001e6c2064df0_0;
    %store/vec4 v000001e6c2065930_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e6c2068820;
T_9 ;
    %wait E_000001e6c2022920;
    %load/vec4 v000001e6c206af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001e6c2069740_0;
    %store/vec4 v000001e6c206a320_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e6c2069560_0;
    %store/vec4 v000001e6c206a320_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e6c200fdd0;
T_10 ;
    %wait E_000001e6c2022fe0;
    %delay 2, 0;
    %load/vec4 v000001e6c206c6f0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e6c206c1f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6c206b4d0_0, 4, 8;
    %load/vec4 v000001e6c206c6f0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e6c206c1f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6c206b4d0_0, 4, 8;
    %load/vec4 v000001e6c206c6f0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e6c206c1f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6c206b4d0_0, 4, 8;
    %ix/getv 4, v000001e6c206c6f0_0;
    %load/vec4a v000001e6c206c1f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6c206b4d0_0, 4, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e6c200fdd0;
T_11 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v000001e6c206c1f0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001e6c200fdd0;
T_12 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_000001e6c200fdd0, &A<v000001e6c206abe0, 0>, &A<v000001e6c206abe0, 1>, &A<v000001e6c206abe0, 2>, &A<v000001e6c206abe0, 3>, &A<v000001e6c206abe0, 4>, &A<v000001e6c206abe0, 5>, &A<v000001e6c206abe0, 6>, &A<v000001e6c206abe0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c206b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c206c8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6c206c8d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6c206c8d0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001e6c200fdd0;
T_13 ;
    %delay 4, 0;
    %load/vec4 v000001e6c206b750_0;
    %inv;
    %store/vec4 v000001e6c206b750_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e6c200fdd0;
T_14 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v000001e6c206c6f0_0, v000001e6c206b4d0_0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
