

================================================================
== Vitis HLS Report for 'kernel_3mm'
================================================================
* Date:           Thu Dec 12 19:56:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.082 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  161295179|  161295179|  0.645 sec|  0.645 sec|  161295180|  161295180|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                              |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                   |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_3mm_Pipeline_L2_fu_1040            |kernel_3mm_Pipeline_L2            |    18003|    18003|  72.012 us|  72.012 us|  18003|  18003|       no|
        |grp_kernel_3mm_Pipeline_L22_fu_1057           |kernel_3mm_Pipeline_L22           |    19004|    19004|  76.016 us|  76.016 us|  19004|  19004|       no|
        |grp_kernel_3mm_Pipeline_merlinL23_L2_fu_1084  |kernel_3mm_Pipeline_merlinL23_L2  |     1217|     1217|   4.868 us|   4.868 us|   1217|   1217|       no|
        |grp_kernel_3mm_Pipeline_merlinL17_L3_fu_1093  |kernel_3mm_Pipeline_merlinL17_L3  |     1214|     1214|   4.856 us|   4.856 us|   1214|   1214|       no|
        |grp_kernel_3mm_Pipeline_merlinL19_fu_1102     |kernel_3mm_Pipeline_merlinL19     |     1407|     1407|   5.628 us|   5.628 us|   1407|   1407|       no|
        |grp_merlin_memcpy_0_1_fu_1141                 |merlin_memcpy_0_1                 |    41889|    41889|   0.168 ms|   0.168 ms|  41889|  41889|       no|
        |grp_kernel_3mm_Pipeline_L23_fu_1159           |kernel_3mm_Pipeline_L23           |    23105|    23105|  92.420 us|  92.420 us|  23105|  23105|       no|
        |grp_kernel_3mm_Pipeline_merlinL15_L2_fu_1188  |kernel_3mm_Pipeline_merlinL15_L2  |     1127|     1127|   4.508 us|   4.508 us|   1127|   1127|       no|
        |grp_kernel_3mm_Pipeline_merlinL9_L3_fu_1197   |kernel_3mm_Pipeline_merlinL9_L3   |     1124|     1124|   4.496 us|   4.496 us|   1124|   1124|       no|
        |grp_kernel_3mm_Pipeline_merlinL11_fu_1206     |kernel_3mm_Pipeline_merlinL11     |     1548|     1548|   6.192 us|   6.192 us|   1548|   1548|       no|
        |grp_kernel_3mm_Pipeline_L24_fu_1248           |kernel_3mm_Pipeline_L24           |    17105|    17105|  68.420 us|  68.420 us|  17105|  17105|       no|
        |grp_kernel_3mm_Pipeline_L25_fu_1265           |kernel_3mm_Pipeline_L25           |    19954|    19954|  79.816 us|  79.816 us|  19954|  19954|       no|
        |grp_kernel_3mm_Pipeline_merlinL7_L2_fu_1292   |kernel_3mm_Pipeline_merlinL7_L2   |     1264|     1264|   5.056 us|   5.056 us|   1264|   1264|       no|
        |grp_kernel_3mm_Pipeline_merlinL3_fu_1301      |kernel_3mm_Pipeline_merlinL3      |     1337|     1337|   5.348 us|   5.348 us|   1337|   1337|       no|
        |grp_kernel_3mm_Pipeline_merlinL1_L3_fu_1340   |kernel_3mm_Pipeline_merlinL1_L3   |     1266|     1266|   5.064 us|   5.064 us|   1266|   1266|       no|
        +----------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL24                       |  48361125|  48361125|   3224075|          -|          -|    15|        no|
        | + merlinL22_merlinL21_merlinL20  |   3221640|   3221640|      1413|          -|          -|  2280|        no|
        |- merlinL16                       |  62047445|  62047445|   3265655|          -|          -|    19|        no|
        | + merlinL14_merlinL13_merlinL12  |   3263400|   3263400|      1554|          -|          -|  2100|        no|
        |- merlinL8                        |  50805540|  50805540|   3387036|          -|          -|    15|        no|
        | + merlinL6_merlinL5_merlinL4     |   3384360|   3384360|      1343|          -|          -|  2520|        no|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|     1063|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      120|    19|    28999|    29264|    0|
|Memory               |      184|     -|        0|        0|   53|
|Multiplexer          |        -|     -|        -|     6858|    -|
|Register             |        -|     -|     1734|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      304|    22|    30733|    37185|   53|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       21|    ~0|        3|        9|   16|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|    ~0|        1|        3|    5|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                               |control_s_axi                      |        0|   0|   526|   936|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U284           |fadd_32ns_32ns_32_7_full_dsp_1     |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U285            |fmul_32ns_32ns_32_4_max_dsp_1      |        0|   3|   143|    78|    0|
    |grp_kernel_3mm_Pipeline_L2_fu_1040            |kernel_3mm_Pipeline_L2             |        0|   0|  1100|   610|    0|
    |grp_kernel_3mm_Pipeline_L22_fu_1057           |kernel_3mm_Pipeline_L22            |        0|   1|  1428|   901|    0|
    |grp_kernel_3mm_Pipeline_L23_fu_1159           |kernel_3mm_Pipeline_L23            |        0|   1|   935|   907|    0|
    |grp_kernel_3mm_Pipeline_L24_fu_1248           |kernel_3mm_Pipeline_L24            |        0|   1|   869|   686|    0|
    |grp_kernel_3mm_Pipeline_L25_fu_1265           |kernel_3mm_Pipeline_L25            |        0|   1|   660|   891|    0|
    |grp_kernel_3mm_Pipeline_merlinL11_fu_1206     |kernel_3mm_Pipeline_merlinL11      |        0|   0|  1195|  1111|    0|
    |grp_kernel_3mm_Pipeline_merlinL15_L2_fu_1188  |kernel_3mm_Pipeline_merlinL15_L2   |        0|   2|   664|  1131|    0|
    |grp_kernel_3mm_Pipeline_merlinL17_L3_fu_1093  |kernel_3mm_Pipeline_merlinL17_L3   |        0|   2|   676|  1822|    0|
    |grp_kernel_3mm_Pipeline_merlinL19_fu_1102     |kernel_3mm_Pipeline_merlinL19      |        0|   0|  1089|  1016|    0|
    |grp_kernel_3mm_Pipeline_merlinL1_L3_fu_1340   |kernel_3mm_Pipeline_merlinL1_L3    |        0|   1|   238|   689|    0|
    |grp_kernel_3mm_Pipeline_merlinL23_L2_fu_1084  |kernel_3mm_Pipeline_merlinL23_L2   |        0|   2|   792|  1658|    0|
    |grp_kernel_3mm_Pipeline_merlinL3_fu_1301      |kernel_3mm_Pipeline_merlinL3       |        0|   0|  1089|  1016|    0|
    |grp_kernel_3mm_Pipeline_merlinL7_L2_fu_1292   |kernel_3mm_Pipeline_merlinL7_L2    |        0|   1|   181|   532|    0|
    |grp_kernel_3mm_Pipeline_merlinL9_L3_fu_1197   |kernel_3mm_Pipeline_merlinL9_L3    |        0|   2|   532|  1238|    0|
    |merlin_gmem_kernel_3mm_32_0_m_axi_U           |merlin_gmem_kernel_3mm_32_0_m_axi  |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_0_m_axi_U           |merlin_gmem_kernel_3mm_64_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_1_m_axi_U           |merlin_gmem_kernel_3mm_64_1_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_2_m_axi_U           |merlin_gmem_kernel_3mm_64_2_m_axi  |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_E_m_axi_U           |merlin_gmem_kernel_3mm_64_E_m_axi  |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_F_m_axi_U           |merlin_gmem_kernel_3mm_64_F_m_axi  |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_3mm_64_G_m_axi_U           |merlin_gmem_kernel_3mm_64_G_m_axi  |        4|   0|   878|   966|    0|
    |grp_merlin_memcpy_0_1_fu_1141                 |merlin_memcpy_0_1                  |        0|   0|  1574|  1377|    0|
    |mul_10s_6ns_12_1_1_U280                       |mul_10s_6ns_12_1_1                 |        0|   0|     0|    62|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |      120|  19| 28999| 29264|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_5ns_9_4_1_U281  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_5ns_9_4_1_U282  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_5ns_9_4_1_U283  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_17_0_buf_U     |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_10_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_11_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_12_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_13_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_14_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_15_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_16_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_17_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_18_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |B_17_0_buf_U     |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_20_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_21_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_22_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_23_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_24_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_25_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_26_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_27_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_28_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_29_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_30_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_31_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_32_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_33_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_34_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_35_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_36_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_37_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |B_17_0_buf_38_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_U     |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_1_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_2_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_3_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_4_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_5_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_6_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_7_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_8_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_9_U   |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_10_U  |C_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |D_18_0_buf_U     |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_22_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_23_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_24_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_25_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_26_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_27_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_28_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_29_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_30_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_31_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_32_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_33_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_34_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_35_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_36_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_37_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_38_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_39_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_40_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_41_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |D_18_0_buf_42_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |E_19_0_buf_U     |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_10_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_11_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_12_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_13_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_14_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_15_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_16_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_17_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_18_U  |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_buf_U          |E_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1140|   32|     1|        36480|
    |E_buf_1_U        |E_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1140|   32|     1|        36480|
    |F_19_0_buf_U     |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_20_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_21_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_22_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_23_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_24_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_25_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_26_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_27_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_28_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_29_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_30_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_31_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_32_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_33_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_34_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_35_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_36_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_37_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_38_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_buf_U          |F_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |F_buf_1_U        |F_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |G_buf_U          |G_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1260|   32|     1|        40320|
    |G_buf_1_U        |G_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1260|   32|     1|        40320|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                          |      184|  0|   0|   53|243000| 3168|    99|      7776000|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln170_1_fu_1405_p2             |         +|   0|  0|  25|          18|          14|
    |add_ln170_fu_1417_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln174_fu_1427_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln185_1_fu_1490_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln185_fu_1496_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln191_1_fu_1673_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln191_fu_1587_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln196_fu_1668_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln201_1_fu_1642_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln201_2_fu_1651_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln222_1_fu_1549_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln222_fu_1524_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln243_1_fu_1702_p2             |         +|   0|  0|  25|          18|          14|
    |add_ln243_fu_1714_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln247_fu_1724_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln258_1_fu_1792_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln258_fu_1798_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln264_1_fu_1977_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln264_fu_1889_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln269_fu_1972_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln274_1_fu_1929_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln274_2_fu_1955_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln295_1_fu_1822_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln295_2_fu_1851_p2             |         +|   0|  0|  19|          12|          12|
    |add_ln295_fu_1780_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln316_1_fu_2016_p2             |         +|   0|  0|  25|          18|          14|
    |add_ln316_fu_2028_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln320_fu_2038_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln331_1_fu_2101_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln331_fu_2107_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln337_1_fu_2267_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln337_fu_2181_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln342_fu_2262_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln347_1_fu_2236_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln347_2_fu_2245_p2             |         +|   0|  0|  17|          11|          11|
    |add_ln368_fu_2135_p2               |         +|   0|  0|  17|          10|          10|
    |sub_ln222_fu_1474_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln368_fu_2085_p2               |         -|   0|  0|  16|           9|           9|
    |and_ln185_fu_1581_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln258_fu_1883_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln331_fu_2175_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln170_fu_1411_p2              |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln185_fu_1484_p2              |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln191_fu_1502_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln196_fu_1575_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln243_fu_1708_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln258_fu_1786_p2              |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln264_fu_1804_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln269_fu_1877_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln316_fu_2022_p2              |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln331_fu_2095_p2              |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln337_fu_2113_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln342_fu_2169_p2              |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state156_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state166_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state238_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln191_fu_1593_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln264_fu_1907_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln337_fu_2187_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln185_1_fu_1508_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln185_fu_1563_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln191_1_fu_1606_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln191_2_fu_1679_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln191_fu_1598_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln258_1_fu_1810_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln258_fu_1865_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln264_1_fu_1895_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln264_2_fu_1983_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln264_fu_1911_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln331_1_fu_2119_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln331_fu_2148_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln337_1_fu_2200_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln337_2_fu_2273_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln337_fu_2192_p3            |    select|   0|  0|   4|           1|           1|
    |xor_ln185_fu_1570_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln258_fu_1872_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln331_fu_2164_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1063|         625|         533|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+------+-----------+-----+-----------+
    |                 Name                 |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+------+-----------+-----+-----------+
    |A_17_0_buf_10_address0                |    14|          3|   12|         36|
    |A_17_0_buf_10_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_10_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_11_address0                |    14|          3|   12|         36|
    |A_17_0_buf_11_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_11_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_12_address0                |    14|          3|   12|         36|
    |A_17_0_buf_12_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_12_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_13_address0                |    14|          3|   12|         36|
    |A_17_0_buf_13_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_13_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_14_address0                |    14|          3|   12|         36|
    |A_17_0_buf_14_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_14_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_15_address0                |    14|          3|   12|         36|
    |A_17_0_buf_15_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_15_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_16_address0                |    14|          3|   12|         36|
    |A_17_0_buf_16_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_16_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_17_address0                |    14|          3|   12|         36|
    |A_17_0_buf_17_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_17_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_18_address0                |    14|          3|   12|         36|
    |A_17_0_buf_18_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_18_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_address0                   |    14|          3|   12|         36|
    |A_17_0_buf_ce0                        |    14|          3|    1|          3|
    |A_17_0_buf_we0                        |     9|          2|    1|          2|
    |B_17_0_buf_20_address0                |    14|          3|   11|         33|
    |B_17_0_buf_20_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_20_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_21_address0                |    14|          3|   11|         33|
    |B_17_0_buf_21_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_21_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_22_address0                |    14|          3|   11|         33|
    |B_17_0_buf_22_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_22_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_23_address0                |    14|          3|   11|         33|
    |B_17_0_buf_23_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_23_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_24_address0                |    14|          3|   11|         33|
    |B_17_0_buf_24_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_24_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_25_address0                |    14|          3|   11|         33|
    |B_17_0_buf_25_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_25_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_26_address0                |    14|          3|   11|         33|
    |B_17_0_buf_26_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_26_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_27_address0                |    14|          3|   11|         33|
    |B_17_0_buf_27_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_27_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_28_address0                |    14|          3|   11|         33|
    |B_17_0_buf_28_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_28_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_29_address0                |    14|          3|   11|         33|
    |B_17_0_buf_29_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_29_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_30_address0                |    14|          3|   11|         33|
    |B_17_0_buf_30_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_30_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_31_address0                |    14|          3|   11|         33|
    |B_17_0_buf_31_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_31_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_32_address0                |    14|          3|   11|         33|
    |B_17_0_buf_32_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_32_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_33_address0                |    14|          3|   11|         33|
    |B_17_0_buf_33_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_33_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_34_address0                |    14|          3|   11|         33|
    |B_17_0_buf_34_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_34_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_35_address0                |    14|          3|   11|         33|
    |B_17_0_buf_35_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_35_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_36_address0                |    14|          3|   11|         33|
    |B_17_0_buf_36_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_36_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_37_address0                |    14|          3|   11|         33|
    |B_17_0_buf_37_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_37_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_38_address0                |    14|          3|   11|         33|
    |B_17_0_buf_38_ce0                     |    14|          3|    1|          3|
    |B_17_0_buf_38_we0                     |     9|          2|    1|          2|
    |B_17_0_buf_address0                   |    14|          3|   11|         33|
    |B_17_0_buf_ce0                        |    14|          3|    1|          3|
    |B_17_0_buf_we0                        |     9|          2|    1|          2|
    |C_18_0_buf_10_address0                |    14|          3|   12|         36|
    |C_18_0_buf_10_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_10_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_1_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_1_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_1_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_2_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_2_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_2_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_3_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_3_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_3_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_4_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_4_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_4_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_5_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_5_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_5_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_6_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_6_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_6_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_7_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_7_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_7_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_8_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_8_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_8_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_9_address0                 |    14|          3|   12|         36|
    |C_18_0_buf_9_ce0                      |    14|          3|    1|          3|
    |C_18_0_buf_9_we0                      |     9|          2|    1|          2|
    |C_18_0_buf_address0                   |    14|          3|   12|         36|
    |C_18_0_buf_ce0                        |    14|          3|    1|          3|
    |C_18_0_buf_we0                        |     9|          2|    1|          2|
    |D_18_0_buf_22_address0                |    14|          3|   12|         36|
    |D_18_0_buf_22_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_22_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_23_address0                |    14|          3|   12|         36|
    |D_18_0_buf_23_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_23_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_24_address0                |    14|          3|   12|         36|
    |D_18_0_buf_24_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_24_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_25_address0                |    14|          3|   12|         36|
    |D_18_0_buf_25_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_25_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_26_address0                |    14|          3|   12|         36|
    |D_18_0_buf_26_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_26_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_27_address0                |    14|          3|   12|         36|
    |D_18_0_buf_27_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_27_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_28_address0                |    14|          3|   12|         36|
    |D_18_0_buf_28_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_28_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_29_address0                |    14|          3|   12|         36|
    |D_18_0_buf_29_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_29_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_30_address0                |    14|          3|   12|         36|
    |D_18_0_buf_30_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_30_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_31_address0                |    14|          3|   12|         36|
    |D_18_0_buf_31_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_31_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_32_address0                |    14|          3|   12|         36|
    |D_18_0_buf_32_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_32_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_33_address0                |    14|          3|   12|         36|
    |D_18_0_buf_33_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_33_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_34_address0                |    14|          3|   12|         36|
    |D_18_0_buf_34_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_34_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_35_address0                |    14|          3|   12|         36|
    |D_18_0_buf_35_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_35_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_36_address0                |    14|          3|   12|         36|
    |D_18_0_buf_36_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_36_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_37_address0                |    14|          3|   12|         36|
    |D_18_0_buf_37_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_37_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_38_address0                |    14|          3|   12|         36|
    |D_18_0_buf_38_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_38_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_39_address0                |    14|          3|   12|         36|
    |D_18_0_buf_39_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_39_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_40_address0                |    14|          3|   12|         36|
    |D_18_0_buf_40_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_40_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_41_address0                |    14|          3|   12|         36|
    |D_18_0_buf_41_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_41_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_42_address0                |    14|          3|   12|         36|
    |D_18_0_buf_42_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_42_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_address0                   |    14|          3|   12|         36|
    |D_18_0_buf_ce0                        |    14|          3|    1|          3|
    |D_18_0_buf_we0                        |     9|          2|    1|          2|
    |E_19_0_buf_10_address0                |    14|          3|   12|         36|
    |E_19_0_buf_10_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_10_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_11_address0                |    14|          3|   12|         36|
    |E_19_0_buf_11_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_11_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_12_address0                |    14|          3|   12|         36|
    |E_19_0_buf_12_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_12_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_13_address0                |    14|          3|   12|         36|
    |E_19_0_buf_13_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_13_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_14_address0                |    14|          3|   12|         36|
    |E_19_0_buf_14_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_14_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_15_address0                |    14|          3|   12|         36|
    |E_19_0_buf_15_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_15_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_16_address0                |    14|          3|   12|         36|
    |E_19_0_buf_16_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_16_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_17_address0                |    14|          3|   12|         36|
    |E_19_0_buf_17_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_17_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_18_address0                |    14|          3|   12|         36|
    |E_19_0_buf_18_ce0                     |    14|          3|    1|          3|
    |E_19_0_buf_18_we0                     |     9|          2|    1|          2|
    |E_19_0_buf_address0                   |    14|          3|   12|         36|
    |E_19_0_buf_ce0                        |    14|          3|    1|          3|
    |E_19_0_buf_we0                        |     9|          2|    1|          2|
    |E_buf_1_address0                      |    26|          5|   11|         55|
    |E_buf_1_ce0                           |    20|          4|    1|          4|
    |E_buf_1_d0                            |    20|          4|   32|        128|
    |E_buf_1_we0                           |    14|          3|    1|          3|
    |E_buf_address0                        |    26|          5|   11|         55|
    |E_buf_ce0                             |    20|          4|    1|          4|
    |E_buf_d0                              |    20|          4|   32|        128|
    |E_buf_we0                             |    14|          3|    1|          3|
    |F_19_0_buf_20_address0                |    14|          3|   11|         33|
    |F_19_0_buf_20_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_20_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_21_address0                |    14|          3|   11|         33|
    |F_19_0_buf_21_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_21_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_22_address0                |    14|          3|   11|         33|
    |F_19_0_buf_22_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_22_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_23_address0                |    14|          3|   11|         33|
    |F_19_0_buf_23_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_23_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_24_address0                |    14|          3|   11|         33|
    |F_19_0_buf_24_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_24_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_25_address0                |    14|          3|   11|         33|
    |F_19_0_buf_25_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_25_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_26_address0                |    14|          3|   11|         33|
    |F_19_0_buf_26_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_26_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_27_address0                |    14|          3|   11|         33|
    |F_19_0_buf_27_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_27_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_28_address0                |    14|          3|   11|         33|
    |F_19_0_buf_28_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_28_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_29_address0                |    14|          3|   11|         33|
    |F_19_0_buf_29_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_29_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_30_address0                |    14|          3|   11|         33|
    |F_19_0_buf_30_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_30_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_31_address0                |    14|          3|   11|         33|
    |F_19_0_buf_31_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_31_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_32_address0                |    14|          3|   11|         33|
    |F_19_0_buf_32_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_32_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_33_address0                |    14|          3|   11|         33|
    |F_19_0_buf_33_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_33_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_34_address0                |    14|          3|   11|         33|
    |F_19_0_buf_34_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_34_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_35_address0                |    14|          3|   11|         33|
    |F_19_0_buf_35_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_35_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_36_address0                |    14|          3|   11|         33|
    |F_19_0_buf_36_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_36_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_37_address0                |    14|          3|   11|         33|
    |F_19_0_buf_37_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_37_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_38_address0                |    14|          3|   11|         33|
    |F_19_0_buf_38_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_38_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_address0                   |    14|          3|   11|         33|
    |F_19_0_buf_ce0                        |    14|          3|    1|          3|
    |F_19_0_buf_we0                        |     9|          2|    1|          2|
    |F_buf_1_address0                      |    26|          5|   11|         55|
    |F_buf_1_ce0                           |    20|          4|    1|          4|
    |F_buf_1_d0                            |    20|          4|   32|        128|
    |F_buf_1_we0                           |    14|          3|    1|          3|
    |F_buf_address0                        |    26|          5|   11|         55|
    |F_buf_ce0                             |    20|          4|    1|          4|
    |F_buf_d0                              |    20|          4|   32|        128|
    |F_buf_we0                             |    14|          3|    1|          3|
    |G_buf_1_address0                      |    26|          5|   11|         55|
    |G_buf_1_ce0                           |    20|          4|    1|          4|
    |G_buf_1_d0                            |    20|          4|   32|        128|
    |G_buf_1_we0                           |    14|          3|    1|          3|
    |G_buf_address0                        |    26|          5|   11|         55|
    |G_buf_ce0                             |    20|          4|    1|          4|
    |G_buf_d0                              |    20|          4|   32|        128|
    |G_buf_we0                             |    14|          3|    1|          3|
    |ap_NS_fsm                             |  2058|        390|    1|        390|
    |ap_done                               |     9|          2|    1|          2|
    |grp_fu_2782_ce                        |    20|          4|    1|          4|
    |grp_fu_2782_p0                        |    20|          4|   32|        128|
    |grp_fu_2782_p1                        |    20|          4|   32|        128|
    |grp_fu_2786_ce                        |    20|          4|    1|          4|
    |grp_fu_2786_p0                        |    20|          4|   32|        128|
    |grp_fu_2786_p1                        |    20|          4|   32|        128|
    |i_16_fu_698                           |     9|          2|    4|          8|
    |i_3_fu_274                            |     9|          2|    4|          8|
    |i_7_fu_690                            |     9|          2|    5|         10|
    |i_sub_0_reg_935                       |     9|          2|    4|          8|
    |i_sub_1_reg_877                       |     9|          2|    4|          8|
    |i_sub_reg_993                         |     9|          2|    4|          8|
    |indvar_flatten21_reg_866              |     9|          2|   12|         24|
    |indvar_flatten42_reg_946              |     9|          2|    9|         18|
    |indvar_flatten55_reg_924              |     9|          2|   12|         24|
    |indvar_flatten76_reg_1004             |     9|          2|    9|         18|
    |indvar_flatten89_reg_982              |     9|          2|   12|         24|
    |indvar_flatten8_reg_888               |     9|          2|    9|         18|
    |j_1_reg_958                           |     9|          2|    5|         10|
    |j_2_reg_1016                          |     9|          2|    5|         10|
    |j_reg_900                             |     9|          2|    5|         10|
    |j_sub_0_reg_970                       |     9|          2|    4|          8|
    |j_sub_1_reg_912                       |     9|          2|    4|          8|
    |j_sub_reg_1028                        |     9|          2|    4|          8|
    |merlin_gmem_kernel_3mm_32_0_ARVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_1_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_1_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_1_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_2_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_2_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_2_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_ARADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_3mm_64_E_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_3mm_64_E_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_3mm_64_E_AWVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_BREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_E_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_ARADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_3mm_64_F_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_3mm_64_F_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_3mm_64_F_AWVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_BREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_F_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_B   |     9|          2|    1|          2|
    |phi_mul145_fu_270                     |     9|          2|   18|         36|
    |phi_mul165_fu_686                     |     9|          2|   18|         36|
    |phi_mul185_fu_694                     |     9|          2|   18|         36|
    +--------------------------------------+------+-----------+-----+-----------+
    |Total                                 |  6858|       1418| 2536|       8365|
    +--------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                           |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_2334                                            |   64|   0|   64|          0|
    |D_read_reg_2329                                            |   64|   0|   64|          0|
    |E_buf_1_addr_reg_2501                                      |   11|   0|   11|          0|
    |E_buf_addr_reg_2496                                        |   11|   0|   11|          0|
    |E_read_reg_2345                                            |   64|   0|   64|          0|
    |F_buf_1_addr_reg_2641                                      |   11|   0|   11|          0|
    |F_buf_addr_reg_2636                                        |   11|   0|   11|          0|
    |F_read_reg_2339                                            |   64|   0|   64|          0|
    |G_buf_1_addr_reg_2767                                      |   11|   0|   11|          0|
    |G_buf_addr_reg_2762                                        |   11|   0|   11|          0|
    |G_read_reg_2324                                            |   64|   0|   64|          0|
    |add_ln170_1_reg_2394                                       |   18|   0|   18|          0|
    |add_ln170_reg_2402                                         |    4|   0|    4|          0|
    |add_ln174_reg_2407                                         |   64|   0|   64|          0|
    |add_ln185_1_reg_2441                                       |   12|   0|   12|          0|
    |add_ln222_1_reg_2464                                       |   10|   0|   12|          2|
    |add_ln243_1_reg_2524                                       |   18|   0|   18|          0|
    |add_ln243_reg_2532                                         |    5|   0|    5|          0|
    |add_ln247_reg_2537                                         |   64|   0|   64|          0|
    |add_ln258_1_reg_2577                                       |   12|   0|   12|          0|
    |add_ln295_2_reg_2600                                       |   10|   0|   12|          2|
    |add_ln295_reg_2569                                         |    8|   0|    9|          1|
    |add_ln316_1_reg_2669                                       |   18|   0|   18|          0|
    |add_ln316_reg_2677                                         |    4|   0|    4|          0|
    |add_ln331_1_reg_2702                                       |   12|   0|   12|          0|
    |add_ln368_reg_2725                                         |   10|   0|   10|          0|
    |and_ln258_reg_2605                                         |    1|   0|    1|          0|
    |ap_CS_fsm                                                  |  389|   0|  389|          0|
    |ap_done_reg                                                |    1|   0|    1|          0|
    |ap_rst_n_inv                                               |    1|   0|    1|          0|
    |ap_rst_reg_1                                               |    1|   0|    1|          0|
    |ap_rst_reg_2                                               |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L22_fu_1057_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L23_fu_1159_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L24_fu_1248_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L25_fu_1265_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L2_fu_1040_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL11_fu_1206_ap_start_reg     |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL15_L2_fu_1188_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL17_L3_fu_1093_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL19_fu_1102_ap_start_reg     |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL1_L3_fu_1340_ap_start_reg   |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL23_L2_fu_1084_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL3_fu_1301_ap_start_reg      |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL7_L2_fu_1292_ap_start_reg   |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL9_L3_fu_1197_ap_start_reg   |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_1141_ap_start_reg                 |    1|   0|    1|          0|
    |i_16_fu_698                                                |    4|   0|    4|          0|
    |i_3_fu_274                                                 |    4|   0|    4|          0|
    |i_7_fu_690                                                 |    5|   0|    5|          0|
    |i_sub_0_reg_935                                            |    4|   0|    4|          0|
    |i_sub_1_reg_877                                            |    4|   0|    4|          0|
    |i_sub_reg_993                                              |    4|   0|    4|          0|
    |icmp_ln191_reg_2446                                        |    1|   0|    1|          0|
    |icmp_ln264_reg_2582                                        |    1|   0|    1|          0|
    |icmp_ln337_reg_2707                                        |    1|   0|    1|          0|
    |indvar_flatten21_reg_866                                   |   12|   0|   12|          0|
    |indvar_flatten42_reg_946                                   |    9|   0|    9|          0|
    |indvar_flatten55_reg_924                                   |   12|   0|   12|          0|
    |indvar_flatten76_reg_1004                                  |    9|   0|    9|          0|
    |indvar_flatten89_reg_982                                   |   12|   0|   12|          0|
    |indvar_flatten8_reg_888                                    |    9|   0|    9|          0|
    |j_1_reg_958                                                |    5|   0|    5|          0|
    |j_2_reg_1016                                               |    5|   0|    5|          0|
    |j_reg_900                                                  |    5|   0|    5|          0|
    |j_sub_0_reg_970                                            |    4|   0|    4|          0|
    |j_sub_1_reg_912                                            |    4|   0|    4|          0|
    |j_sub_reg_1028                                             |    4|   0|    4|          0|
    |lshr_ln1_reg_2631                                          |    3|   0|    3|          0|
    |lshr_ln2_reg_2756                                          |    3|   0|    3|          0|
    |lshr_ln_reg_2490                                           |    3|   0|    3|          0|
    |merlin_gmem_kernel_3mm_64_G_addr_reg_2689                  |   64|   0|   64|          0|
    |mul_ln347_1_reg_2730                                       |   12|   0|   12|          0|
    |phi_mul145_fu_270                                          |   18|   0|   18|          0|
    |phi_mul165_fu_686                                          |   18|   0|   18|          0|
    |phi_mul185_fu_694                                          |   18|   0|   18|          0|
    |select_ln185_1_reg_2454                                    |    4|   0|    4|          0|
    |select_ln191_1_reg_2474                                    |    5|   0|    5|          0|
    |select_ln191_reg_2469                                      |    4|   0|    4|          0|
    |select_ln258_1_reg_2590                                    |    4|   0|    4|          0|
    |select_ln264_1_reg_2610                                    |    5|   0|    5|          0|
    |select_ln264_reg_2621                                      |    4|   0|    4|          0|
    |select_ln331_1_reg_2715                                    |    4|   0|    4|          0|
    |select_ln337_1_reg_2740                                    |    5|   0|    5|          0|
    |select_ln337_reg_2735                                      |    4|   0|    4|          0|
    |sext_ln174_reg_2433                                        |    8|   0|   10|          2|
    |sext_ln320_reg_2694                                        |    8|   0|   10|          2|
    |trunc_ln196_reg_2485                                       |    1|   0|    1|          0|
    |trunc_ln2078_1_reg_2375                                    |   58|   0|   58|          0|
    |trunc_ln2078_2_reg_2427                                    |   59|   0|   59|          0|
    |trunc_ln2078_3_reg_2557                                    |   59|   0|   59|          0|
    |trunc_ln2078_4_reg_2563                                    |   60|   0|   60|          0|
    |trunc_ln269_reg_2626                                       |    1|   0|    1|          0|
    |trunc_ln342_reg_2751                                       |    1|   0|    1|          0|
    |trunc_ln7_reg_2682                                         |   61|   0|   61|          0|
    |trunc_ln_reg_2369                                          |   58|   0|   58|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                      | 1734|   0| 1743|          9|
    +-----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|    Protocol   |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|s_axi_control_AWVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_WVALID                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_WREADY                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_WDATA                         |   in|   32|          s_axi|                      control|        scalar|
|s_axi_control_WSTRB                         |   in|    4|          s_axi|                      control|        scalar|
|s_axi_control_ARVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_RVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_RREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_RDATA                         |  out|   32|          s_axi|                      control|        scalar|
|s_axi_control_RRESP                         |  out|    2|          s_axi|                      control|        scalar|
|s_axi_control_BVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_BREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_BRESP                         |  out|    2|          s_axi|                      control|        scalar|
|ap_clk                                      |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|ap_rst_n                                    |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|interrupt                                   |  out|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WDATA     |  out|  128|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB     |  out|   16|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RDATA     |   in|  128|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WDATA     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RDATA     |   in|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+

