Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Aug 27 20:16:26 2025
| Host         : b271721db919 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : top
| Device       : xc7a35t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------------------+----------------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay  | Clock Skew |  Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                                                                           Logical Path                                                                                                                           | Start Point Clock | End Point Clock | DSP Block |  RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                      Start Point Pin                      |                       End Point Pin                      |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------------------+----------------------------------------------------------+
| Path #1   | 83.330      | 24.946     | 9.012(37%)  | 15.934(63%) | -0.076     | 58.301 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT4-(2)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[3]/D             |
| Path #2   | 83.330      | 24.851     | 9.012(37%)  | 15.839(63%) | -0.072     | 58.450 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT4-(2)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[7]/D             |
| Path #3   | 83.330      | 24.763     | 8.782(36%)  | 15.981(64%) | -0.072     | 58.536 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT6-(3)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[0]/D             |
| Path #4   | 83.330      | 24.687     | 8.782(36%)  | 15.905(64%) | -0.075     | 58.563 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT6-(3)-LUT5-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[4]/D             |
| Path #5   | 83.330      | 24.529     | 9.211(38%)  | 15.318(62%) | -0.076     | 58.720 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[6]/D             |
| Path #6   | 83.330      | 24.404     | 8.782(36%)  | 15.622(64%) | -0.073     | 58.849 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[1]/D             |
| Path #7   | 83.330      | 24.348     | 9.211(38%)  | 15.137(62%) | -0.075     | 58.900 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[2]/D             |
| Path #8   | 83.330      | 24.276     | 8.782(37%)  | 15.494(63%) | -0.076     | 58.973 | 0.035             | Safely Timed       | Same Clock        | 27           | 20     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT6-(3)-LUT6-(2)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[5]/D             |
| Path #9   | 83.330      | 15.885     | 4.509(29%)  | 11.376(71%) | -0.173     | 67.191 | 0.035             | Safely Timed       | Same Clock        | 16           | 13     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT6-(1)-LUT3-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                              | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[15]/D            |
| Path #10  | 83.330      | 15.332     | 4.474(30%)  | 10.858(70%) | -0.173     | 67.550 | 0.035             | Safely Timed       | Same Clock        | 14           | 12     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                            | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[13]/D            |
| Path #11  | 83.330      | 15.282     | 4.340(29%)  | 10.942(71%) | -0.173     | 67.555 | 0.035             | Safely Timed       | Same Clock        | 15           | 12     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[14]/D            |
| Path #12  | 83.330      | 15.168     | 4.287(29%)  | 10.881(71%) | -0.173     | 67.715 | 0.035             | Safely Timed       | Same Clock        | 15           | 12     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-LUT6-(1)-CARRY4-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[12]/D            |
| Path #13  | 83.330      | 14.212     | 3.949(28%)  | 10.263(72%) | -0.173     | 68.842 | 0.035             | Safely Timed       | Same Clock        | 14           | 11     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-LUT6-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                              | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[11]/D            |
| Path #14  | 83.330      | 12.555     | 3.393(28%)  | 9.162(72%)  | -0.176     | 70.592 | 0.035             | Safely Timed       | Same Clock        | 11           | 8      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT5-(1)-CARRY4-CARRY4-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[0]/D              |
| Path #15  | 83.330      | 12.581     | 3.419(28%)  | 9.162(72%)  | -0.176     | 70.612 | 0.035             | Safely Timed       | Same Clock        | 11           | 8      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT5-(1)-CARRY4-CARRY4-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[1]/D              |
| Path #16  | 83.330      | 12.213     | 3.170(26%)  | 9.043(74%)  | -0.070     | 71.042 | 0.035             | Safely Timed       | Same Clock        | 11           | 8      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT4-(29)-LUT6-(14)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[10]/D            |
| Path #17  | 83.330      | 11.350     | 1.987(18%)  | 9.363(82%)  | -0.137     | 71.071 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #18  | 83.330      | 11.786     | 3.472(30%)  | 8.314(70%)  | -0.170     | 71.369 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-LUT3-(33)-LUT5-(1)-CARRY4-CARRY4-LUT6-(1)-FDRE/D                                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[3]/D              |
| Path #19  | 83.330      | 10.923     | 1.987(19%)  | 8.936(81%)  | -0.131     | 71.503 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #20  | 83.330      | 11.619     | 3.034(27%)  | 8.585(73%)  | -0.171     | 71.533 | 0.035             | Safely Timed       | Same Clock        | 11           | 8      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[8]/D             |
| Path #21  | 83.330      | 10.717     | 1.987(19%)  | 8.730(81%)  | -0.128     | 71.713 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #22  | 83.330      | 11.378     | 3.566(32%)  | 7.812(68%)  | -0.174     | 71.772 | 0.035             | Safely Timed       | Same Clock        | 10           | 8      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT4-(1)-CARRY4-(2)-LUT4-(2)-LUT6-(1)-FDRE/D                                                                                                                                             | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[2]/D              |
| Path #23  | 83.330      | 10.643     | 1.987(19%)  | 8.656(81%)  | -0.126     | 71.789 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #24  | 83.330      | 11.435     | 2.821(25%)  | 8.614(75%)  | -0.070     | 71.818 | 0.035             | Safely Timed       | Same Clock        | 11           | 8      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT4-(29)-LUT6-(14)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                      | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[9]/D             |
| Path #25  | 83.330      | 10.568     | 2.023(20%)  | 8.545(80%)  | -0.143     | 71.847 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #26  | 83.330      | 10.374     | 2.023(20%)  | 8.351(80%)  | -0.137     | 72.046 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #27  | 83.330      | 10.307     | 2.023(20%)  | 8.284(80%)  | -0.134     | 72.117 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #28  | 83.330      | 10.204     | 1.987(20%)  | 8.217(80%)  | -0.034     | 72.320 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #29  | 83.330      | 10.048     | 1.987(20%)  | 8.061(80%)  | -0.035     | 72.474 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #30  | 83.330      | 9.870      | 2.023(21%)  | 7.847(79%)  | -0.132     | 72.556 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #31  | 83.330      | 9.699      | 1.987(21%)  | 7.712(79%)  | -0.037     | 72.822 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #32  | 83.330      | 9.665      | 2.023(21%)  | 7.642(79%)  | -0.027     | 72.866 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #33  | 83.330      | 9.533      | 1.795(19%)  | 7.738(81%)  | -0.101     | 72.924 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #34  | 83.330      | 9.510      | 2.023(22%)  | 7.487(78%)  | -0.028     | 73.020 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #35  | 83.330      | 9.397      | 1.987(22%)  | 7.410(78%)  | -0.109     | 73.052 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #36  | 83.330      | 9.494      | 1.991(21%)  | 7.503(79%)  | -0.005     | 73.059 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #37  | 83.330      | 9.336      | 1.987(22%)  | 7.349(78%)  | -0.025     | 73.196 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #38  | 83.330      | 9.199      | 1.795(20%)  | 7.404(80%)  | -0.097     | 73.262 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #39  | 83.330      | 9.165      | 2.023(23%)  | 7.142(77%)  | -0.005     | 73.387 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #40  | 83.330      | 9.116      | 1.991(22%)  | 7.125(78%)  | -0.037     | 73.404 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #41  | 83.330      | 9.026      | 1.795(20%)  | 7.231(80%)  | -0.095     | 73.436 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #42  | 83.330      | 9.077      | 1.795(20%)  | 7.282(80%)  | -0.036     | 73.444 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #43  | 83.330      | 9.065      | 1.991(22%)  | 7.074(78%)  | -0.025     | 73.467 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #44  | 83.330      | 8.965      | 1.795(21%)  | 7.170(79%)  | -0.093     | 73.500 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #45  | 83.330      | 9.026      | 1.795(20%)  | 7.231(80%)  | -0.030     | 73.502 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #46  | 83.330      | 8.947      | 2.031(23%)  | 6.916(77%)  | -0.095     | 73.516 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #47  | 83.330      | 8.952      | 2.023(23%)  | 6.929(77%)  | -0.049     | 73.556 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #48  | 83.330      | 8.967      | 1.987(23%)  | 6.980(77%)  | -0.023     | 73.568 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #49  | 83.330      | 8.923      | 1.671(19%)  | 7.252(81%)  | -0.036     | 73.598 | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT6-(27)-RAMB36E1/DIADI[7]                                                                                                                                                                                          | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[7]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7] |
| Path #50  | 83.330      | 8.841      | 1.795(21%)  | 7.046(79%)  | -0.095     | 73.622 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #51  | 83.330      | 8.874      | 1.987(23%)  | 6.887(77%)  | -0.037     | 73.647 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #52  | 83.330      | 8.820      | 1.987(23%)  | 6.833(77%)  | -0.035     | 73.702 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #53  | 83.330      | 8.806      | 2.023(23%)  | 6.783(77%)  | -0.045     | 73.707 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #54  | 83.330      | 8.814      | 1.987(23%)  | 6.827(77%)  | -0.022     | 73.722 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #55  | 83.330      | 8.773      | 1.991(23%)  | 6.782(77%)  | -0.035     | 73.750 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #56  | 83.330      | 8.705      | 2.031(24%)  | 6.674(76%)  | -0.101     | 73.752 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #57  | 83.330      | 8.669      | 1.795(21%)  | 6.874(79%)  | -0.092     | 73.797 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #58  | 83.330      | 8.603      | 2.031(24%)  | 6.572(76%)  | -0.093     | 73.862 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #59  | 83.330      | 8.556      | 1.987(24%)  | 6.569(76%)  | -0.109     | 73.892 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #60  | 83.330      | 8.559      | 2.031(24%)  | 6.528(76%)  | -0.097     | 73.902 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #61  | 83.330      | 8.627      | 1.991(24%)  | 6.636(76%)  | -0.023     | 73.907 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #62  | 83.330      | 8.597      | 1.987(24%)  | 6.610(76%)  | -0.034     | 73.926 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #63  | 83.330      | 8.588      | 1.795(21%)  | 6.793(79%)  | -0.027     | 73.942 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #64  | 83.330      | 8.604      | 1.987(24%)  | 6.617(76%)  | -0.005     | 73.948 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #65  | 83.330      | 8.456      | 1.987(24%)  | 6.469(76%)  | -0.128     | 73.974 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #66  | 83.330      | 8.482      | 1.795(22%)  | 6.687(78%)  | -0.094     | 73.982 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #67  | 83.330      | 8.549      | 1.991(24%)  | 6.558(76%)  | -0.022     | 73.986 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #68  | 83.330      | 8.460      | 1.987(24%)  | 6.473(76%)  | -0.103     | 73.995 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #69  | 83.330      | 8.830      | 2.139(25%)  | 6.691(75%)  | -0.169     | 74.007 | 0.035             | Safely Timed       | Same Clock        | 6            | 5      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-LUT3-(33)-FDRE/D                                                                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[14]/D                |
| Path #70  | 83.330      | 8.497      | 1.671(20%)  | 6.826(80%)  | -0.030     | 74.031 | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT6-(27)-RAMB36E1/DIADI[7]                                                                                                                                                                                          | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[7]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7] |
| Path #71  | 83.330      | 8.390      | 1.987(24%)  | 6.403(76%)  | -0.126     | 74.042 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #72  | 83.330      | 8.410      | 1.987(24%)  | 6.423(76%)  | -0.105     | 74.043 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #73  | 83.330      | 8.463      | 1.987(24%)  | 6.476(76%)  | -0.025     | 74.070 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #74  | 83.330      | 8.435      | 2.023(24%)  | 6.412(76%)  | -0.043     | 74.079 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #75  | 83.330      | 8.976      | 2.147(24%)  | 6.829(76%)  | -0.175     | 74.097 | 0.035             | Safely Timed       | Same Clock        | 6            | 5      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-FDRE/D                                                                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[11]/D                |
| Path #76  | 83.330      | 8.303      | 1.987(24%)  | 6.316(76%)  | -0.130     | 74.125 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #77  | 83.330      | 8.773      | 2.181(25%)  | 6.592(75%)  | -0.068     | 74.142 | 0.035             | Safely Timed       | Same Clock        | 6            | 5      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-FDRE/D                                                                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[13]/D                |
| Path #78  | 83.330      | 8.314      | 1.987(24%)  | 6.327(76%)  | -0.101     | 74.143 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #79  | 83.330      | 8.310      | 1.795(22%)  | 6.515(78%)  | -0.025     | 74.222 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #80  | 83.330      | 8.169      | 2.023(25%)  | 6.146(75%)  | -0.151     | 74.238 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #81  | 83.330      | 8.277      | 2.023(25%)  | 6.254(75%)  | -0.042     | 74.238 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #82  | 83.330      | 8.291      | 1.671(21%)  | 6.620(79%)  | -0.027     | 74.240 | 0.035             | Safely Timed       | Same Clock        | 4            | 3      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT6-(27)-RAMB36E1/DIADI[7]                                                                                                                                                                                          | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[7]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7] |
| Path #83  | 83.330      | 8.202      | 2.031(25%)  | 6.171(75%)  | -0.095     | 74.261 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #84  | 83.330      | 8.189      | 2.031(25%)  | 6.158(75%)  | -0.094     | 74.275 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #85  | 83.330      | 8.145      | 1.991(25%)  | 6.154(75%)  | -0.126     | 74.287 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #86  | 83.330      | 8.222      | 1.991(25%)  | 6.231(75%)  | -0.034     | 74.302 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #87  | 83.330      | 8.163      | 2.031(25%)  | 6.132(75%)  | -0.092     | 74.303 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #88  | 83.330      | 8.940      | 2.043(23%)  | 6.897(77%)  | -0.054     | 74.329 | 0.035             | Safely Timed       | Same Clock        | 7            | 5      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT4-(29)-LUT1-(1)-FDRE/D                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[1]/D                 |
| Path #89  | 83.330      | 8.053      | 1.987(25%)  | 6.066(75%)  | -0.103     | 74.402 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #90  | 83.330      | 8.024      | 1.991(25%)  | 6.033(75%)  | -0.128     | 74.406 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #91  | 83.330      | 8.107      | 1.987(25%)  | 6.120(75%)  | -0.023     | 74.428 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #92  | 83.330      | 8.101      | 2.031(26%)  | 6.070(74%)  | -0.025     | 74.432 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #93  | 83.330      | 7.947      | 1.987(26%)  | 5.960(74%)  | -0.133     | 74.478 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #94  | 83.330      | 7.921      | 1.987(26%)  | 5.934(74%)  | -0.145     | 74.492 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #95  | 83.330      | 7.957      | 1.987(25%)  | 5.970(75%)  | -0.100     | 74.501 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #96  | 83.330      | 7.918      | 2.023(26%)  | 5.895(74%)  | -0.134     | 74.505 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #97  | 83.330      | 7.870      | 1.987(26%)  | 5.883(74%)  | -0.139     | 74.549 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #98  | 83.330      | 7.895      | 1.987(26%)  | 5.908(74%)  | -0.102     | 74.561 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #99  | 83.330      | 8.398      | 2.175(26%)  | 6.223(74%)  | -0.051     | 74.577 | 0.035             | Safely Timed       | Same Clock        | 6            | 5      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(5)-LUT3-(25)-FDRE/D                                                                                                                                                                                   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[15]/D                |
| Path #100 | 83.330      | 7.849      | 1.991(26%)  | 5.858(74%)  | -0.128     | 74.581 | 0.035             | Safely Timed       | Same Clock        | 5            | 4      | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------------------+----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+-----+----+---+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |  4 |  5  |  6 | 7 | 10 | 11 | 14 | 15 | 16 | 27 |
+-----------------+-------------+-----+-----+-----+----+----+-----+----+---+----+----+----+----+----+----+
| clk_pin         | 83.330ns    | 341 | 233 | 101 | 71 | 39 | 162 | 32 | 1 |  2 |  5 |  2 |  2 |  1 |  8 |
+-----------------+-------------+-----+-----+-----+----+----+-----+----+---+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


