 
****************************************
Report : qor
Design : SystemTop
Version: K-2015.06
Date   : Wed Dec 25 17:00:54 2024
****************************************


  Timing Path Group 'ref_clk_mux'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          2.65
  Critical Path Slack:          17.33
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_ref_clk_mux'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.34
  Critical Path Slack:          39.64
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_tx_clk_mux'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.27
  Critical Path Slack:          19.71
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'scan_uart_clk_mux'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.33
  Critical Path Slack:          19.65
  Critical Path Clk Period:   3000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'tx_clk_mux'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.27
  Critical Path Slack:          19.71
  Critical Path Clk Period:   8320.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.17
  Critical Path Slack:          39.73
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_2'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.05
  Critical Path Slack:        2079.93
  Critical Path Clk Period:   2080.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_4'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.05
  Critical Path Slack:        4159.93
  Critical Path Clk Period:   4160.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'uart_clk_mux'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.33
  Critical Path Slack:          19.65
  Critical Path Clk Period:   1040.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:        735
  Leaf Cell Count:               1490
  Buf/Inv Cell Count:             298
  Buf Cell Count:                  20
  Inv Cell Count:                 278
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1213
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1564.080007
  Noncombinational Area:  1442.518034
  Buf/Inv Area:            164.122001
  Total Buffer Area:            16.23
  Total Inverter Area:         147.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3006.598042
  Design Area:            3006.598042


  Design Rules
  -----------------------------------
  Total Number of Nets:          1670
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.98
  Logic Optimization:                 11.59
  Mapping Optimization:               26.30
  -----------------------------------------
  Overall Compile Time:               59.03
  Overall Compile Wall Clock Time:    68.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
