Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 13 22:11:08 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file ./output/post_place_timing_summary.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.425       -4.880                     18                44121       -0.343      -70.146                    930                44121        0.264        0.000                       0                 20993  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
adn2814_clk                                                                                                                               {0.000 8.000}        16.000          62.500          
  bclk                                                                                                                                    {0.000 16.000}       32.000          31.250          
    ep_clk2x                                                                                                                              {0.000 2.000}        4.000           250.000         
    ep_clk62p5                                                                                                                            {0.000 8.000}        16.000          62.500          
      fclk0                                                                                                                               {0.000 1.143}        2.286           437.500         
      mclk0                                                                                                                               {0.000 8.000}        16.000          62.500          
      mmcm1_clkfbout0                                                                                                                     {0.000 8.000}        16.000          62.500          
    ep_clkfbout                                                                                                                           {0.000 16.000}       32.000          31.250          
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                                            {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                                 {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                                 {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                                {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                                {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                  {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                  {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                                            {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                                  {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                                 {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                                    {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                                           {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                                 {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                                 {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                                       {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                                          {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                                                                                                                                                                          14.530        0.000                       0                     1  
  bclk                                                                                                                                                                                                                                                                               11.000        0.000                       0                     1  
    ep_clk2x                                                                                                                              1.717        0.000                      0                    6        0.201        0.000                      0                    6        1.500        0.000                       0                     9  
    ep_clk62p5                                                                                                                            9.361        0.000                      0                 1389        0.043        0.000                      0                 1389        5.000        0.000                       0                   563  
      fclk0                                                                                                                                                                                                                                                                           0.693        0.000                       0                   182  
      mclk0                                                                                                                               7.023        0.000                      0                30336       -0.273      -50.331                    782                30336        7.146        0.000                       0                 15713  
      mmcm1_clkfbout0                                                                                                                                                                                                                                                                14.408        0.000                       0                     3  
    ep_clkfbout                                                                                                                                                                                                                                                                      30.751        0.000                       0                     2  
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                                        2.910        0.000                       0                     2  
  daqclk0                                                                                                                                 0.144        0.000                      0                 1196       -0.055       -0.060                      2                 1196        2.258        0.000                       0                   626  
  daqclk1                                                                                                                                 1.139        0.000                      0                  244        0.124        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                                6.981        0.000                      0                    7        0.199        0.000                      0                    7        3.304        0.000                       0                    12  
gbe_refclk                                                                                                                                5.156        0.000                      0                  107        0.201        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                                              5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                                       14.751        0.000                       0                     2  
  oeiclk                                                                                                                                 -0.425       -4.880                     18                 9137       -0.159       -3.182                     71                 9137        3.146        0.000                       0                  2779  
  oeihclk                                                                                                                                11.396        0.000                      0                  146       -0.016       -0.016                      1                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                                3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                                       5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                                             0.693        0.000                       0                   182  
    mclk1                                                                                                                                 7.023        0.000                      0                30336       -0.273      -50.331                    782                30336        7.146        0.000                       0                 15713  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                                  14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                                      8.408        0.000                       0                     3  
  sclk100                                                                                                                                 6.179        0.000                      0                  785       -0.073       -0.108                      3                  785        4.286        0.000                       0                   426  
  sclk200                                                                                                                                 0.852        0.000                      0                  572        0.127        0.000                      0                  572        0.264        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ep_clk62p5    ep_clk2x            1.416        0.000                      0                    6       -0.252       -0.398                      4                    6  
ep_clk2x      ep_clk62p5          2.494        0.000                      0                   17       -0.209       -2.684                     17                   17  
oeihclk       oeiclk              6.550        0.000                      0                   28       -0.343       -7.851                     28                   28  
oeiclk        oeihclk             4.909        0.000                      0                   24       -0.333       -5.517                     22                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.974        0.000                      0                   31        0.463        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   2.283        0.000                      0                   76        0.595        0.000                      0                   76  
**async_default**  sclk200            sclk200                  2.588        0.000                      0                   16        0.407        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { adn2814_data_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.470         16.000      14.530     BUFR_X1Y5  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/I



---------------------------------------------------------------------------------------------------
From Clock:  bclk
  To Clock:  bclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.589ns (26.424%)  route 1.640ns (73.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 10.008 - 4.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.616     6.353    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X147Y72        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y72        FDSE (Prop_fdse_C_Q)         0.379     6.732 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/Q
                         net (fo=3, estimated)        0.705     7.437    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[0]
    SLICE_X147Y72        LUT4 (Prop_lut4_I2_O)        0.105     7.542 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, estimated)        0.935     8.477    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
    SLICE_X152Y72        LUT5 (Prop_lut5_I3_O)        0.105     8.582 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, routed)           0.000     8.582    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427     5.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611     6.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.707     8.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.505    10.008    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.308    10.316    
                         clock uncertainty           -0.089    10.226    
    SLICE_X152Y72        FDRE (Setup_fdre_C_D)        0.072    10.298    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  1.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.782%)  route 0.120ns (39.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.678     2.813    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X147Y72        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y72        FDSE (Prop_fdse_C_Q)         0.141     2.954 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/Q
                         net (fo=3, estimated)        0.120     3.074    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[0]
    SLICE_X147Y72        LUT2 (Prop_lut2_I0_O)        0.045     3.119 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.119    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/plusOp[1]
    SLICE_X147Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.950     3.379    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X147Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                         clock pessimism             -0.553     2.826    
    SLICE_X147Y72        FDRE (Hold_fdre_C_D)         0.092     2.918    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y5    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X147Y72    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X147Y72    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        9.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.361ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.331ns (21.347%)  route 4.904ns (78.653%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 21.920 - 16.000 ) 
    Source Clock Delay      (SCD):    6.295ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      1.558     6.295    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/clk
    SLICE_X100Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y93        FDRE (Prop_fdre_C_Q)         0.398     6.693 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]/Q
                         net (fo=12, estimated)       1.231     7.924    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]_0[7]
    SLICE_X87Y95         LUT6 (Prop_lut6_I4_O)        0.232     8.156 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/acmd_out[valid]_INST_0_i_2/O
                         net (fo=6, estimated)        0.695     8.851    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[0]_0
    SLICE_X86Y95         LUT5 (Prop_lut5_I0_O)        0.119     8.970 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/sctr[4]_i_1/O
                         net (fo=7, estimated)        0.464     9.434    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[5]_0[0]
    SLICE_X88Y94         LUT3 (Prop_lut3_I2_O)        0.267     9.701 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/scmd[valid]_INST_0_i_2/O
                         net (fo=8, estimated)        0.443    10.144    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/ss
    SLICE_X90Y95         LUT4 (Prop_lut4_I2_O)        0.105    10.249 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/scmd[valid]_INST_0/O
                         net (fo=6, estimated)        0.608    10.857    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/sync_stb
    SLICE_X82Y94         LUT4 (Prop_lut4_I0_O)        0.105    10.962 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr[63]_i_3/O
                         net (fo=2, estimated)        0.597    11.559    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/p_4_in
    SLICE_X74Y92         LUT2 (Prop_lut2_I1_O)        0.105    11.664 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr[63]_i_1/O
                         net (fo=64, estimated)       0.866    12.530    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr[63]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427    17.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611    18.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.707    20.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      1.417    21.920    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X75Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]/C
                         clock pessimism              0.248    22.168    
                         clock uncertainty           -0.109    22.058    
    SLICE_X75Y80         FDRE (Setup_fdre_C_CE)      -0.168    21.890    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.890    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  9.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/paddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.164%)  route 0.152ns (51.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      0.632     2.767    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/clk
    SLICE_X83Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141     2.908 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[7]/Q
                         net (fo=10, estimated)       0.152     3.060    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/paddr_reg0
    SLICE_X84Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/paddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      0.906     3.335    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/clk
    SLICE_X84Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/paddr_reg[0]/C
                         clock pessimism             -0.302     3.033    
    SLICE_X84Y92         FDRE (Hold_fdre_C_CE)       -0.016     3.017    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/paddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         16.000      14.001     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/PSCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :            0  Failing Endpoints,  Worst Slack        7.023ns,  Total Violation        0.000ns
Hold  :          782  Failing Endpoints,  Worst Slack       -0.273ns,  Total Violation      -50.331ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 1.162ns (13.407%)  route 7.505ns (86.593%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 22.031 - 16.000 ) 
    Source Clock Delay      (SCD):    6.452ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      1.709     6.446    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.623     2.823 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.832     4.655    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.736 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.716     6.452    fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/mclk
    ILOGIC_X0Y229        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y229        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533     6.985 r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/Q4
                         net (fo=21, estimated)       4.956    11.941    fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch3_0_reg_reg[13]_i_5_2[9]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.105    12.046 r  fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch2_0_reg[9]_i_12__2/O
                         net (fo=1, routed)           0.000    12.046    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_2__2_0
    SLICE_X46Y76         MUXF7 (Prop_muxf7_I1_O)      0.178    12.224 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg_reg[9]_i_5__2/O
                         net (fo=1, estimated)        0.571    12.795    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg_reg[9]_i_5__2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.241    13.036 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_2__2/O
                         net (fo=1, estimated)        0.388    13.424    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_2__2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.529 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_1__2/O
                         net (fo=4, estimated)        1.590    15.119    core_inst/gen_stream_sender[0].stream_sender_inst/ch2_3_reg_reg[13]_0[9]
    SLICE_X14Y56         FDRE                                         r  core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427    17.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611    18.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.707    20.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      1.595    22.098    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.414    18.684 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.740    20.424    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.501 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.530    22.031    core_inst/gen_stream_sender[0].stream_sender_inst/mclk
    SLICE_X14Y56         FDRE                                         r  core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]/C
                         clock pessimism              0.235    22.266    
                         clock uncertainty           -0.097    22.168    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.027    22.141    core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.141    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.273ns  (arrival time - required time)
  Source:                 core_inst/gen_stream_sender[2].stream_sender_inst/timestamp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.817%)  route 0.121ns (46.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      0.722     2.857    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.656     1.200 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.908     2.109    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    0.693     2.828    core_inst/gen_stream_sender[2].stream_sender_inst/mclk
    SLICE_X23Y99         FDRE                                         r  core_inst/gen_stream_sender[2].stream_sender_inst/timestamp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141     2.969 r  core_inst/gen_stream_sender[2].stream_sender_inst/timestamp_reg_reg[2]/Q
                         net (fo=1, estimated)        0.121     3.090    core_inst/gen_stream_sender[2].stream_sender_inst/DI[2]
    RAMB36_X1Y20         FIFO36E1                                     r  core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      0.997     3.426    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.983     1.442 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.956     2.399    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.428 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    0.937     3.364    core_inst/gen_stream_sender[2].stream_sender_inst/mclk
    RAMB36_X1Y20         FIFO36E1                                     r  core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst/WRCLK
                         clock pessimism             -0.298     3.066    
    RAMB36_X1Y20         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     3.362    core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                 -0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.055ns,  Total Violation       -0.060ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/genfifo[2].fifo_inst/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/st40_sender_inst/selc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 1.584ns (20.741%)  route 6.053ns (79.259%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.951 - 8.318 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.546     2.901    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.978 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.559     4.537    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.618 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      1.697     6.315    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/CLK
    RAMB36_X0Y40         FIFO36E1                                     r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/genfifo[2].fifo_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y40         FIFO36E1 (Prop_fifo36e1_RDCLK_ALMOSTEMPTY)
                                                      0.775     7.090 r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/genfifo[2].fifo_inst/ALMOSTEMPTY
                         net (fo=1, estimated)        2.632     9.722    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/genfifo[2].fifo_inst_n_0
    SLICE_X55Y168        LUT4 (Prop_lut4_I1_O)        0.105     9.827 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/fifo_ae/O
                         net (fo=1, estimated)        0.117     9.944    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/fifo_ae65_in
    SLICE_X55Y168        LUT6 (Prop_lut6_I2_O)        0.105    10.049 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/FSM_sequential_state[1]_i_26/O
                         net (fo=1, estimated)        0.766    10.815    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_5_1
    SLICE_X55Y161        LUT4 (Prop_lut4_I3_O)        0.105    10.920 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_9/O
                         net (fo=1, estimated)        1.086    12.006    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_3_0
    SLICE_X71Y157        LUT6 (Prop_lut6_I2_O)        0.105    12.111 f  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=2, estimated)        0.647    12.758    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state_reg[1]_4
    SLICE_X72Y156        LUT3 (Prop_lut3_I2_O)        0.125    12.883 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/FSM_sequential_state[1]_i_2__34/O
                         net (fo=8, estimated)        0.408    13.291    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/state__1[0]
    SLICE_X73Y156        LUT6 (Prop_lut6_I4_O)        0.264    13.555 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst/selc[2]_i_1/O
                         net (fo=1, estimated)        0.397    13.952    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[6].stc_inst_n_44
    SLICE_X73Y156        FDRE                                         r  core_inst/st40_sender_inst/selc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.210     9.528    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.605 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.441    11.046    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.119 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.481    12.600    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.677 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      1.274    13.951    core_inst/st40_sender_inst/CLK
    SLICE_X73Y156        FDRE                                         r  core_inst/st40_sender_inst/selc_reg[2]/C
                         clock pessimism              0.265    14.216    
                         clock uncertainty           -0.062    14.154    
    SLICE_X73Y156        FDRE (Setup_fdre_C_D)       -0.059    14.095    core_inst/st40_sender_inst/selc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                  0.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.790%)  route 0.321ns (66.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.632     0.632    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.658 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.649     1.307    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.357 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.773     2.130    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.156 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      0.634     2.790    core_inst/sender0_spy_lo_inst/CLK
    SLICE_X80Y96         FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.164     2.954 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[3]/Q
                         net (fo=1, estimated)        0.321     3.275    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/Q[3]
    RAMB18_X5Y41         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.665     0.665    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.694 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.921     1.615    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.668 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.814     2.482    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.511 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, estimated)      0.884     3.395    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/CLK
    RAMB18_X5Y41         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.360     3.035    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.331    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                 -0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X72Y91        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X72Y91        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.694ns (25.072%)  route 2.074ns (74.928%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 9.968 - 4.159 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.546     2.901    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.978 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.559     4.537    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.618 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      1.568     6.186    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X47Y247        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y247        FDRE (Prop_fdre_C_Q)         0.379     6.565 f  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, estimated)        0.628     7.193    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X46Y247        LUT4 (Prop_lut4_I2_O)        0.105     7.298 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_6__2/O
                         net (fo=1, estimated)        0.559     7.857    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_6__2_n_0
    SLICE_X46Y247        LUT4 (Prop_lut4_I3_O)        0.105     7.962 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, estimated)        0.346     8.308    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X48Y248        LUT2 (Prop_lut2_I0_O)        0.105     8.413 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, estimated)       0.541     8.954    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X47Y245        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.210     5.369    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.446 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        1.441     6.887    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.960 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.481     8.441    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.518 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      1.450     9.968    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X47Y245        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.349    10.317    
                         clock uncertainty           -0.056    10.261    
    SLICE_X47Y245        FDRE (Setup_fdre_C_CE)      -0.168    10.093    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  1.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.919%)  route 0.073ns (34.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.632     0.632    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.658 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.649     1.307    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.357 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.773     2.130    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.156 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      0.665     2.821    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X47Y235        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDRE (Prop_fdre_C_Q)         0.141     2.962 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, estimated)        0.073     3.035    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X47Y235        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.665     0.665    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.694 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, estimated)        0.921     1.615    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.668 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.814     2.482    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.511 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, estimated)      0.939     3.450    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X47Y235        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.614     2.836    
    SLICE_X47Y235        FDRE (Hold_fdre_C_D)         0.075     2.911    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X52Y195       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X52Y195       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 11.106 - 8.317 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.644     2.999    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.734     3.839    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.184 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.184    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     8.317    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.612    10.347    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    10.416 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.690    11.106    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.022    12.128    
                         clock uncertainty           -0.035    12.093    
    SLICE_X48Y200        FDRE (Setup_fdre_C_D)        0.072    12.165    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                  6.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.319     0.760    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.780 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.302     1.082    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.414 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.414    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, estimated)        0.336     1.068    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.111 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, estimated)        0.529     1.640    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.542     1.098    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.215    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFH/I       n/a            1.592         8.317       6.725      BUFHCE_X0Y48   core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         4.158       3.304      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 1.553ns (59.411%)  route 1.061ns (40.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 12.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.932     5.915    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[5])
                                                      1.438     7.353 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[5]
                         net (fo=2, estimated)        1.061     8.414    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[5]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.115     8.529 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.529    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1_n_0
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.470    10.888    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.965 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.587    12.552    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.099    13.651    
                         clock uncertainty           -0.035    13.616    
    SLICE_X49Y8          FDCE (Setup_fdce_C_D)        0.069    13.685    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  5.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.767     1.208    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.234 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       0.719     1.953    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y31         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.285 r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.285    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X44Y31         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.808     1.540    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.569 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       0.995     2.564    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X44Y31         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.596     1.967    
    SLICE_X44Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.084    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :           18  Failing Endpoints,  Worst Slack       -0.425ns,  Total Violation       -4.880ns
Hold  :           71  Failing Endpoints,  Worst Slack       -0.159ns,  Total Violation       -3.182ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 2.650ns (35.666%)  route 4.780ns (64.334%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.809ns = ( 14.809 - 8.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.840     7.408    gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X0Y16         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     9.533 r  gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DOBDO[0]
                         net (fo=1, estimated)        2.425    11.958    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_346_0[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I1_O)        0.105    12.063 f  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_822/O
                         net (fo=1, estimated)        0.231    12.294    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_822_n_0
    SLICE_X88Y52         LUT5 (Prop_lut5_I0_O)        0.105    12.399 f  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_687/O
                         net (fo=1, estimated)        0.232    12.631    gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_188
    SLICE_X89Y54         LUT5 (Prop_lut5_I1_O)        0.105    12.736 f  gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_373/O
                         net (fo=1, estimated)        0.921    13.657    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_0
    SLICE_X113Y60        LUT6 (Prop_lut6_I2_O)        0.105    13.762 f  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_188/O
                         net (fo=1, estimated)        0.117    13.879    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_18
    SLICE_X113Y60        LUT6 (Prop_lut6_I2_O)        0.105    13.984 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_62/O
                         net (fo=1, estimated)        0.854    14.838    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB36_X7Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     9.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    11.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958    13.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.549    14.809    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X7Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.321    15.131    
                         clock uncertainty           -0.077    15.054    
    RAMB36_X7Y12         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[4])
                                                     -0.641    14.413    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                 -0.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.304ns (57.658%)  route 0.223ns (42.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.151ns
    Source Clock Delay      (SCD):    6.690ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     1.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     1.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606     3.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958     5.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.429     6.690    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X63Y65         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.304     6.994 r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[2]/Q
                         net (fo=1, estimated)        0.223     7.217    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/Q[2]
    RAMB36_X3Y13         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.583     7.151    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y13         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.396     6.754    
    RAMB36_X3Y13         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.622     7.376    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -7.376    
                         arrival time                           7.217    
  -------------------------------------------------------------------
                         slack                                 -0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X5Y13     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X98Y76     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X98Y76     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       11.396ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.016ns,  Total Violation       -0.016ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.396ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.955ns (22.995%)  route 3.198ns (77.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 22.866 - 16.000 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.933     7.501    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.955     8.456 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[14]
                         net (fo=1, estimated)        3.198    11.654    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[14]
    SLICE_X114Y9         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470    17.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    19.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.958    21.184    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.261 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.605    22.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X114Y9         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                         clock pessimism              0.328    23.194    
                         clock uncertainty           -0.085    23.109    
    SLICE_X114Y9         FDRE (Setup_fdre_C_D)       -0.059    23.050    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                 11.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.311%)  route 0.209ns (59.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      0.725     3.354    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X49Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     3.495 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, estimated)        0.209     3.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.224     4.232    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.620     3.612    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     3.720    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                 -0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X50Y20        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X50Y20        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clk0_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :            0  Failing Endpoints,  Worst Slack        7.023ns,  Total Violation        0.000ns
Hold  :          782  Failing Endpoints,  Worst Slack       -0.273ns,  Total Violation      -50.331ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 1.162ns (13.407%)  route 7.505ns (86.593%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 14.583 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        1.709    -0.937    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.623    -4.560 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.832    -2.728    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.647 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.716    -0.931    fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/mclk
    ILOGIC_X0Y229        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y229        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533    -0.398 r  fe_inst/gen_afe[4].afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/Q4
                         net (fo=21, estimated)       4.956     4.558    fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch3_0_reg_reg[13]_i_5_2[9]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.105     4.663 r  fe_inst/gen_afe[4].afe_inst/genfebit[7].dfebit_inst/ch2_0_reg[9]_i_12__2/O
                         net (fo=1, routed)           0.000     4.663    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_2__2_0
    SLICE_X46Y76         MUXF7 (Prop_muxf7_I1_O)      0.178     4.841 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg_reg[9]_i_5__2/O
                         net (fo=1, estimated)        0.571     5.412    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg_reg[9]_i_5__2_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.241     5.653 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_2__2/O
                         net (fo=1, estimated)        0.388     6.041    fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_2__2_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.105     6.146 r  fe_inst/gen_afe[4].afe_inst/genfebit[3].dfebit_inst/ch2_0_reg[9]_i_1__2/O
                         net (fo=4, estimated)        1.590     7.736    core_inst/gen_stream_sender[0].stream_sender_inst/ch2_3_reg_reg[13]_0[9]
    SLICE_X14Y56         FDRE                                         r  core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134    18.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.198    10.802 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        2.175    12.978    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    13.055 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        1.595    14.650    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.414    11.235 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        1.740    12.976    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.053 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    1.530    14.583    core_inst/gen_stream_sender[0].stream_sender_inst/mclk
    SLICE_X14Y56         FDRE                                         r  core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]/C
                         clock pessimism              0.300    14.883    
                         clock uncertainty           -0.097    14.785    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)       -0.027    14.758    core_inst/gen_stream_sender[0].stream_sender_inst/ch2_1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.273ns  (arrival time - required time)
  Source:                 core_inst/gen_stream_sender[2].stream_sender_inst/timestamp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.817%)  route 0.121ns (46.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        0.722    -0.292    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.656    -1.948 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.908    -1.040    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    0.693    -0.321    core_inst/gen_stream_sender[2].stream_sender_inst/mclk
    SLICE_X23Y99         FDRE                                         r  core_inst/gen_stream_sender[2].stream_sender_inst/timestamp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  core_inst/gen_stream_sender[2].stream_sender_inst/timestamp_reg_reg[2]/Q
                         net (fo=1, estimated)        0.121    -0.059    core_inst/gen_stream_sender[2].stream_sender_inst/DI[2]
    RAMB36_X1Y20         FIFO36E1                                     r  core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, estimated)        0.997    -0.692    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.983    -2.676 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, estimated)        0.956    -1.719    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, estimated)    0.937    -0.754    core_inst/gen_stream_sender[2].stream_sender_inst/mclk
    RAMB36_X1Y20         FIFO36E1                                     r  core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst/WRCLK
                         clock pessimism              0.672    -0.082    
    RAMB36_X1Y20         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     0.214    core_inst/gen_stream_sender[2].stream_sender_inst/ts_fifo_inst
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                 -0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y8    endpoint_inst/mmcm0_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        6.179ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.073ns,  Total Violation       -0.108ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.589ns (18.140%)  route 2.658ns (81.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      1.524    -1.122    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X83Y87         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.379    -0.743 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[2]/Q
                         net (fo=13, estimated)       0.854     0.111    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state[2]
    SLICE_X85Y87         LUT4 (Prop_lut4_I1_O)        0.105     0.216 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1/O
                         net (fo=18, estimated)       1.122     1.338    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1_n_0
    SLICE_X90Y89         LUT6 (Prop_lut6_I0_O)        0.105     1.443 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1/O
                         net (fo=16, estimated)       0.682     2.125    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1_n_0
    SLICE_X94Y86         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134    12.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.198     4.802 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        2.175     6.978    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.055 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      1.433     8.488    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X94Y86         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/C
                         clock pessimism              0.313     8.801    
                         clock uncertainty           -0.074     8.727    
    SLICE_X94Y86         FDRE (Setup_fdre_C_R)       -0.423     8.304    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                  6.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 spi_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/res_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.353%)  route 0.287ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      0.652    -0.362    spi_inst/sclk100
    SLICE_X100Y99        FDRE                                         r  spi_inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.198 r  spi_inst/shift_reg_reg[2]/Q
                         net (fo=3, estimated)        0.287     0.089    spi_inst/res_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl_0[2]
    RAMB18_X5Y40         FIFO18E1                                     r  spi_inst/res_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, estimated)      0.885    -0.805    spi_inst/res_fifo_inst/sclk100
    RAMB18_X5Y40         FIFO18E1                                     r  spi_inst/res_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.671    -0.134    
    RAMB18_X5Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     0.162    spi_inst/res_fifo_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 -0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK  n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1  core_inst/core_mgt4_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2   n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0    endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X49Y197      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X49Y197      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.866ns (23.393%)  route 2.836ns (76.607%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 3.719 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.788    -0.858    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X37Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.379    -0.479 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, estimated)        0.830     0.351    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.118     0.469 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, estimated)        0.668     1.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.264     1.401 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, estimated)        0.551     1.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.105     2.057 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, estimated)       0.787     2.844    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134     7.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.198    -0.198 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.175     1.978    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.055 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.664     3.719    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X37Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                         clock pessimism              0.396     4.115    
                         clock uncertainty           -0.067     4.048    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.352     3.696    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  0.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.719%)  route 0.077ns (35.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      0.689    -0.325    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.184 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, estimated)        0.077    -0.107    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      0.964    -0.725    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.417    -0.309    
    SLICE_X30Y51         FDPE (Hold_fdpe_C_D)         0.075    -0.234    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y68     count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y68     count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.252ns,  Total Violation       -0.398ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.643ns (28.938%)  route 1.579ns (71.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 10.008 - 4.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653     2.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.797     4.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      1.616     6.353    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X146Y72        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y72        FDSE (Prop_fdse_C_Q)         0.433     6.786 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[2]/Q
                         net (fo=11, estimated)       0.644     7.430    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr[2]
    SLICE_X147Y72        LUT4 (Prop_lut4_I1_O)        0.105     7.535 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, estimated)        0.935     8.470    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
    SLICE_X152Y72        LUT5 (Prop_lut5_I3_O)        0.105     8.575 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, routed)           0.000     8.575    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427     5.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611     6.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.707     8.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.505    10.008    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.140    10.148    
                         clock uncertainty           -0.229     9.919    
    SLICE_X152Y72        FDRE (Setup_fdre_C_D)        0.072     9.991    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  1.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.252ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.813%)  route 0.239ns (56.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      0.649     2.784    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/clk
    SLICE_X97Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_fdre_C_Q)         0.141     2.925 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/Q
                         net (fo=1, estimated)        0.239     3.163    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q
    SLICE_X102Y95        LUT3 (Prop_lut3_I1_O)        0.045     3.208 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0/O
                         net (fo=1, routed)           0.000     3.208    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0_n_0
    SLICE_X102Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.927     3.356    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X102Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/C
                         clock pessimism             -0.244     3.112    
                         clock uncertainty            0.229     3.341    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.120     3.461    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                 -0.252    





---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        2.494ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.209ns,  Total Violation       -2.684ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk62p5 rise@16.000ns - ep_clk2x rise@12.000ns)
  Data Path Delay:        0.899ns  (logic 0.433ns (48.165%)  route 0.466ns (51.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 22.005 - 16.000 ) 
    Source Clock Delay      (SCD):    6.355ns = ( 18.355 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                     12.000    12.000 r  
    AC3                                               0.000    12.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    12.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923    12.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.449    13.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757    14.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.653    14.782    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.859 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        1.797    16.656    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    16.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        1.618    18.355    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y72        FDRE (Prop_fdre_C_Q)         0.433    18.788 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, estimated)       0.466    19.254    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X153Y74        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.427    17.309    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.035 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.611    18.646    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.719 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        1.707    20.426    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.503 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      1.502    22.005    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X153Y74        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]/C
                         clock pessimism              0.140    22.145    
                         clock uncertainty           -0.229    21.916    
    SLICE_X153Y74        FDRE (Setup_fdre_C_CE)      -0.168    21.748    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]
  -------------------------------------------------------------------
                         required time                         21.748    
                         arrival time                         -19.254    
  -------------------------------------------------------------------
                         slack                                  2.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.893%)  route 0.237ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.223     0.641    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.912 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.256     1.168    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.218 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, estimated)        0.891     2.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.135 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, estimated)        0.679     2.814    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y72        FDRE (Prop_fdre_C_Q)         0.164     2.978 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, estimated)       0.237     3.215    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X152Y77        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, estimated)        0.234     0.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.120 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, estimated)        0.289     1.409    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.462 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, estimated)        0.938     2.400    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.429 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, estimated)      0.951     3.380    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X152Y77        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.229     3.365    
    SLICE_X152Y77        FDRE (Hold_fdre_C_D)         0.059     3.424    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                 -0.209    





---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        6.550ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -0.343ns,  Total Violation       -7.851ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.379ns (39.853%)  route 0.572ns (60.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.861ns = ( 14.861 - 8.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.728     7.296    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X114Y9         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y9         FDRE (Prop_fdre_C_Q)         0.379     7.675 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, estimated)        0.572     8.247    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X114Y16        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     9.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    11.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958    13.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.600    14.861    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X114Y16        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.200    15.061    
                         clock uncertainty           -0.205    14.856    
    SLICE_X114Y16        FDRE (Setup_fdre_C_D)       -0.059    14.797    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.343ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.524%)  route 0.127ns (47.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.009ns
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      0.723     3.352    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     3.493 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, estimated)        0.127     3.621    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.001     4.009    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.322     3.687    
                         clock uncertainty            0.205     3.892    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.072     3.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.964    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                 -0.343    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.909ns,  Total Violation        0.000ns
Hold  :           22  Failing Endpoints,  Worst Slack       -0.333ns,  Total Violation       -5.517ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.321ns  (logic 0.348ns (14.994%)  route 1.973ns (85.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 23.069 - 16.000 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 15.126 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     9.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     9.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721    11.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061    13.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.558    15.126    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X57Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.348    15.474 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, estimated)        1.973    17.447    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470    17.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    19.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.958    21.184    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.261 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.809    23.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.200    23.270    
                         clock uncertainty           -0.205    23.065    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.709    22.356    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -17.447    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.333ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.497%)  route 0.113ns (44.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     0.724     3.353    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.141     3.494 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, estimated)        0.113     3.607    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X51Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, estimated)      1.002     4.010    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.322     3.688    
                         clock uncertainty            0.205     3.893    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.047     3.940    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.940    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                 -0.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.348ns (23.340%)  route 1.143ns (76.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 12.553 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.701     5.684    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X45Y29         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDPE (Prop_fdpe_C_Q)         0.348     6.032 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, estimated)       1.143     7.175    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y4          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        1.470    10.888    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.965 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.588    12.553    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.099    13.652    
                         clock uncertainty           -0.035    13.617    
    SLICE_X51Y4          FDCE (Recov_fdce_C_CLR)     -0.468    13.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  5.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.409%)  route 0.269ns (65.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.767     1.208    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.234 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       0.723     1.957    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y10         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDCE (Prop_fdce_C_Q)         0.141     2.098 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, estimated)        0.269     2.367    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, estimated)        0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, estimated)        0.808     1.540    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.569 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, estimated)       1.003     2.572    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.575     1.996    
    SLICE_X51Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.904    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        2.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.484ns (14.383%)  route 2.881ns (85.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 14.596 - 8.000 ) 
    Source Clock Delay      (SCD):    7.118ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.721     3.349    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.426 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.061     5.487    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.568 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.550     7.118    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X105Y76        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.379     7.497 f  eth_int_inst/reset_mgr/reset_reg_replica/Q
                         net (fo=211, estimated)      0.820     8.317    eth_int_inst/reset_mgr/reset_reg_0_repN
    SLICE_X108Y74        LUT2 (Prop_lut2_I0_O)        0.105     8.422 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, estimated)        2.061    10.483    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X3Y20         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        1.470     9.470    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.547 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.606    11.153    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.226 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.958    13.184    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.261 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.336    14.596    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y20         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.314    14.911    
                         clock uncertainty           -0.077    14.834    
    RAMB36_X3Y20         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.766    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  2.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.246ns (47.650%)  route 0.270ns (52.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.767     0.767    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.793 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        0.738     1.531    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.581 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.022     2.603    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.629 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     0.725     3.354    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X46Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDPE (Prop_fdpe_C_Q)         0.148     3.502 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, estimated)        0.064     3.567    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X46Y45         LUT2 (Prop_lut2_I0_O)        0.098     3.665 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, estimated)        0.206     3.870    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X47Y45         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, estimated)        0.808     0.808    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.837 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, estimated)        1.014     1.851    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.904 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.076     2.979    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.008 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, estimated)     1.003     4.011    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X47Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.641     3.370    
    SLICE_X47Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     3.275    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        2.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.379ns (18.461%)  route 1.674ns (81.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 3.719 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.007ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.017 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.290    -2.727    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.646 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.639    -1.007    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.379    -0.628 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, estimated)       1.674     1.046    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X34Y12         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        1.134     7.001    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.198    -0.198 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        2.175     1.978    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.055 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.664     3.719    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X34Y12         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.313     4.032    
                         clock uncertainty           -0.067     3.965    
    SLICE_X34Y12         FDCE (Recov_fdce_C_CLR)     -0.331     3.634    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.634    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  2.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.866%)  route 0.504ns (78.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.592     0.994    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.170    -2.175 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.136    -1.040    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.014 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      0.689    -0.325    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.184 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, estimated)       0.504     0.320    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X32Y30         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, estimated)        0.623     1.061    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.974    -2.914 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, estimated)        1.195    -1.718    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, estimated)      1.027    -0.662    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X32Y30         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.668     0.005    
    SLICE_X32Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.087    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.407    





