//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:25 AM
//
//
module testbench;
	reg [0:5] indata_array;
	reg bench_reset;
	wire bench_clk_in;
	wire bench_rst_in;
	wire bench_cpu_cycle_pulse_in;
	wire bench_apu_cycle_pulse_in;
	wire [1:0]bench_mode_in;
	wire bench_mode_wr_in;
	wire bench_e_pulse_out;
	wire bench_l_pulse_out;
	wire bench_f_pulse_out;



	assign bench_clk_in = indata_array[0:0];
	assign bench_rst_in = indata_array[1:1];
	assign bench_cpu_cycle_pulse_in = indata_array[2:2];
	assign bench_apu_cycle_pulse_in = indata_array[3:3];
	assign bench_mode_in = indata_array[4:5];
	assign bench_mode_wr_in = indata_array[6:6];

	initial
	begin
    $dumpfile("86.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	apu_frame_counter inst(
        .clk_in(bench_clk_in), 
        .rst_in(bench_rst_in), 
        .cpu_cycle_pulse_in(bench_cpu_cycle_pulse_in), 
        .apu_cycle_pulse_in(bench_apu_cycle_pulse_in), 
        .mode_in(bench_mode_in), 
        .mode_wr_in(bench_mode_wr_in), 
        .e_pulse_out(bench_e_pulse_out), 
        .l_pulse_out(bench_l_pulse_out), 
        .f_pulse_out(bench_f_pulse_out)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk_in = %b , rst_in = %b , cpu_cycle_pulse_in = %b , apu_cycle_pulse_in = %b , mode_in = %b , mode_wr_in = %b , e_pulse_out = %b , l_pulse_out = %b , f_pulse_out = %b  ",
			bench_reset, bench_clk_in, bench_rst_in, bench_cpu_cycle_pulse_in, bench_apu_cycle_pulse_in, bench_mode_in, bench_mode_wr_in, bench_e_pulse_out, bench_l_pulse_out, bench_f_pulse_out);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
