****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Thu Dec 15 10:06:15 2022
****************************************


  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[5] (in)                             0.000      0.000 f
  U293/Y (INVX1)                       576232.000 576232.000 r
  U202/Y (AND2X1)                      2198656.000
                                                  2774888.000 r
  U203/Y (INVX1)                       707944.000 3482832.000 f
  U294/Y (NAND2X1)                     1291592.000
                                                  4774424.000 r
  U188/Y (XNOR2X1)                     6321512.000
                                                  11095936.000 r
  U189/Y (INVX1)                       775452.000 11871388.000 f
  U319/Y (NAND2X1)                     1285684.000
                                                  13157072.000 r
  U214/Y (AND2X1)                      1830424.000
                                                  14987496.000 r
  U234/Y (AND2X1)                      1836556.000
                                                  16824052.000 r
  U235/Y (INVX1)                       707808.000 17531860.000 f
  U335/Y (NAND2X1)                     1285772.000
                                                  18817632.000 r
  U246/Y (AND2X1)                      1818756.000
                                                  20636388.000 r
  U247/Y (INVX1)                       707872.000 21344260.000 f
  U337/Y (OR2X1)                       2117896.000
                                                  23462156.000 f
  U174/Y (AND2X1)                      2434344.000
                                                  25896500.000 f
  U175/Y (INVX1)                       -1340656.000
                                                  24555844.000 r
  U226/Y (AND2X1)                      2202048.000
                                                  26757892.000 r
  U184/Y (AND2X1)                      1836566.000
                                                  28594458.000 r
  U185/Y (INVX1)                       707808.000 29302266.000 f
  U362/Y (NAND2X1)                     924338.000 30226604.000 r
  U176/Y (XNOR2X1)                     6321512.000
                                                  36548116.000 r
  U177/Y (INVX1)                       820244.000 37368360.000 f
  U365/Y (OR2X1)                       2117976.000
                                                  39486336.000 f
  U132/Y (AND2X1)                      2048508.000
                                                  41534844.000 f
  U133/Y (INVX1)                       -1187568.000
                                                  40347276.000 r
  U240/Y (AND2X1)                      2201988.000
                                                  42549264.000 r
  U178/Y (AND2X1)                      2181472.000
                                                  44730736.000 r
  U179/Y (INVX1)                       713316.000 45444052.000 f
  U376/Y (NOR2X1)                      1157500.000
                                                  46601552.000 r
  U152/Y (AND2X1)                      2182248.000
                                                  48783800.000 r
  U153/Y (INVX1)                       713280.000 49497080.000 f
  U180/Y (XNOR2X1)                     6004244.000
                                                  55501324.000 f
  U181/Y (INVX1)                       -1205320.000
                                                  54296004.000 r
  U378/Y (OR2X1)                       1640356.000
                                                  55936360.000 r
  U170/Y (AND2X1)                      2196824.000
                                                  58133184.000 r
  U171/Y (INVX1)                       708316.000 58841500.000 f
  U381/Y (NOR2X1)                      1157492.000
                                                  59998992.000 r
  U382/Y (AND2X1)                      1059872.000
                                                  61058864.000 r
  out[1] (out)                            0.000   61058864.000 r
  data arrival time                               61058864.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -61058864.000
  ---------------------------------------------------------------
  slack (MET)                                     138941136.000


1
