[
    {
        "BriefDescription": "Number of retired CLFLUSH/CLFLUSHOPT; CLWB or CLDEMOTE instructions. Count whenever there is a successful FB allocation initiated by these instructions.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x51",
        "EventName": "DL1_CACHE.EXPLICIT_EVICTIONS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Cache lines in M state evicted out of L1D due to Snoop HitM or dirty line replacement",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x51",
        "EventName": "L1D.ALL_M_REPLACEMENT",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of cache lines in the Modified state evicted out of L1D due to Snoop HitM or due to the dirty line replacement.",
        "SampleAfterValue": "1000003",
        "UMask": "0x8"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x51",
        "EventName": "L1D.HWPF_ACCESS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x10"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x51",
        "EventName": "L1D.HWPF_MISS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "CounterMask": "1",
        "EdgeDetect": "1",
        "EventCode": "0x48",
        "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.E_ANY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0xc4"
    },
    {
        "BriefDescription": "Cases when invalidated snoops from Uncore find L1D cache lines in E state",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.E_SNOOP2I",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts cases when invalidated snoops from Uncore find L1D cache lines in the Exclusive state.",
        "SampleAfterValue": "1000003",
        "UMask": "0x84"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.E_SNOOP2S",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x44"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.I_ANY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0xc1"
    },
    {
        "BriefDescription": "Invalidated snoops from Uncore that find L1D cache line in I state",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.I_SNOOP2I",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts invalidated snoops from Uncore that find L1D cache line in the Invalidate state.",
        "SampleAfterValue": "1000003",
        "UMask": "0x81"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.I_SNOOP2S",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x41"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.M_ANY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0xc8"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.M_SNOOP2I",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x88"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.M_SNOOP2S",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x48"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.S_ANY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0xc2"
    },
    {
        "BriefDescription": "A snoop from Uncore find DCU cache line in S-state.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.S_SNOOP2I",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts cases when invalidated snoops from Uncore find L1D cache lines in the Shared state.",
        "SampleAfterValue": "1000003",
        "UMask": "0x82"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x41",
        "EventName": "L1D_SNOOP_RESPONSE.S_SNOOP2S",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x42"
    },
    {
        "BriefDescription": "L2 cache lines in E state filling L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x25",
        "EventName": "L2_LINES_IN.E",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of L2 cache lines in the Exclusive state filling the L2. Counting does not cover rejects.",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L2 cache lines in F state filling L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x25",
        "EventName": "L2_LINES_IN.F",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "L2 cache lines in I state filling L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x25",
        "EventName": "L2_LINES_IN.I",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of L2 cache lines in the Invalidate state filling the L2. Counting does not cover rejects.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L2 cache lines in M state filling L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x25",
        "EventName": "L2_LINES_IN.M",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L2 cache lines in S state filling L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x25",
        "EventName": "L2_LINES_IN.S",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of L2 cache lines in the Shared state filling the L2. Counting does not cover rejects.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x26",
        "EventName": "L2_LINES_OUT.USELESS_HWPF",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of cache lines that have been prefetched by the L2 hardware prefetcher but not used by demand access when evicted from the L2 cache",
        "SampleAfterValue": "200003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Any reject type. Account for Rejects for all agents including HWP. All reject types included - incl. Same set, DCU WB match, SMC, Load/RFO conflict, etc",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x22",
        "EventName": "L2_REJECTS.ALL",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "200003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L2 code requests",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.ALL_CODE_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the total number of L2 code requests.",
        "SampleAfterValue": "200003",
        "UMask": "0xe4"
    },
    {
        "BriefDescription": "Demand requests that miss L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts demand requests that miss L2 cache.",
        "SampleAfterValue": "200003",
        "UMask": "0x27"
    },
    {
        "BriefDescription": "Demand requests to L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts demand requests to L2 cache.",
        "SampleAfterValue": "200003",
        "UMask": "0xe7"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.ALL_HWPF",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "200003",
        "UMask": "0xf0"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.ALL_SWPF",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "200003",
        "UMask": "0xe8"
    },
    {
        "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.CODE_RD_HIT",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.",
        "SampleAfterValue": "200003",
        "UMask": "0xc4"
    },
    {
        "BriefDescription": "L2 cache misses when fetching instructions",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.CODE_RD_MISS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts L2 cache misses when fetching instructions.",
        "SampleAfterValue": "200003",
        "UMask": "0x24"
    },
    {
        "BriefDescription": "Number of HW prefetch requests that hit the L2 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.HWPF_HIT",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the HW prefetch requests that hit the L2 cache. This event accounts for all HW prefetches: DCU, MLC prefetches for Load, RFO and Code requests, regardless of prefetch destination (MLC or LLC).",
        "SampleAfterValue": "200003",
        "UMask": "0xd0"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.HWPF_MISS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "200003",
        "UMask": "0x30"
    },
    {
        "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.PF_HIT",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "200003",
        "UMask": "0xd8"
    },
    {
        "BriefDescription": "RFO requests that miss L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.RFO_MISS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.",
        "SampleAfterValue": "200003",
        "UMask": "0x22"
    },
    {
        "BriefDescription": "SW prefetch requests that hit L2 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.SWPF_HIT",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts Software prefetch requests that hit the L2 cache. This event accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions.",
        "SampleAfterValue": "200003",
        "UMask": "0xc8"
    },
    {
        "BriefDescription": "SW prefetch requests that miss L2 cache.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x24",
        "EventName": "L2_RQSTS.SWPF_MISS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts Software prefetch requests that miss the L2 cache. This event accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions.",
        "SampleAfterValue": "200003",
        "UMask": "0x28"
    },
    {
        "BriefDescription": "Transactions accessing L2 pipe",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x23",
        "EventName": "L2_TRANS.ALL_REQUESTS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts transactions that access the L2 pipe including snoops, pagewalks, and so on.",
        "SampleAfterValue": "200003",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "Demand Data Read requests that access L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x23",
        "EventName": "L2_TRANS.DEMAND_DATA_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts Demand Data Read requests that access L2 cache, including rejects.",
        "SampleAfterValue": "200003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1D writebacks that access L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x23",
        "EventName": "L2_TRANS.L1D_WB",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts L1D writebacks that access L2 cache.",
        "SampleAfterValue": "200003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "L2 fill requests that access L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x23",
        "EventName": "L2_TRANS.L2_FILL",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts L2 fill requests that access L2 cache.",
        "SampleAfterValue": "200003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "L2 writebacks that access L2 cache",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x23",
        "EventName": "L2_TRANS.L2_WB",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts L2 writebacks that access L2 cache.",
        "SampleAfterValue": "200003",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "Cycles when L1D is locked",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x42",
        "EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).",
        "SampleAfterValue": "2000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3,4,5,6,7",
        "EventCode": "0x2e",
        "EventName": "LONGEST_LAT_CACHE.REFERENCE",
        "PEBScounters": "0,1,2,3,4,5,6,7",
        "PublicDescription": "Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2.  It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
        "SampleAfterValue": "100003",
        "UMask": "0x4f"
    },
    {
        "BriefDescription": "All retired memory instructions.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_INST_RETIRED.ALL",
        "L1_Hit_Indication": "1",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts all retired memory instructions - loads and stores.",
        "SampleAfterValue": "1000003",
        "UMask": "0x83"
    },
    {
        "BriefDescription": "Number of lock store instructions retired",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd0",
        "EventName": "MEM_INST_RETIRED.LOCK_STORES",
        "L1_Hit_Indication": "1",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x22"
    },
    {
        "BriefDescription": "This event counts the number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.FB",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Completed demand load uops with L1 cache hits as data sources.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.L1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Completed demand load uops with L2 cache hits as data sources.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.L2",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "500009",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Completed demand load uops with L3 cache hits as data sources.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.L3",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "500009",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Completed demand load uops with local memory as data sources.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.LOCAL_MEMORY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Number of demand load uops with Local L4 data-source at writeback time (only).",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.LOCAL_PMM",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Completed demand load uops with Unknown data-source, Non-DRAM, Remote PMM and Uncacheable (UC) memory type as data sources.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.OTHER",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "Completed demand load uops with remote memory as data sources.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x43",
        "EventName": "MEM_LOAD_COMPLETED.REMOTE_ANY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "This event is deprecated. Refer to new event MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd2",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "20011",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "This event is deprecated. Refer to new event MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd2",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "20011",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd2",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts retired load instructions whose data sources were hits in L3 without snoops required.",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Retired instructions with at least 1 load uop whose Data Source was Non DRAM",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd4",
        "EventName": "MEM_LOAD_MISC_RETIRED.NON_DRAM",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd4",
        "EventName": "MEM_LOAD_MISC_RETIRED.UC",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source could not be determined by HW.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "Data_LA": "1",
        "EventCode": "0xd4",
        "EventName": "MEM_LOAD_MISC_RETIRED.UNKNOWN_SOURCE",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: Non-DRAM",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x45",
        "EventName": "MEM_STORE_MISC_RETIRED.NON_DRAM",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: Uncacheable (non streaming stores cases)",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x45",
        "EventName": "MEM_STORE_MISC_RETIRED.UC",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: Unknown",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x45",
        "EventName": "MEM_STORE_MISC_RETIRED.UNKNOWN_SOURCE",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100007",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: L3 clean hit",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.L3_HIT",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100021",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: L3 hit with a cross-core snoop required",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.L3_XSNP",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100021",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: Local Memory",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.LOCAL_MEMORY",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "50021",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: L4 Local",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.LOCAL_PMM",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "50021",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: Remote Cache or Remote HitM",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.REMOTE_CACHE",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "50021",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: Remote Memory",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.REMOTE_MEMORY",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "50021",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Number of cache-lines required by retired stores whose Data Source is: L4 Remote",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x44",
        "EventName": "MEM_STORE_RETIRED.REMOTE_PMM",
        "PEBS": "1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "50021",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "TBD",
        "Counter": "0,1,2,3,4,5,6,7",
        "EventCode": "0xe5",
        "EventName": "MEM_UOP_RETIRED.LOAD",
        "PEBScounters": "0,1,2,3,4,5,6,7",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "TBD",
        "Counter": "0,1,2,3,4,5,6,7",
        "EventCode": "0xe5",
        "EventName": "MEM_UOP_RETIRED.STA",
        "PEBScounters": "0,1,2,3,4,5,6,7",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x103000FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that supplied by a cache on a remote socket a snoop hit in another core, data forwarding is not required.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.REMOTE_CACHE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x43000FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x83000FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that supplied by a cache on a remote socket (IC) no snoop related information was provided.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.REMOTE_CACHE.SNOOP_INFO_NOT_SUPPLIED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0xB000FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x23000FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that supplied by a cache on a remote socket a snoop was not needed to satisfy the request.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.REMOTE_CACHE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x13000FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.SNC_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x100800FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another core, data forwarding is not required.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.SNC_CACHE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x40800FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.SNC_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x80800FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode (IC) no snoop related information was provided.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.SNC_CACHE.SNOOP_INFO_NOT_SUPPLIED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8800FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.SNC_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x20800FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "(IC) Do not use for metrics - created for testing purposes - this event is likely not to completely count all requests and won't be made public. Counts all requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was not needed to satisfy the request.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.ALL_REQUESTS.SNC_CACHE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x10800FFFF",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1008000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another core, data forwarding is not required.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x408000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x808000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode (IC) no snoop related information was provided.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.SNOOP_INFO_NOT_SUPPLIED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x88000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x208000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was not needed to satisfy the request.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x108000004",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1008000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another core, data forwarding is not required.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x408000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x808000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode (IC) no snoop related information was provided.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.SNOOP_INFO_NOT_SUPPLIED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x88000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x208000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was not needed to satisfy the request.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x108000001",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.SNC_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1008000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another core, data forwarding is not required.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.SNC_CACHE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x408000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.SNC_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x808000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts writes that generate a demand reads for ownership (RFO) request and software prefetches for exclusive ownership (PREFETCHW) that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.DEMAND_RFO.SNC_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x208000002",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetches to all cache levels that supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x8300027F0",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetches to all cache levels that supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x2300027F0",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data cache prefetch requests that supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L1D.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030000400",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data cache prefetch requests that supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L1D.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830000400",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data cache prefetch requests that supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L1D.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230000400",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data cache prefetch requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L1D.SNC_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1008000400",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data cache prefetch requests that (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L1D.SNC_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x808000400",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2)  that  supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L2_DATA_RD.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030000010",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2)  that  supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L2_DATA_RD.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830000010",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2)  that  supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L2_DATA_RD.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230000010",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that  supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L2_RFO.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030000020",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that  supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L2_RFO.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830000020",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that  supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.HWPF_L2_RFO.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230000020",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.SNC_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1008004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another core, data forwarding is not required.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.SNC_CACHE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x408004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.SNC_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x808004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data read, code read and RFO requests from the core that  (IC) supplied by caches on the distant cluster on the same socket in Sub Numa Clustering mode a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.READS_TO_CORE.SNC_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x208004477",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts software prefetches (except PREFETCHW) that supplied by a cache on a remote socket a snoop hit in another cores caches on the same socket or a remote socket, data forwarding is required as the data is modified.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.SWPF_RD.REMOTE_CACHE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x1030004000",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts software prefetches (except PREFETCHW) that supplied by a cache on a remote socket a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.SWPF_RD.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x830004000",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts software prefetches (except PREFETCHW) that supplied by a cache on a remote socket a snoop was sent but no other cores had the data.",
        "Counter": "0,1,2,3",
        "EventCode": "0x2A,0x2B",
        "EventName": "OCR.SWPF_RD.REMOTE_CACHE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x230004000",
        "Offcore": "1",
        "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Demand and prefetch data reads",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x21",
        "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Cacheable and noncachaeble code read requests",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x21",
        "EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts both cacheable and non-cacheable code read requests.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Demand Data Read requests sent to uncore",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x21",
        "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x21",
        "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Offcore Uncacheable memory data read transactions.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x21",
        "EventName": "OFFCORE_REQUESTS.MEM_UC",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts noncacheable memory data read transactions.",
        "SampleAfterValue": "100003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "CounterMask": "1",
        "EventCode": "0x20",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "CounterMask": "1",
        "EventCode": "0x20",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation).",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x20",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Demand Data Read transactions pending for off-core. Highly correlated.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x20",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of off-core outstanding Demand Data Read transactions every cycle. A transaction is considered to be in the Off-core outstanding state between L2 cache miss and data-return to the core.",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "CounterMask": "6",
        "EventCode": "0x20",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Store Read transactions pending for off-core. Highly correlated.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x20",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of off-core outstanding read-for-ownership (RFO) store transactions every cycle. An RFO transaction is considered to be in the Off-core outstanding state between L2 cache miss and transaction completion.",
        "SampleAfterValue": "1000003",
        "UMask": "0x4"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x2c",
        "EventName": "SQ_MISC.BUS_LOCK",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Core cycles the core was throttled due to a pending power level request.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x2c",
        "EventName": "SQ_MISC.ICCP_THROTTLE",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Core cycles the out-of-order engine was throttled due to a pending power level request.",
        "SampleAfterValue": "200003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Subsets of the seb-event 0",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x2c",
        "EventName": "SQ_MISC.L1D_WB_MISS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x2c",
        "EventName": "SQ_MISC.SNP_CYCLES",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    }
]