
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S0= PC[Out]=addr                                            Premise(F1)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        Premise(F2)
	S0= GPRegs[rA]=a                                            Premise(F3)
	S0= XER[SO]=so                                              Premise(F4)

IF	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.Out=addr                                             PC-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F5)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F6)
	S0= IMMU.IEA=addr                                           Path(S0,S0)
	S0= IMMU.Addr={pid,addr}                                    IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr)                              IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F7)
	S0= IAddrReg.In={pid,addr}                                  Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F8)
	S0= IMMUHitReg.In=IMMUHit(pid,addr)                         Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F9)
	S0= ICache.IEA=addr                                         Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr)                              ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F10)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F11)
	S0= ICacheHitReg.In=ICacheHit(addr)                         Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F12)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F13)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F14)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F15)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F16)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F17)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F18)
	S0= IRMux.Out=>IR.In                                        Premise(F19)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F20)
	S0= PC.Out=>ICache.IEA                                      Premise(F21)
	S0= IR.Out0_5=>CU.Op                                        Premise(F22)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F23)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F24)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F25)
	S0= IMMEXT.Out=>B.In                                        Premise(F26)
	S0= A.Out=>ALU.A                                            Premise(F27)
	S0= B.Out=>ALU.B                                            Premise(F28)
	S0= CU.Func=>ALU.Func                                       Premise(F29)
	S0= ALU.Out=>ALUOut.In                                      Premise(F30)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F31)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F32)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F33)
	S0= ALU.CA=>CAReg.In                                        Premise(F34)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F35)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F36)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F37)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F38)
	S0= CtrlPIDReg=0                                            Premise(F39)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F40)
	S0= CtrlPC=0                                                Premise(F41)
	S0= CtrlPCInc=0                                             Premise(F42)
	S0= PC[Out]=addr                                            PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=1                                          Premise(F43)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Write(S0,S0)
	S0= CtrlIMMUHitReg=1                                        Premise(F44)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Write(S0,S0)
	S0= CtrlICache=0                                            Premise(F45)
	S0= CtrlICacheReg=1                                         Premise(F46)
	S0= CtrlICacheHitReg=1                                      Premise(F47)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Write(S0,S0)
	S0= CtrlIMem=0                                              Premise(F48)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F49)
	S0= CtrlIR=0                                                Premise(F50)
	S0= CtrlGPRegs=0                                            Premise(F51)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=0                                                 Premise(F52)
	S0= CtrlB=0                                                 Premise(F53)
	S0= CtrlALUOut=0                                            Premise(F54)
	S0= CtrlXERSO=0                                             Premise(F55)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F56)
	S0= CtrlXERCA=0                                             Premise(F57)
	S0= CtrlDR4bit=0                                            Premise(F58)
	S0= CtrlCAReg=0                                             Premise(F59)
	S0= CtrlCRRegs=0                                            Premise(F60)
	S0= CtrlCRRegsCR0=0                                         Premise(F61)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F62)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F63)

IMMU	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.Out=addr                                             PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F64)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F65)
	S0= IMMU.IEA=addr                                           Path(S0,S0)
	S0= IMMU.Addr={pid,addr}                                    IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr)                              IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F66)
	S0= IAddrReg.In={pid,addr}                                  Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F67)
	S0= IMMUHitReg.In=IMMUHit(pid,addr)                         Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F68)
	S0= ICache.IEA=addr                                         Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr)                              ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F69)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F70)
	S0= ICacheHitReg.In=ICacheHit(addr)                         Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F71)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F72)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F73)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F74)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F75)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F76)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F77)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F78)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F79)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F80)
	S0= IR.Out0_5=>CU.Op                                        Premise(F81)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F82)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F83)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F84)
	S0= IMMEXT.Out=>B.In                                        Premise(F85)
	S0= A.Out=>ALU.A                                            Premise(F86)
	S0= B.Out=>ALU.B                                            Premise(F87)
	S0= CU.Func=>ALU.Func                                       Premise(F88)
	S0= ALU.Out=>ALUOut.In                                      Premise(F89)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F90)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F91)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F92)
	S0= ALU.CA=>CAReg.In                                        Premise(F93)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F94)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F95)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F96)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F97)
	S0= CtrlPIDReg=0                                            Premise(F98)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F99)
	S0= CtrlPC=0                                                Premise(F100)
	S0= CtrlPCInc=1                                             Premise(F101)
	S0= PC[Out]=addr+4                                          PC-Inc(S0,S0,S0)
	S0= PC[CIA]=addr                                            PC-Inc(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F102)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F103)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=1                                            Premise(F104)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Write(S0,S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F105)
	S0= CtrlICacheHitReg=0                                      Premise(F106)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F107)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F108)
	S0= CtrlIR=1                                                Premise(F109)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Write(S0,S0)
	S0= CtrlGPRegs=0                                            Premise(F110)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=0                                                 Premise(F111)
	S0= CtrlB=0                                                 Premise(F112)
	S0= CtrlALUOut=0                                            Premise(F113)
	S0= CtrlXERSO=0                                             Premise(F114)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F115)
	S0= CtrlXERCA=0                                             Premise(F116)
	S0= CtrlDR4bit=0                                            Premise(F117)
	S0= CtrlCAReg=0                                             Premise(F118)
	S0= CtrlCRRegs=0                                            Premise(F119)
	S0= CtrlCRRegsCR0=0                                         Premise(F120)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F121)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F122)

ID	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.Out=addr+4                                           PC-Out(S0)
	S0= PC.CIA=addr                                             PC-Out(S0)
	S0= PC.CIA31_28=addr[31:28]                                 PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= IR.Out0_5=13                                            IR-Out(S0)
	S0= IR.Out6_10=rT                                           IR-Out(S0)
	S0= IR.Out11_15=rA                                          IR-Out(S0)
	S0= IR.Out16_31=SIMM                                        IR-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F123)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F124)
	S0= IMMU.IEA=addr+4                                         Path(S0,S0)
	S0= IMMU.Addr={pid,addr+4}                                  IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr+4)                            IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F125)
	S0= IAddrReg.In={pid,addr+4}                                Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F126)
	S0= IMMUHitReg.In=IMMUHit(pid,addr+4)                       Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F127)
	S0= ICache.IEA=addr+4                                       Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr+4)                            ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F128)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F129)
	S0= ICacheHitReg.In=ICacheHit(addr+4)                       Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F130)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F131)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F132)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F133)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F134)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F135)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F136)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F137)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F138)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F139)
	S0= IR.Out0_5=>CU.Op                                        Premise(F140)
	S0= CU.Op=13                                                Path(S0,S0)
	S0= CU.Func=alu_add                                         CU(S0)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F141)
	S0= GPRegs.RReg1=rA                                         Path(S0,S0)
	S0= GPRegs.Rdata1=a                                         GPRegs-Read(S0,S0)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F142)
	S0= IMMEXT.In=SIMM                                          Path(S0,S0)
	S0= IMMEXT.Out={16{SIMM[0]},SIMM}                           IMMEXT(S0)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F143)
	S0= A.In=a                                                  Path(S0,S0)
	S0= IMMEXT.Out=>B.In                                        Premise(F144)
	S0= B.In={16{SIMM[0]},SIMM}                                 Path(S0,S0)
	S0= A.Out=>ALU.A                                            Premise(F145)
	S0= B.Out=>ALU.B                                            Premise(F146)
	S0= CU.Func=>ALU.Func                                       Premise(F147)
	S0= ALU.Func=alu_add                                        Path(S0,S0)
	S0= ALU.Out=>ALUOut.In                                      Premise(F148)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F149)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F150)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F151)
	S0= ALU.CA=>CAReg.In                                        Premise(F152)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F153)
	S0= GPRegs.WReg=rT                                          Path(S0,S0)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F154)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F155)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F156)
	S0= CtrlPIDReg=0                                            Premise(F157)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F158)
	S0= CtrlPC=0                                                Premise(F159)
	S0= CtrlPCInc=0                                             Premise(F160)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F161)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F162)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=0                                            Premise(F163)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F164)
	S0= CtrlICacheHitReg=0                                      Premise(F165)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F166)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F167)
	S0= CtrlIR=0                                                Premise(F168)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= CtrlGPRegs=0                                            Premise(F169)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=1                                                 Premise(F170)
	S0= [A]=a                                                   A-Write(S0,S0)
	S0= CtrlB=1                                                 Premise(F171)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Write(S0,S0)
	S0= CtrlALUOut=0                                            Premise(F172)
	S0= CtrlXERSO=0                                             Premise(F173)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F174)
	S0= CtrlXERCA=0                                             Premise(F175)
	S0= CtrlDR4bit=0                                            Premise(F176)
	S0= CtrlCAReg=0                                             Premise(F177)
	S0= CtrlCRRegs=0                                            Premise(F178)
	S0= CtrlCRRegsCR0=0                                         Premise(F179)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F180)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F181)

EX	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.CIA=addr                                             PC-Out(S0)
	S0= PC.CIA31_28=addr[31:28]                                 PC-Out(S0)
	S0= PC.Out=addr+4                                           PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= IR.Out0_5=13                                            IR-Out(S0)
	S0= IR.Out6_10=rT                                           IR-Out(S0)
	S0= IR.Out11_15=rA                                          IR-Out(S0)
	S0= IR.Out16_31=SIMM                                        IR-Out(S0)
	S0= A.Out=a                                                 A-Out(S0)
	S0= A.Out26_31=a[26:31]                                     A-Out(S0)
	S0= A.Out30_31=a[30:31]                                     A-Out(S0)
	S0= B.Out={16{SIMM[0]},SIMM}                                B-Out(S0)
	S0= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                    B-Out(S0)
	S0= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                    B-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F182)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F183)
	S0= IMMU.IEA=addr+4                                         Path(S0,S0)
	S0= IMMU.Addr={pid,addr+4}                                  IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr+4)                            IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F184)
	S0= IAddrReg.In={pid,addr+4}                                Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F185)
	S0= IMMUHitReg.In=IMMUHit(pid,addr+4)                       Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F186)
	S0= ICache.IEA=addr+4                                       Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr+4)                            ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F187)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F188)
	S0= ICacheHitReg.In=ICacheHit(addr+4)                       Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F189)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F190)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F191)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F192)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F193)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F194)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F195)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F196)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F197)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F198)
	S0= IR.Out0_5=>CU.Op                                        Premise(F199)
	S0= CU.Op=13                                                Path(S0,S0)
	S0= CU.Func=alu_add                                         CU(S0)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F200)
	S0= GPRegs.RReg1=rA                                         Path(S0,S0)
	S0= GPRegs.Rdata1=a                                         GPRegs-Read(S0,S0)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F201)
	S0= IMMEXT.In=SIMM                                          Path(S0,S0)
	S0= IMMEXT.Out={16{SIMM[0]},SIMM}                           IMMEXT(S0)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F202)
	S0= A.In=a                                                  Path(S0,S0)
	S0= IMMEXT.Out=>B.In                                        Premise(F203)
	S0= B.In={16{SIMM[0]},SIMM}                                 Path(S0,S0)
	S0= A.Out=>ALU.A                                            Premise(F204)
	S0= ALU.A=a                                                 Path(S0,S0)
	S0= B.Out=>ALU.B                                            Premise(F205)
	S0= ALU.B={16{SIMM[0]},SIMM}                                Path(S0,S0)
	S0= CU.Func=>ALU.Func                                       Premise(F206)
	S0= ALU.Func=alu_add                                        Path(S0,S0)
	S0= ALU.Out=a+{16{SIMM[0]},SIMM}                            ALU(S0,S0)
	S0= ALU.CMP=Compare0(a+{16{SIMM[0]},SIMM})                  ALU(S0,S0)
	S0= ALU.OV=OverFlow(a+{16{SIMM[0]},SIMM})                   ALU(S0,S0)
	S0= ALU.CA=Carry(a+{16{SIMM[0]},SIMM})                      ALU(S0,S0)
	S0= ALU.Out=>ALUOut.In                                      Premise(F207)
	S0= ALUOut.In=a+{16{SIMM[0]},SIMM}                          Path(S0,S0)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F208)
	S0= DataCmb.A=Compare0(a+{16{SIMM[0]},SIMM})                Path(S0,S0)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F209)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}         DataCmb(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F210)
	S0= DR4bit.In={Compare0(a+{16{SIMM[0]},SIMM}),so}           Path(S0,S0)
	S0= ALU.CA=>CAReg.In                                        Premise(F211)
	S0= CAReg.In=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F212)
	S0= GPRegs.WReg=rT                                          Path(S0,S0)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F213)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F214)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F215)
	S0= CtrlPIDReg=0                                            Premise(F216)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F217)
	S0= CtrlPC=0                                                Premise(F218)
	S0= CtrlPCInc=0                                             Premise(F219)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F220)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F221)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=0                                            Premise(F222)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F223)
	S0= CtrlICacheHitReg=0                                      Premise(F224)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F225)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F226)
	S0= CtrlIR=0                                                Premise(F227)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= CtrlGPRegs=0                                            Premise(F228)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=0                                                 Premise(F229)
	S0= [A]=a                                                   A-Hold(S0,S0)
	S0= CtrlB=0                                                 Premise(F230)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Hold(S0,S0)
	S0= CtrlALUOut=1                                            Premise(F231)
	S0= [ALUOut]=a+{16{SIMM[0]},SIMM}                           ALUOut-Write(S0,S0)
	S0= CtrlXERSO=0                                             Premise(F232)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F233)
	S0= CtrlXERCA=0                                             Premise(F234)
	S0= CtrlDR4bit=1                                            Premise(F235)
	S0= [DR4bit]={Compare0(a+{16{SIMM[0]},SIMM}),so}            DR4bit-Write(S0,S0)
	S0= CtrlCAReg=1                                             Premise(F236)
	S0= [CAReg]=Carry(a+{16{SIMM[0]},SIMM})                     CAReg-Write(S0,S0)
	S0= CtrlCRRegs=0                                            Premise(F237)
	S0= CtrlCRRegsCR0=0                                         Premise(F238)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F239)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F240)

MEM	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.CIA=addr                                             PC-Out(S0)
	S0= PC.CIA31_28=addr[31:28]                                 PC-Out(S0)
	S0= PC.Out=addr+4                                           PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= IR.Out0_5=13                                            IR-Out(S0)
	S0= IR.Out6_10=rT                                           IR-Out(S0)
	S0= IR.Out11_15=rA                                          IR-Out(S0)
	S0= IR.Out16_31=SIMM                                        IR-Out(S0)
	S0= A.Out=a                                                 A-Out(S0)
	S0= A.Out26_31=a[26:31]                                     A-Out(S0)
	S0= A.Out30_31=a[30:31]                                     A-Out(S0)
	S0= B.Out={16{SIMM[0]},SIMM}                                B-Out(S0)
	S0= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                    B-Out(S0)
	S0= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                    B-Out(S0)
	S0= ALUOut.Out=a+{16{SIMM[0]},SIMM}                         ALUOut-Out(S0)
	S0= ALUOut.Out26_31=a+{16{SIMM[0]},SIMM}[26:31]             ALUOut-Out(S0)
	S0= ALUOut.Out30_31=a+{16{SIMM[0]},SIMM}[30:31]             ALUOut-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= DR4bit.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}          DR4bit-Out(S0)
	S0= DR4bit.Out26_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[26:31]DR4bit-Out(S0)
	S0= DR4bit.Out30_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[30:31]DR4bit-Out(S0)
	S0= CAReg.Out=Carry(a+{16{SIMM[0]},SIMM})                   CAReg-Out(S0)
	S0= CAReg.Out26_31=Carry(a+{16{SIMM[0]},SIMM})[26:31]       CAReg-Out(S0)
	S0= CAReg.Out30_31=Carry(a+{16{SIMM[0]},SIMM})[30:31]       CAReg-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F241)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F242)
	S0= IMMU.IEA=addr+4                                         Path(S0,S0)
	S0= IMMU.Addr={pid,addr+4}                                  IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr+4)                            IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F243)
	S0= IAddrReg.In={pid,addr+4}                                Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F244)
	S0= IMMUHitReg.In=IMMUHit(pid,addr+4)                       Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F245)
	S0= ICache.IEA=addr+4                                       Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr+4)                            ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F246)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F247)
	S0= ICacheHitReg.In=ICacheHit(addr+4)                       Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F248)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F249)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F250)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F251)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F252)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F253)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F254)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F255)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F256)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F257)
	S0= IR.Out0_5=>CU.Op                                        Premise(F258)
	S0= CU.Op=13                                                Path(S0,S0)
	S0= CU.Func=alu_add                                         CU(S0)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F259)
	S0= GPRegs.RReg1=rA                                         Path(S0,S0)
	S0= GPRegs.Rdata1=a                                         GPRegs-Read(S0,S0)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F260)
	S0= IMMEXT.In=SIMM                                          Path(S0,S0)
	S0= IMMEXT.Out={16{SIMM[0]},SIMM}                           IMMEXT(S0)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F261)
	S0= A.In=a                                                  Path(S0,S0)
	S0= IMMEXT.Out=>B.In                                        Premise(F262)
	S0= B.In={16{SIMM[0]},SIMM}                                 Path(S0,S0)
	S0= A.Out=>ALU.A                                            Premise(F263)
	S0= ALU.A=a                                                 Path(S0,S0)
	S0= B.Out=>ALU.B                                            Premise(F264)
	S0= ALU.B={16{SIMM[0]},SIMM}                                Path(S0,S0)
	S0= CU.Func=>ALU.Func                                       Premise(F265)
	S0= ALU.Func=alu_add                                        Path(S0,S0)
	S0= ALU.Out=a+{16{SIMM[0]},SIMM}                            ALU(S0,S0)
	S0= ALU.CMP=Compare0(a+{16{SIMM[0]},SIMM})                  ALU(S0,S0)
	S0= ALU.OV=OverFlow(a+{16{SIMM[0]},SIMM})                   ALU(S0,S0)
	S0= ALU.CA=Carry(a+{16{SIMM[0]},SIMM})                      ALU(S0,S0)
	S0= ALU.Out=>ALUOut.In                                      Premise(F266)
	S0= ALUOut.In=a+{16{SIMM[0]},SIMM}                          Path(S0,S0)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F267)
	S0= DataCmb.A=Compare0(a+{16{SIMM[0]},SIMM})                Path(S0,S0)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F268)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}         DataCmb(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F269)
	S0= DR4bit.In={Compare0(a+{16{SIMM[0]},SIMM}),so}           Path(S0,S0)
	S0= ALU.CA=>CAReg.In                                        Premise(F270)
	S0= CAReg.In=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F271)
	S0= GPRegs.WReg=rT                                          Path(S0,S0)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F272)
	S0= GPRegs.WData=a+{16{SIMM[0]},SIMM}                       Path(S0,S0)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F273)
	S0= CRRegs.CR0In={Compare0(a+{16{SIMM[0]},SIMM}),so}        Path(S0,S0)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F274)
	S0= XER.CAIn=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= CtrlPIDReg=0                                            Premise(F275)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F276)
	S0= CtrlPC=0                                                Premise(F277)
	S0= CtrlPCInc=0                                             Premise(F278)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F279)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F280)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=0                                            Premise(F281)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F282)
	S0= CtrlICacheHitReg=0                                      Premise(F283)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F284)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F285)
	S0= CtrlIR=0                                                Premise(F286)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= CtrlGPRegs=0                                            Premise(F287)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=0                                                 Premise(F288)
	S0= [A]=a                                                   A-Hold(S0,S0)
	S0= CtrlB=0                                                 Premise(F289)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Hold(S0,S0)
	S0= CtrlALUOut=0                                            Premise(F290)
	S0= [ALUOut]=a+{16{SIMM[0]},SIMM}                           ALUOut-Hold(S0,S0)
	S0= CtrlXERSO=0                                             Premise(F291)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F292)
	S0= CtrlXERCA=0                                             Premise(F293)
	S0= CtrlDR4bit=0                                            Premise(F294)
	S0= [DR4bit]={Compare0(a+{16{SIMM[0]},SIMM}),so}            DR4bit-Hold(S0,S0)
	S0= CtrlCAReg=0                                             Premise(F295)
	S0= [CAReg]=Carry(a+{16{SIMM[0]},SIMM})                     CAReg-Hold(S0,S0)
	S0= CtrlCRRegs=0                                            Premise(F296)
	S0= CtrlCRRegsCR0=0                                         Premise(F297)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F298)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F299)

DMMU1	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.CIA=addr                                             PC-Out(S0)
	S0= PC.CIA31_28=addr[31:28]                                 PC-Out(S0)
	S0= PC.Out=addr+4                                           PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= IR.Out0_5=13                                            IR-Out(S0)
	S0= IR.Out6_10=rT                                           IR-Out(S0)
	S0= IR.Out11_15=rA                                          IR-Out(S0)
	S0= IR.Out16_31=SIMM                                        IR-Out(S0)
	S0= A.Out=a                                                 A-Out(S0)
	S0= A.Out26_31=a[26:31]                                     A-Out(S0)
	S0= A.Out30_31=a[30:31]                                     A-Out(S0)
	S0= B.Out={16{SIMM[0]},SIMM}                                B-Out(S0)
	S0= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                    B-Out(S0)
	S0= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                    B-Out(S0)
	S0= ALUOut.Out=a+{16{SIMM[0]},SIMM}                         ALUOut-Out(S0)
	S0= ALUOut.Out26_31=a+{16{SIMM[0]},SIMM}[26:31]             ALUOut-Out(S0)
	S0= ALUOut.Out30_31=a+{16{SIMM[0]},SIMM}[30:31]             ALUOut-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= DR4bit.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}          DR4bit-Out(S0)
	S0= DR4bit.Out26_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[26:31]DR4bit-Out(S0)
	S0= DR4bit.Out30_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[30:31]DR4bit-Out(S0)
	S0= CAReg.Out=Carry(a+{16{SIMM[0]},SIMM})                   CAReg-Out(S0)
	S0= CAReg.Out26_31=Carry(a+{16{SIMM[0]},SIMM})[26:31]       CAReg-Out(S0)
	S0= CAReg.Out30_31=Carry(a+{16{SIMM[0]},SIMM})[30:31]       CAReg-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F300)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F301)
	S0= IMMU.IEA=addr+4                                         Path(S0,S0)
	S0= IMMU.Addr={pid,addr+4}                                  IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr+4)                            IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F302)
	S0= IAddrReg.In={pid,addr+4}                                Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F303)
	S0= IMMUHitReg.In=IMMUHit(pid,addr+4)                       Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F304)
	S0= ICache.IEA=addr+4                                       Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr+4)                            ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F305)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F306)
	S0= ICacheHitReg.In=ICacheHit(addr+4)                       Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F307)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F308)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F309)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F310)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F311)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F312)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F313)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F314)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F315)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F316)
	S0= IR.Out0_5=>CU.Op                                        Premise(F317)
	S0= CU.Op=13                                                Path(S0,S0)
	S0= CU.Func=alu_add                                         CU(S0)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F318)
	S0= GPRegs.RReg1=rA                                         Path(S0,S0)
	S0= GPRegs.Rdata1=a                                         GPRegs-Read(S0,S0)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F319)
	S0= IMMEXT.In=SIMM                                          Path(S0,S0)
	S0= IMMEXT.Out={16{SIMM[0]},SIMM}                           IMMEXT(S0)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F320)
	S0= A.In=a                                                  Path(S0,S0)
	S0= IMMEXT.Out=>B.In                                        Premise(F321)
	S0= B.In={16{SIMM[0]},SIMM}                                 Path(S0,S0)
	S0= A.Out=>ALU.A                                            Premise(F322)
	S0= ALU.A=a                                                 Path(S0,S0)
	S0= B.Out=>ALU.B                                            Premise(F323)
	S0= ALU.B={16{SIMM[0]},SIMM}                                Path(S0,S0)
	S0= CU.Func=>ALU.Func                                       Premise(F324)
	S0= ALU.Func=alu_add                                        Path(S0,S0)
	S0= ALU.Out=a+{16{SIMM[0]},SIMM}                            ALU(S0,S0)
	S0= ALU.CMP=Compare0(a+{16{SIMM[0]},SIMM})                  ALU(S0,S0)
	S0= ALU.OV=OverFlow(a+{16{SIMM[0]},SIMM})                   ALU(S0,S0)
	S0= ALU.CA=Carry(a+{16{SIMM[0]},SIMM})                      ALU(S0,S0)
	S0= ALU.Out=>ALUOut.In                                      Premise(F325)
	S0= ALUOut.In=a+{16{SIMM[0]},SIMM}                          Path(S0,S0)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F326)
	S0= DataCmb.A=Compare0(a+{16{SIMM[0]},SIMM})                Path(S0,S0)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F327)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}         DataCmb(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F328)
	S0= DR4bit.In={Compare0(a+{16{SIMM[0]},SIMM}),so}           Path(S0,S0)
	S0= ALU.CA=>CAReg.In                                        Premise(F329)
	S0= CAReg.In=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F330)
	S0= GPRegs.WReg=rT                                          Path(S0,S0)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F331)
	S0= GPRegs.WData=a+{16{SIMM[0]},SIMM}                       Path(S0,S0)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F332)
	S0= CRRegs.CR0In={Compare0(a+{16{SIMM[0]},SIMM}),so}        Path(S0,S0)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F333)
	S0= XER.CAIn=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= CtrlPIDReg=0                                            Premise(F334)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F335)
	S0= CtrlPC=0                                                Premise(F336)
	S0= CtrlPCInc=0                                             Premise(F337)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F338)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F339)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=0                                            Premise(F340)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F341)
	S0= CtrlICacheHitReg=0                                      Premise(F342)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F343)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F344)
	S0= CtrlIR=0                                                Premise(F345)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= CtrlGPRegs=0                                            Premise(F346)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=0                                                 Premise(F347)
	S0= [A]=a                                                   A-Hold(S0,S0)
	S0= CtrlB=0                                                 Premise(F348)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Hold(S0,S0)
	S0= CtrlALUOut=0                                            Premise(F349)
	S0= [ALUOut]=a+{16{SIMM[0]},SIMM}                           ALUOut-Hold(S0,S0)
	S0= CtrlXERSO=0                                             Premise(F350)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F351)
	S0= CtrlXERCA=0                                             Premise(F352)
	S0= CtrlDR4bit=0                                            Premise(F353)
	S0= [DR4bit]={Compare0(a+{16{SIMM[0]},SIMM}),so}            DR4bit-Hold(S0,S0)
	S0= CtrlCAReg=0                                             Premise(F354)
	S0= [CAReg]=Carry(a+{16{SIMM[0]},SIMM})                     CAReg-Hold(S0,S0)
	S0= CtrlCRRegs=0                                            Premise(F355)
	S0= CtrlCRRegsCR0=0                                         Premise(F356)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F357)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F358)

DMMU2	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.CIA=addr                                             PC-Out(S0)
	S0= PC.CIA31_28=addr[31:28]                                 PC-Out(S0)
	S0= PC.Out=addr+4                                           PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= IR.Out0_5=13                                            IR-Out(S0)
	S0= IR.Out6_10=rT                                           IR-Out(S0)
	S0= IR.Out11_15=rA                                          IR-Out(S0)
	S0= IR.Out16_31=SIMM                                        IR-Out(S0)
	S0= A.Out=a                                                 A-Out(S0)
	S0= A.Out26_31=a[26:31]                                     A-Out(S0)
	S0= A.Out30_31=a[30:31]                                     A-Out(S0)
	S0= B.Out={16{SIMM[0]},SIMM}                                B-Out(S0)
	S0= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                    B-Out(S0)
	S0= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                    B-Out(S0)
	S0= ALUOut.Out=a+{16{SIMM[0]},SIMM}                         ALUOut-Out(S0)
	S0= ALUOut.Out26_31=a+{16{SIMM[0]},SIMM}[26:31]             ALUOut-Out(S0)
	S0= ALUOut.Out30_31=a+{16{SIMM[0]},SIMM}[30:31]             ALUOut-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= DR4bit.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}          DR4bit-Out(S0)
	S0= DR4bit.Out26_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[26:31]DR4bit-Out(S0)
	S0= DR4bit.Out30_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[30:31]DR4bit-Out(S0)
	S0= CAReg.Out=Carry(a+{16{SIMM[0]},SIMM})                   CAReg-Out(S0)
	S0= CAReg.Out26_31=Carry(a+{16{SIMM[0]},SIMM})[26:31]       CAReg-Out(S0)
	S0= CAReg.Out30_31=Carry(a+{16{SIMM[0]},SIMM})[30:31]       CAReg-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F359)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F360)
	S0= IMMU.IEA=addr+4                                         Path(S0,S0)
	S0= IMMU.Addr={pid,addr+4}                                  IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr+4)                            IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F361)
	S0= IAddrReg.In={pid,addr+4}                                Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F362)
	S0= IMMUHitReg.In=IMMUHit(pid,addr+4)                       Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F363)
	S0= ICache.IEA=addr+4                                       Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr+4)                            ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F364)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F365)
	S0= ICacheHitReg.In=ICacheHit(addr+4)                       Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F366)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F367)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F368)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F369)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F370)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F371)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F372)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F373)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F374)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F375)
	S0= IR.Out0_5=>CU.Op                                        Premise(F376)
	S0= CU.Op=13                                                Path(S0,S0)
	S0= CU.Func=alu_add                                         CU(S0)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F377)
	S0= GPRegs.RReg1=rA                                         Path(S0,S0)
	S0= GPRegs.Rdata1=a                                         GPRegs-Read(S0,S0)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F378)
	S0= IMMEXT.In=SIMM                                          Path(S0,S0)
	S0= IMMEXT.Out={16{SIMM[0]},SIMM}                           IMMEXT(S0)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F379)
	S0= A.In=a                                                  Path(S0,S0)
	S0= IMMEXT.Out=>B.In                                        Premise(F380)
	S0= B.In={16{SIMM[0]},SIMM}                                 Path(S0,S0)
	S0= A.Out=>ALU.A                                            Premise(F381)
	S0= ALU.A=a                                                 Path(S0,S0)
	S0= B.Out=>ALU.B                                            Premise(F382)
	S0= ALU.B={16{SIMM[0]},SIMM}                                Path(S0,S0)
	S0= CU.Func=>ALU.Func                                       Premise(F383)
	S0= ALU.Func=alu_add                                        Path(S0,S0)
	S0= ALU.Out=a+{16{SIMM[0]},SIMM}                            ALU(S0,S0)
	S0= ALU.CMP=Compare0(a+{16{SIMM[0]},SIMM})                  ALU(S0,S0)
	S0= ALU.OV=OverFlow(a+{16{SIMM[0]},SIMM})                   ALU(S0,S0)
	S0= ALU.CA=Carry(a+{16{SIMM[0]},SIMM})                      ALU(S0,S0)
	S0= ALU.Out=>ALUOut.In                                      Premise(F384)
	S0= ALUOut.In=a+{16{SIMM[0]},SIMM}                          Path(S0,S0)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F385)
	S0= DataCmb.A=Compare0(a+{16{SIMM[0]},SIMM})                Path(S0,S0)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F386)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}         DataCmb(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F387)
	S0= DR4bit.In={Compare0(a+{16{SIMM[0]},SIMM}),so}           Path(S0,S0)
	S0= ALU.CA=>CAReg.In                                        Premise(F388)
	S0= CAReg.In=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F389)
	S0= GPRegs.WReg=rT                                          Path(S0,S0)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F390)
	S0= GPRegs.WData=a+{16{SIMM[0]},SIMM}                       Path(S0,S0)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F391)
	S0= CRRegs.CR0In={Compare0(a+{16{SIMM[0]},SIMM}),so}        Path(S0,S0)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F392)
	S0= XER.CAIn=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= CtrlPIDReg=0                                            Premise(F393)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F394)
	S0= CtrlPC=0                                                Premise(F395)
	S0= CtrlPCInc=0                                             Premise(F396)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F397)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F398)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=0                                            Premise(F399)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F400)
	S0= CtrlICacheHitReg=0                                      Premise(F401)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F402)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F403)
	S0= CtrlIR=0                                                Premise(F404)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= CtrlGPRegs=0                                            Premise(F405)
	S0= GPRegs[rA]=a                                            GPRegs-Hold(S0,S0)
	S0= CtrlA=0                                                 Premise(F406)
	S0= [A]=a                                                   A-Hold(S0,S0)
	S0= CtrlB=0                                                 Premise(F407)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Hold(S0,S0)
	S0= CtrlALUOut=0                                            Premise(F408)
	S0= [ALUOut]=a+{16{SIMM[0]},SIMM}                           ALUOut-Hold(S0,S0)
	S0= CtrlXERSO=0                                             Premise(F409)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F410)
	S0= CtrlXERCA=0                                             Premise(F411)
	S0= CtrlDR4bit=0                                            Premise(F412)
	S0= [DR4bit]={Compare0(a+{16{SIMM[0]},SIMM}),so}            DR4bit-Hold(S0,S0)
	S0= CtrlCAReg=0                                             Premise(F413)
	S0= [CAReg]=Carry(a+{16{SIMM[0]},SIMM})                     CAReg-Hold(S0,S0)
	S0= CtrlCRRegs=0                                            Premise(F414)
	S0= CtrlCRRegsCR0=0                                         Premise(F415)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F416)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F417)

WB	S0= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S0= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S0= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S0= PC.CIA=addr                                             PC-Out(S0)
	S0= PC.CIA31_28=addr[31:28]                                 PC-Out(S0)
	S0= PC.Out=addr+4                                           PC-Out(S0)
	S0= IAddrReg.Out={pid,addr}                                 IAddrReg-Out(S0)
	S0= IAddrReg.Out26_31={pid,addr}[26:31]                     IAddrReg-Out(S0)
	S0= IAddrReg.Out30_31={pid,addr}[30:31]                     IAddrReg-Out(S0)
	S0= IMMUHitReg.Out=IMMUHit(pid,addr)                        IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]            IMMUHitReg-Out(S0)
	S0= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]            IMMUHitReg-Out(S0)
	S0= ICacheHitReg.Out=ICacheHit(addr)                        ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]            ICacheHitReg-Out(S0)
	S0= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]            ICacheHitReg-Out(S0)
	S0= IR.Out0_5=13                                            IR-Out(S0)
	S0= IR.Out6_10=rT                                           IR-Out(S0)
	S0= IR.Out11_15=rA                                          IR-Out(S0)
	S0= IR.Out16_31=SIMM                                        IR-Out(S0)
	S0= A.Out=a                                                 A-Out(S0)
	S0= A.Out26_31=a[26:31]                                     A-Out(S0)
	S0= A.Out30_31=a[30:31]                                     A-Out(S0)
	S0= B.Out={16{SIMM[0]},SIMM}                                B-Out(S0)
	S0= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                    B-Out(S0)
	S0= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                    B-Out(S0)
	S0= ALUOut.Out=a+{16{SIMM[0]},SIMM}                         ALUOut-Out(S0)
	S0= ALUOut.Out26_31=a+{16{SIMM[0]},SIMM}[26:31]             ALUOut-Out(S0)
	S0= ALUOut.Out30_31=a+{16{SIMM[0]},SIMM}[30:31]             ALUOut-Out(S0)
	S0= XER.SOOut=so                                            XER-SO-Out(S0)
	S0= DR4bit.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}          DR4bit-Out(S0)
	S0= DR4bit.Out26_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[26:31]DR4bit-Out(S0)
	S0= DR4bit.Out30_31={Compare0(a+{16{SIMM[0]},SIMM}),so}[30:31]DR4bit-Out(S0)
	S0= CAReg.Out=Carry(a+{16{SIMM[0]},SIMM})                   CAReg-Out(S0)
	S0= CAReg.Out26_31=Carry(a+{16{SIMM[0]},SIMM})[26:31]       CAReg-Out(S0)
	S0= CAReg.Out30_31=Carry(a+{16{SIMM[0]},SIMM})[30:31]       CAReg-Out(S0)
	S0= PIDReg.Out=>IMMU.PID                                    Premise(F418)
	S0= IMMU.PID=pid                                            Path(S0,S0)
	S0= PC.Out=>IMMU.IEA                                        Premise(F419)
	S0= IMMU.IEA=addr+4                                         Path(S0,S0)
	S0= IMMU.Addr={pid,addr+4}                                  IMMU-Search(S0,S0)
	S0= IMMU.Hit=IMMUHit(pid,addr+4)                            IMMU-Search(S0,S0)
	S0= IMMU.Addr=>IAddrReg.In                                  Premise(F420)
	S0= IAddrReg.In={pid,addr+4}                                Path(S0,S0)
	S0= IMMU.Hit=>IMMUHitReg.In                                 Premise(F421)
	S0= IMMUHitReg.In=IMMUHit(pid,addr+4)                       Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F422)
	S0= ICache.IEA=addr+4                                       Path(S0,S0)
	S0= ICache.Hit=ICacheHit(addr+4)                            ICache-Search(S0)
	S0= ICache.Out=>ICacheReg.In                                Premise(F423)
	S0= ICache.Hit=>ICacheHitReg.In                             Premise(F424)
	S0= ICacheHitReg.In=ICacheHit(addr+4)                       Path(S0,S0)
	S0= IMMUHitReg.Out=>CU.IMemHit                              Premise(F425)
	S0= CU.IMemHit=IMMUHit(pid,addr)                            Path(S0,S0)
	S0= ICacheHitReg.Out=>CU.ICacheHit                          Premise(F426)
	S0= CU.ICacheHit=ICacheHit(addr)                            Path(S0,S0)
	S0= IAddrReg.Out=>IMem.RAddr                                Premise(F427)
	S0= IMem.RAddr={pid,addr}                                   Path(S0,S0)
	S0= IMem.Out={13,rT,rA,SIMM}                                IMem-Read(S0,S0)
	S0= IMem.MEM8WordOut=IMemGet8Word({pid,addr})               IMem-Read(S0,S0)
	S0= IMem.Out=>IRMux.MemData                                 Premise(F428)
	S0= IRMux.MemData={13,rT,rA,SIMM}                           Path(S0,S0)
	S0= IRMux.Out={13,rT,rA,SIMM}                               IRMux-Select(S0)
	S0= ICacheReg.Out=>IRMux.CacheData                          Premise(F429)
	S0= IMMUHitReg.Out=>IRMux.MemSel                            Premise(F430)
	S0= IRMux.MemSel=IMMUHit(pid,addr)                          Path(S0,S0)
	S0= ICacheHitReg.Out=>IRMux.CacheSel                        Premise(F431)
	S0= IRMux.CacheSel=ICacheHit(addr)                          Path(S0,S0)
	S0= IRMux.Out=>IR.In                                        Premise(F432)
	S0= IR.In={13,rT,rA,SIMM}                                   Path(S0,S0)
	S0= IMem.MEM8WordOut=>ICache.WData                          Premise(F433)
	S0= ICache.WData=IMemGet8Word({pid,addr})                   Path(S0,S0)
	S0= PC.Out=>ICache.IEA                                      Premise(F434)
	S0= IR.Out0_5=>CU.Op                                        Premise(F435)
	S0= CU.Op=13                                                Path(S0,S0)
	S0= CU.Func=alu_add                                         CU(S0)
	S0= IR.Out11_15=>GPRegs.RReg1                               Premise(F436)
	S0= GPRegs.RReg1=rA                                         Path(S0,S0)
	S0= GPRegs.Rdata1=a                                         GPRegs-Read(S0,S0)
	S0= IR.Out16_31=>IMMEXT.In                                  Premise(F437)
	S0= IMMEXT.In=SIMM                                          Path(S0,S0)
	S0= IMMEXT.Out={16{SIMM[0]},SIMM}                           IMMEXT(S0)
	S0= GPRegs.Rdata1=>A.In                                     Premise(F438)
	S0= A.In=a                                                  Path(S0,S0)
	S0= IMMEXT.Out=>B.In                                        Premise(F439)
	S0= B.In={16{SIMM[0]},SIMM}                                 Path(S0,S0)
	S0= A.Out=>ALU.A                                            Premise(F440)
	S0= ALU.A=a                                                 Path(S0,S0)
	S0= B.Out=>ALU.B                                            Premise(F441)
	S0= ALU.B={16{SIMM[0]},SIMM}                                Path(S0,S0)
	S0= CU.Func=>ALU.Func                                       Premise(F442)
	S0= ALU.Func=alu_add                                        Path(S0,S0)
	S0= ALU.Out=a+{16{SIMM[0]},SIMM}                            ALU(S0,S0)
	S0= ALU.CMP=Compare0(a+{16{SIMM[0]},SIMM})                  ALU(S0,S0)
	S0= ALU.OV=OverFlow(a+{16{SIMM[0]},SIMM})                   ALU(S0,S0)
	S0= ALU.CA=Carry(a+{16{SIMM[0]},SIMM})                      ALU(S0,S0)
	S0= ALU.Out=>ALUOut.In                                      Premise(F443)
	S0= ALUOut.In=a+{16{SIMM[0]},SIMM}                          Path(S0,S0)
	S0= ALU.CMP=>DataCmb.A                                      Premise(F444)
	S0= DataCmb.A=Compare0(a+{16{SIMM[0]},SIMM})                Path(S0,S0)
	S0= XER.SOOut=>DataCmb.B                                    Premise(F445)
	S0= DataCmb.B=so                                            Path(S0,S0)
	S0= DataCmb.Out={Compare0(a+{16{SIMM[0]},SIMM}),so}         DataCmb(S0,S0)
	S0= DataCmb.Out=>DR4bit.In                                  Premise(F446)
	S0= DR4bit.In={Compare0(a+{16{SIMM[0]},SIMM}),so}           Path(S0,S0)
	S0= ALU.CA=>CAReg.In                                        Premise(F447)
	S0= CAReg.In=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= IR.Out6_10=>GPRegs.WReg                                 Premise(F448)
	S0= GPRegs.WReg=rT                                          Path(S0,S0)
	S0= ALUOut.Out=>GPRegs.WData                                Premise(F449)
	S0= GPRegs.WData=a+{16{SIMM[0]},SIMM}                       Path(S0,S0)
	S0= DR4bit.Out=>CRRegs.CR0In                                Premise(F450)
	S0= CRRegs.CR0In={Compare0(a+{16{SIMM[0]},SIMM}),so}        Path(S0,S0)
	S0= CAReg.Out=>XER.CAIn                                     Premise(F451)
	S0= XER.CAIn=Carry(a+{16{SIMM[0]},SIMM})                    Path(S0,S0)
	S0= CtrlPIDReg=0                                            Premise(F452)
	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= CtrlIMMU=0                                              Premise(F453)
	S0= CtrlPC=0                                                Premise(F454)
	S0= CtrlPCInc=0                                             Premise(F455)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= CtrlIAddrReg=0                                          Premise(F456)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= CtrlIMMUHitReg=0                                        Premise(F457)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= CtrlICache=0                                            Premise(F458)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= CtrlICacheReg=0                                         Premise(F459)
	S0= CtrlICacheHitReg=0                                      Premise(F460)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= CtrlIMem=0                                              Premise(F461)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= CtrlIRMux=0                                             Premise(F462)
	S0= CtrlIR=0                                                Premise(F463)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= CtrlGPRegs=1                                            Premise(F464)
	S0= GPRegs[rT]=a+{16{SIMM[0]},SIMM}                         GPRegs-Write(S0,S0,S0)
	S0= CtrlA=0                                                 Premise(F465)
	S0= [A]=a                                                   A-Hold(S0,S0)
	S0= CtrlB=0                                                 Premise(F466)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Hold(S0,S0)
	S0= CtrlALUOut=0                                            Premise(F467)
	S0= [ALUOut]=a+{16{SIMM[0]},SIMM}                           ALUOut-Hold(S0,S0)
	S0= CtrlXERSO=0                                             Premise(F468)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= CtrlXEROV=0                                             Premise(F469)
	S0= CtrlXERCA=1                                             Premise(F470)
	S0= XER[CA]=Carry(a+{16{SIMM[0]},SIMM})                     XER-CA-Write(S0,S0)
	S0= CtrlDR4bit=0                                            Premise(F471)
	S0= [DR4bit]={Compare0(a+{16{SIMM[0]},SIMM}),so}            DR4bit-Hold(S0,S0)
	S0= CtrlCAReg=0                                             Premise(F472)
	S0= [CAReg]=Carry(a+{16{SIMM[0]},SIMM})                     CAReg-Hold(S0,S0)
	S0= CtrlCRRegs=0                                            Premise(F473)
	S0= CtrlCRRegsCR0=1                                         Premise(F474)
	S0= CRRegs[CR0]={Compare0(a+{16{SIMM[0]},SIMM}),so}         CRRegs-CR0-Write(S0,S0)
	S0= CtrlCRRegsW4bitRegs=0                                   Premise(F475)
	S0= CtrlCRRegsW1bitRegs=0                                   Premise(F476)

POST	S0= [PIDReg]=pid                                            PIDReg-Hold(S0,S0)
	S0= PC[CIA]=addr                                            PC-Hold(S0,S0)
	S0= PC[Out]=addr+4                                          PC-Hold(S0,S0,S0)
	S0= [IAddrReg]={pid,addr}                                   IAddrReg-Hold(S0,S0)
	S0= [IMMUHitReg]=IMMUHit(pid,addr)                          IMMUHitReg-Hold(S0,S0)
	S0= ICache[line_addr]=IMemGet8Word({pid,addr})              ICache-Hold(S0,S0)
	S0= [ICacheHitReg]=ICacheHit(addr)                          ICacheHitReg-Hold(S0,S0)
	S0= IMem[{pid,addr}]={13,rT,rA,SIMM}                        IMem-Hold(S0,S0)
	S0= [IR]={13,rT,rA,SIMM}                                    IR-Hold(S0,S0)
	S0= GPRegs[rT]=a+{16{SIMM[0]},SIMM}                         GPRegs-Write(S0,S0,S0)
	S0= [A]=a                                                   A-Hold(S0,S0)
	S0= [B]={16{SIMM[0]},SIMM}                                  B-Hold(S0,S0)
	S0= [ALUOut]=a+{16{SIMM[0]},SIMM}                           ALUOut-Hold(S0,S0)
	S0= XER[SO]=so                                              XER-SO-Hold(S0,S0)
	S0= XER[CA]=Carry(a+{16{SIMM[0]},SIMM})                     XER-CA-Write(S0,S0)
	S0= [DR4bit]={Compare0(a+{16{SIMM[0]},SIMM}),so}            DR4bit-Hold(S0,S0)
	S0= [CAReg]=Carry(a+{16{SIMM[0]},SIMM})                     CAReg-Hold(S0,S0)
	S0= CRRegs[CR0]={Compare0(a+{16{SIMM[0]},SIMM}),so}         CRRegs-CR0-Write(S0,S0)

