---
title: Hardware Acceleration of Functional Languages
---

<body>
    <div class="row justify-content-center"><hr class="col-md-8 mb-5 ma-5"></div>

    <div class="row g-5 justify-content-center">
    <div class="col-md-6">
      <p class="fs-5">
      This project will develop a special purpose processor for
      accelerating functional programming languages, by implementing
      functional languages runtime components in hardware using the
      latest FPGA technology.
      </p>
    </div>
    <div class="col-md-2">
      <img width="150" height="150" src="images/heron-logo-cropped.svg" />
    </div>
  </div>

  <div class="row justify-content-center"><hr class="col-md-8 mb-5 ma-5"></div>

  <div class="row g-5 justify-content-center">
    <div class="col-md-5">
      <h2>News</h2>
      <p>The latest updates about HAFLANG.</p>
      <ul class="icon-list">
       <li>March 2025 - Our paper "From Haskell to a New Structured Combinator Processor" has been accepted to TFP 2025, <a href="https://researchportal.hw.ac.uk/en/publications/from-haskell-to-a-new-structured-combinator-processor">link</a>.</li>
       <li>October 2024 - Craig Ramsay gave seminar about Heron, our graph reduction processor, at Chalmers University of Technology.</li>
       <li>September 2024 - Yukang Xie <a href="people.html">joins</a> the project as a PhD student.</li>
       <li>September 2024 - our Haskell Symposium 2024 paper about Cloaca, our hardware-based garbage collector, <a href="https://doi.org/10.1145/3677999.3678277">is online</a>.</li>
       <li>June 2024 - our IFL 2023 paper about Heron, our graph reduction
       hardware core, <a href="https://doi.org/10.1145/3652561.3652564">is online</a>.</li>
       <li>March 2024 - the video recordings and slides of talks from
       our HAFDAL workshop <a href="/workshops/hafdal24.html">are
       online</a>.</li>
       <li>February 2024 - Our paper "Heron: Modern Hardware Graph
       Reduction" has been conditionally accepted to IFL 2023.</li>
       <li>December 2023 - Craig Ramsay presented our Heron processor
       architecture at the Centre for Electronics Frontiers at the University of
       Edinburgh.</li>
       <li>November 2023 - Craig Ramsay presented our latest results and future
       plans to the Dependable Systems Group at Heriot-Watt
       University. <a href="https://youtu.be/GtWJ_5qNqdE?si=LG9oKIUH5ef5LgVL">It
       is on YouTube</a>.</li>
       <li>September 2023 - Our <a href="/workshops/hafdal24.html">HAFDAL workshop</a>
           will be co-located with HPCA '24 in Edinburgh, March 2024. A call-for-participation will be published shortly.</li>
       <li>June 2023 - We curated
       a <a href="https://haflang.github.io/history.html">history</a>
        of functional architectures.</li>
        <li>May 2023 - A
        new <a href="https://groups.google.com/g/cafp">mailing
        list</a> has been set up "Computer Architectures for
        Functional Programming languages". People are encouraged to
        subscribe!</li>
        <li>October 2022 - We visited our industry partner QBayLogic
        in Enschede, Netherlands.</li>
        <li>June 2022 - Craig Ramsay has been appointed to the postdoc
        position. The project starts July 2022.</li>
        <li>November 2021 - The project will start in May 2022.</li>
        <li>November 2021 - There is funding available for PhD
        projects with this project. Send inquiries to Rob
        Stewart.</li>
        <li>November 2021 - EPSRC confirms funding for this 3 year
        project.</li>
</ul>

    </div>

    <div class="col-md-6">
      <h2>Project goals</h2>
      <p> By implementing functional languages in FPGA hardware,
        this project aims to increase throughput to shorten runtimes
        and reduce energy use compared with CPUs. Our objectives
        are:</p>
      <ul class="icon-list">
        <li>Remove compiler-based IR translations, typical of software
          implementations of functional languages targeting CPUs, by
          designing a processor architecture that better matches the
          graph reduction model.</li>
        <li>Investigate memory hierarchy design best suited for
          non-strict functional languages.</li>
        <li>Develop graph reduction innovations in hardware, such as
          garbage collection "close to" intelligent memory units.</li>
        <li>Discover the kinds of applications best suited for
          hardware acceleration of graph reduction.</li>
      </ul>
    </div>
  </div>

  <div class="row justify-content-center"><hr class="col-md-8 mb-5 ma-5"></div>

  <div class="row g-5 justify-content-center">
      <div class="col-md-6">
          <h2> Project Memos </h2>
          <p>Our collection of work-in-progress thoughts:</p>
          <table class="table table-striped">
              <tbody>
                  $for(posts)$
                  <tr>
                      <th scope="row"><a href="$url$"> Memo $id$</a></th>
                      <td>$title$</td>
                  </tr>
                  $endfor$
              </tbody>
          </table>
      </div>
      <div class="col-md-5">
          <a class="twitter-timeline" data-width="400" data-height="400"
             href="https://twitter.com/HaflangProject?ref_src=twsrc%5Etfw">Tweets
              by HaflangProject</a> <script async
                                            src="https://platform.twitter.com/widgets.js"
                                            charset="utf-8"></script>
      </div>
  </div>

  <div class="row justify-content-center"><hr class="col-md-8 mb-5 ma-5"></div>

  <div class="row justify-content-center">
  <p class="col-md-11 fs-5">For inquiries about the project and funded PhD projects, please contact the PI
      Dr. <a href="https://www.macs.hw.ac.uk/~rs46/">Rob Stewart</a> at
      R.Stewart@hw.ac.uk.</p>
  </div>

</body>
