INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sources_1/new/7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sieteseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sources_1/new/clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocks
INFO: [VRFC 10-2458] undeclared symbol clk_100mhz, assumed default net type wire [C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sources_1/new/clocks.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sources_1/new/cronometro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cronometro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sources_1/new/enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Downloads/sistemasDigitales-main/Cronometro/Cronometro.srcs/sim_1/new/cronometroTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cronometroTB
