<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1869" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1869{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1869{left:369px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3_1869{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1869{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1869{left:96px;bottom:265px;letter-spacing:0.14px;}
#t6_1869{left:148px;bottom:265px;letter-spacing:0.18px;word-spacing:-0.05px;}
#t7_1869{left:96px;bottom:193px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_1869{left:111px;bottom:1011px;letter-spacing:0.19px;}
#t9_1869{left:150px;bottom:1011px;}
#ta_1869{left:277px;bottom:1011px;letter-spacing:0.13px;}
#tb_1869{left:111px;bottom:978px;letter-spacing:0.19px;}
#tc_1869{left:145px;bottom:978px;letter-spacing:0.17px;}
#td_1869{left:277px;bottom:987px;letter-spacing:0.12px;word-spacing:-0.03px;}
#te_1869{left:277px;bottom:968px;letter-spacing:0.09px;word-spacing:-0.15px;}
#tf_1869{left:111px;bottom:944px;letter-spacing:0.19px;}
#tg_1869{left:145px;bottom:944px;letter-spacing:-0.95px;}
#th_1869{left:277px;bottom:944px;letter-spacing:0.09px;word-spacing:-0.08px;}
#ti_1869{left:111px;bottom:919px;letter-spacing:0.19px;}
#tj_1869{left:145px;bottom:919px;letter-spacing:0.21px;}
#tk_1869{left:277px;bottom:919px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tl_1869{left:111px;bottom:895px;letter-spacing:0.19px;}
#tm_1869{left:145px;bottom:895px;letter-spacing:0.2px;}
#tn_1869{left:277px;bottom:895px;letter-spacing:0.12px;word-spacing:-0.09px;}
#to_1869{left:111px;bottom:871px;letter-spacing:0.19px;}
#tp_1869{left:145px;bottom:871px;letter-spacing:0.2px;}
#tq_1869{left:277px;bottom:871px;letter-spacing:0.11px;word-spacing:-0.11px;}
#tr_1869{left:111px;bottom:837px;letter-spacing:0.19px;}
#ts_1869{left:145px;bottom:837px;letter-spacing:0.2px;}
#tt_1869{left:277px;bottom:846px;letter-spacing:0.11px;word-spacing:-0.11px;}
#tu_1869{left:277px;bottom:828px;letter-spacing:0.02px;word-spacing:0.08px;}
#tv_1869{left:111px;bottom:794px;letter-spacing:-0.92px;}
#tw_1869{left:145px;bottom:794px;letter-spacing:0.13px;}
#tx_1869{left:277px;bottom:803px;letter-spacing:0.13px;word-spacing:-0.06px;}
#ty_1869{left:277px;bottom:785px;letter-spacing:0.02px;word-spacing:0.08px;}
#tz_1869{left:111px;bottom:761px;letter-spacing:0.19px;}
#t10_1869{left:150px;bottom:761px;}
#t11_1869{left:277px;bottom:761px;letter-spacing:0.14px;}
#t12_1869{left:115px;bottom:727px;}
#t13_1869{left:145px;bottom:727px;letter-spacing:0.17px;}
#t14_1869{left:277px;bottom:736px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t15_1869{left:277px;bottom:718px;letter-spacing:0.11px;word-spacing:-0.11px;}
#t16_1869{left:115px;bottom:693px;}
#t17_1869{left:145px;bottom:693px;letter-spacing:0.19px;}
#t18_1869{left:277px;bottom:693px;letter-spacing:0.13px;word-spacing:-0.12px;}
#t19_1869{left:115px;bottom:669px;}
#t1a_1869{left:145px;bottom:669px;letter-spacing:0.2px;}
#t1b_1869{left:277px;bottom:669px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t1c_1869{left:115px;bottom:626px;}
#t1d_1869{left:145px;bottom:626px;letter-spacing:-0.39px;}
#t1e_1869{left:277px;bottom:644px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_1869{left:277px;bottom:626px;letter-spacing:0.12px;}
#t1g_1869{left:277px;bottom:608px;letter-spacing:0.09px;word-spacing:-0.13px;}
#t1h_1869{left:115px;bottom:565px;}
#t1i_1869{left:145px;bottom:565px;letter-spacing:0.21px;}
#t1j_1869{left:277px;bottom:583px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1k_1869{left:277px;bottom:565px;letter-spacing:0.13px;word-spacing:-0.25px;}
#t1l_1869{left:277px;bottom:547px;letter-spacing:0.07px;word-spacing:0.05px;}
#t1m_1869{left:115px;bottom:513px;}
#t1n_1869{left:145px;bottom:513px;letter-spacing:0.19px;}
#t1o_1869{left:277px;bottom:522px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1p_1869{left:277px;bottom:504px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1q_1869{left:115px;bottom:479px;}
#t1r_1869{left:145px;bottom:479px;letter-spacing:0.17px;}
#t1s_1869{left:277px;bottom:479px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t1t_1869{left:115px;bottom:446px;}
#t1u_1869{left:145px;bottom:446px;letter-spacing:0.16px;}
#t1v_1869{left:277px;bottom:455px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t1w_1869{left:277px;bottom:437px;letter-spacing:0.15px;}
#t1x_1869{left:115px;bottom:394px;}
#t1y_1869{left:145px;bottom:394px;letter-spacing:0.2px;}
#t1z_1869{left:277px;bottom:412px;letter-spacing:0.12px;word-spacing:0.02px;}
#t20_1869{left:277px;bottom:394px;letter-spacing:0.09px;word-spacing:0.02px;}
#t21_1869{left:277px;bottom:376px;letter-spacing:0.07px;word-spacing:-0.07px;}
#t22_1869{left:115px;bottom:342px;}
#t23_1869{left:145px;bottom:342px;letter-spacing:0.19px;}
#t24_1869{left:277px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t25_1869{left:277px;bottom:333px;letter-spacing:0.02px;word-spacing:0.08px;}
#t26_1869{left:99px;bottom:230px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t27_1869{left:105px;bottom:1036px;letter-spacing:0.16px;}
#t28_1869{left:145px;bottom:1036px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t29_1869{left:277px;bottom:1036px;letter-spacing:0.14px;}
#t2a_1869{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1869{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1869{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_1869{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1869{font-size:15px;font-family:Arial_61s;color:#000;}
.s5_1869{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_1869{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s7_1869{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1869" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1869Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1869" style="-webkit-user-select: none;"><object width="935" height="1210" data="1869/1869.svg" type="image/svg+xml" id="pdf1869" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1869" class="t s1_1869">602 </span><span id="t2_1869" class="t s1_1869">Obtaining Processor Information Via the CPUID Instruction </span>
<span id="t3_1869" class="t s1_1869">AMD64 Technology </span><span id="t4_1869" class="t s1_1869">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1869" class="t s2_1869">E.3.3 </span><span id="t6_1869" class="t s2_1869">Functions 2h–4h—Reserved </span>
<span id="t7_1869" class="t s3_1869">These function numbers are reserved. </span>
<span id="t8_1869" class="t s4_1869">18 </span><span id="t9_1869" class="t s4_1869">— </span><span id="ta_1869" class="t s4_1869">Reserved </span>
<span id="tb_1869" class="t s4_1869">17 </span><span id="tc_1869" class="t s4_1869">PSE36 </span>
<span id="td_1869" class="t s4_1869">Page-size extensions. The PDE[20:13] supplies physical address [39:32]. See </span>
<span id="te_1869" class="t s4_1869">“Page Translation and Protection” in APM Volume 2. </span>
<span id="tf_1869" class="t s4_1869">16 </span><span id="tg_1869" class="t s4_1869">PAT </span><span id="th_1869" class="t s4_1869">Page attribute table. See “Page-Attribute Table Mechanism” in APM Volume 2. </span>
<span id="ti_1869" class="t s4_1869">15 </span><span id="tj_1869" class="t s4_1869">CMOV </span><span id="tk_1869" class="t s4_1869">Conditional move instructions. See “CMOV”, “FCMOV” in APM Volume 3. </span>
<span id="tl_1869" class="t s4_1869">14 </span><span id="tm_1869" class="t s4_1869">MCA </span><span id="tn_1869" class="t s4_1869">Machine check architecture. See “Machine Check Mechanism” in APM Volume 2. </span>
<span id="to_1869" class="t s4_1869">13 </span><span id="tp_1869" class="t s4_1869">PGE </span><span id="tq_1869" class="t s4_1869">Page global extension. See “Page Translation and Protection” in APM Volume 2. </span>
<span id="tr_1869" class="t s4_1869">12 </span><span id="ts_1869" class="t s4_1869">MTRR </span>
<span id="tt_1869" class="t s4_1869">Memory-type range registers. See “Page Translation and Protection” in APM </span>
<span id="tu_1869" class="t s4_1869">Volume 2. </span>
<span id="tv_1869" class="t s4_1869">11 </span><span id="tw_1869" class="t s4_1869">SysEnterSysExit </span>
<span id="tx_1869" class="t s4_1869">SYSENTER and SYSEXIT instructions. See “SYSENTER”, “SYSEXIT” in APM </span>
<span id="ty_1869" class="t s4_1869">Volume 3. </span>
<span id="tz_1869" class="t s4_1869">10 </span><span id="t10_1869" class="t s4_1869">— </span><span id="t11_1869" class="t s4_1869">Reserved </span>
<span id="t12_1869" class="t s4_1869">9 </span><span id="t13_1869" class="t s4_1869">APIC </span>
<span id="t14_1869" class="t s4_1869">Advanced programmable interrupt controller. Indicates APIC exists and is enabled. </span>
<span id="t15_1869" class="t s4_1869">See “Exceptions and Interrupts” in APM Volume 2. </span>
<span id="t16_1869" class="t s4_1869">8 </span><span id="t17_1869" class="t s4_1869">CMPXCHG8B </span><span id="t18_1869" class="t s4_1869">CMPXCHG8B instruction. See “CMPXCHG8B” in APM Volume 3. </span>
<span id="t19_1869" class="t s4_1869">7 </span><span id="t1a_1869" class="t s4_1869">MCE </span><span id="t1b_1869" class="t s4_1869">Machine check exception. See “Machine Check Mechanism” in APM Volume 2. </span>
<span id="t1c_1869" class="t s4_1869">6 </span><span id="t1d_1869" class="t s4_1869">PAE </span>
<span id="t1e_1869" class="t s4_1869">Physical-address extensions. Indicates support for physical addresses ³ 32b. </span>
<span id="t1f_1869" class="t s4_1869">Number of physical address bits above 32b is implementation specific. See “Page </span>
<span id="t1g_1869" class="t s4_1869">Translation and Protection” in APM Volume 2. </span>
<span id="t1h_1869" class="t s4_1869">5 </span><span id="t1i_1869" class="t s4_1869">MSR </span>
<span id="t1j_1869" class="t s4_1869">AMD model-specific registers. Indicates support for AMD model-specific registers </span>
<span id="t1k_1869" class="t s4_1869">(MSRs), with RDMSR and WRMSR instructions. See “Model Specific Registers” in </span>
<span id="t1l_1869" class="t s4_1869">APM Volume 2. </span>
<span id="t1m_1869" class="t s4_1869">4 </span><span id="t1n_1869" class="t s4_1869">TSC </span>
<span id="t1o_1869" class="t s4_1869">Time stamp counter. RDTSC and RDTSCP instruction support. See “Debug and </span>
<span id="t1p_1869" class="t s4_1869">Performance Resources” in APM Volume 2. </span>
<span id="t1q_1869" class="t s4_1869">3 </span><span id="t1r_1869" class="t s4_1869">PSE </span><span id="t1s_1869" class="t s4_1869">Page-size extensions. See “Page Translation and Protection” in APM Volume 2. </span>
<span id="t1t_1869" class="t s4_1869">2 </span><span id="t1u_1869" class="t s4_1869">DE </span>
<span id="t1v_1869" class="t s4_1869">Debugging extensions. See “Debug and Performance Resources” in APM Volume </span>
<span id="t1w_1869" class="t s4_1869">2. </span>
<span id="t1x_1869" class="t s4_1869">1 </span><span id="t1y_1869" class="t s4_1869">VME </span>
<span id="t1z_1869" class="t s4_1869">Virtual-mode enhancements. CR4.VME, CR4.PVI, software interrupt indirection, </span>
<span id="t20_1869" class="t s4_1869">expansion of the TSS with the software, indirection bitmap, EFLAGS.VIF, </span>
<span id="t21_1869" class="t s4_1869">EFLAGS.VIP. See “System Resources” in APM Volume 2. </span>
<span id="t22_1869" class="t s4_1869">0 </span><span id="t23_1869" class="t s4_1869">FPU </span>
<span id="t24_1869" class="t s4_1869">x87 floating point unit on-chip. See “x87 Floating Point Programming” in APM </span>
<span id="t25_1869" class="t s4_1869">Volume 1. </span>
<span id="t26_1869" class="t s5_1869">CPUID Fn0000_000[4:2] Reserved </span>
<span id="t27_1869" class="t s6_1869">Bits </span><span id="t28_1869" class="t s6_1869">Field Name </span><span id="t29_1869" class="t s6_1869">Description </span>
<span id="t2a_1869" class="t s7_1869">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
