// Seed: 350514622
module module_0;
  wand id_2;
  reg  id_3;
  always @(posedge 1)
    if (id_1) begin
      $display(id_1, 'd0);
      #(1) id_2 = 1;
      $display;
      if (id_2 | id_2 + 1 > 1 & id_2) id_3 <= id_3;
      else disable id_4;
      id_4 <= 1;
    end
  tri1 id_5;
  assign id_5 = {1{id_2}};
  wor  id_6 = id_6 == id_2;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1
);
  assign id_3 = id_3;
  supply0 id_4;
  module_0();
  wire id_5;
  assign id_4 = !id_4;
endmodule
