Test case 678

Optimisations:
  Iverilog: 
  Verilator: -fno-const -O3
  CXXRTL: -O2
  CXXSLG: -O4
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = dc2afdc4
  clk = 0
  inj_in_data_1755349247825_180 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=11000100000000000010101011011100
    Iverilog=11000100111111010010101011011100
    CXXRTL=11000100111111010010101011011100
    CXXSLG=11000100111111010010101011011100
    CXXSLG_SV2V=11000100111111010010101011011100
    Xcelium=11000100111111010010101011011100
