<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: 構成メンバ - 変数</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li class="current"><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions.html"><span>全て</span></a></li>
      <li><a href="functions_func.html"><span>関数</span></a></li>
      <li class="current"><a href="functions_vars.html"><span>変数</span></a></li>
      <li><a href="functions_type.html"><span>型定義</span></a></li>
      <li><a href="functions_enum.html"><span>列挙型</span></a></li>
      <li><a href="functions_eval.html"><span>列挙型の値</span></a></li>
      <li><a href="functions_prop.html"><span>プロパティ</span></a></li>
      <li><a href="functions_rela.html"><span>関連する関数</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions_vars.html#index__"><span>_</span></a></li>
      <li><a href="functions_vars_0x61.html#index_a"><span>a</span></a></li>
      <li><a href="functions_vars_0x62.html#index_b"><span>b</span></a></li>
      <li><a href="functions_vars_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="functions_vars_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="functions_vars_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="functions_vars_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="functions_vars_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="functions_vars_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="functions_vars_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="functions_vars_0x6a.html#index_j"><span>j</span></a></li>
      <li><a href="functions_vars_0x6b.html#index_k"><span>k</span></a></li>
      <li><a href="functions_vars_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="functions_vars_0x6d.html#index_m"><span>m</span></a></li>
      <li class="current"><a href="functions_vars_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="functions_vars_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="functions_vars_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="functions_vars_0x71.html#index_q"><span>q</span></a></li>
      <li><a href="functions_vars_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="functions_vars_0x73.html#index_s"><span>s</span></a></li>
      <li><a href="functions_vars_0x74.html#index_t"><span>t</span></a></li>
      <li><a href="functions_vars_0x75.html#index_u"><span>u</span></a></li>
      <li><a href="functions_vars_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="functions_vars_0x77.html#index_w"><span>w</span></a></li>
      <li><a href="functions_vars_0x78.html#index_x"><span>x</span></a></li>
      <li><a href="functions_vars_0x79.html#index_y"><span>y</span></a></li>
      <li><a href="functions_vars_0x7a.html#index_z"><span>z</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
&nbsp;

<h3><a class="anchor" id="index_n">- n -</a></h3><ul>
<li>N
: <a class="el" href="structArmISA_1_1TlbEntry.html#a77200420e0e4a3db85d736b7a0b91f64">TlbEntry</a>
, <a class="el" href="classRandom.html#ab2b6b0c222cd1ce70d6a831f57241e59">Random</a>
</li>
<li>n_committed_dist
: <a class="el" href="classBackEnd.html#adef6c140c8c63175c52b3bc6501f9d1c">BackEnd&lt; Impl &gt;</a>
</li>
<li>n_issued_dist
: <a class="el" href="classBackEnd.html#aef7967289461e66d515723da65e1f9f7">BackEnd&lt; Impl &gt;</a>
</li>
<li>name
: <a class="el" href="classmicro__asm_1_1Label.html#ab74e6bf80237ddc4109968cedc58c151">Label</a>
, <a class="el" href="structStats_1_1SparseHistPrint.html#a8ccf841cb59e451791bcb2e1ac4f1edc">SparseHistPrint</a>
, <a class="el" href="structVncServer_1_1ServerInitMsg.html#ab2726dd451e7676f553e96d5620bdfe3">ServerInitMsg</a>
, <a class="el" href="classmicro__asm_1_1Directive.html#ab74e6bf80237ddc4109968cedc58c151">Directive</a>
, <a class="el" href="classFuncUnit.html#a9b45b3e13bd9167aab02e17e08916231">FuncUnit</a>
, <a class="el" href="structArmKvmCPU_1_1KvmIntRegInfo.html#a8f8f80d37794cde9472343e4487ba3eb">KvmIntRegInfo</a>
, <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a4d488474632193509a5a7521b4cf58f4">FaultVals</a>
, <a class="el" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#a8f8f80d37794cde9472343e4487ba3eb">KvmCoreMiscRegInfo</a>
, <a class="el" href="structSinic_1_1Regs_1_1Info.html#a8f8f80d37794cde9472343e4487ba3eb">Info</a>
, <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#a4d488474632193509a5a7521b4cf58f4">FaultVals</a>
, <a class="el" href="classm5_1_1params_1_1PortRef.html#ab74e6bf80237ddc4109968cedc58c151">PortRef</a>
, <a class="el" href="classm5_1_1params_1_1VectorPortRef.html#ab74e6bf80237ddc4109968cedc58c151">VectorPortRef</a>
, <a class="el" href="classmicro__asm_1_1Micro__Container.html#ab74e6bf80237ddc4109968cedc58c151">Micro_Container</a>
, <a class="el" href="classStats_1_1Info.html#a9b45b3e13bd9167aab02e17e08916231">Info</a>
, <a class="el" href="classm5_1_1util_1_1jobfile_1_1Data.html#ab74e6bf80237ddc4109968cedc58c151">Data</a>
, <a class="el" href="classm5_1_1util_1_1jobfile_1_1Job.html#ab74e6bf80237ddc4109968cedc58c151">Job</a>
, <a class="el" href="structStats_1_1ScalarPrint.html#a8ccf841cb59e451791bcb2e1ac4f1edc">ScalarPrint</a>
, <a class="el" href="classProbePoint.html#ac673bc430bdc3fdaa09f7becf98ef267">ProbePoint</a>
, <a class="el" href="classSyscallDesc.html#a8f8f80d37794cde9472343e4487ba3eb">SyscallDesc</a>
, <a class="el" href="classmicro__asm_1_1Rom__Macroop.html#ab74e6bf80237ddc4109968cedc58c151">Rom_Macroop</a>
, <a class="el" href="structStats_1_1VectorPrint.html#a8ccf841cb59e451791bcb2e1ac4f1edc">VectorPrint</a>
, <a class="el" href="structStats_1_1DistPrint.html#a8ccf841cb59e451791bcb2e1ac4f1edc">DistPrint</a>
</li>
<li>name_off
: <a class="el" href="classX86ISA_1_1ProcessInfo.html#aaffc7baa14183a2f0faa8d8d51d0889b">ProcessInfo</a>
</li>
<li>namelen
: <a class="el" href="structVncServer_1_1ServerInitMsg.html#a60a1b79d3f807e575fa2073abc688d7f">ServerInitMsg</a>
</li>
<li>namespace
: <a class="el" href="classisa__parser_1_1ISAParser.html#ac81e8ddb117887e9a7851c86e4e56b58">ISAParser</a>
</li>
<li>native_listener
: <a class="el" href="classTrace_1_1NativeTrace.html#a4957ac3d974f1eb7680753acb7741ff5">NativeTrace</a>
</li>
<li>nbrOfBanksDRAM
: <a class="el" href="classDramGen.html#aad527c6f300f25a1ee8484deaba3d63c">DramGen</a>
</li>
<li>nbrOfBanksUtil
: <a class="el" href="classDramGen.html#ad0a8571226776987fe09f08baf268a06">DramGen</a>
</li>
<li>nbrOutstandingReads
: <a class="el" href="classDRAMSim2.html#a75a96fd06206c4a8580628497ad694df">DRAMSim2</a>
</li>
<li>nbrOutstandingWrites
: <a class="el" href="classDRAMSim2.html#ae13aa3a1980dc05e181f85d7304baa82">DRAMSim2</a>
</li>
<li>nCommittedDist
: <a class="el" href="classLWBackEnd.html#a95950b28aceca73a1f17427dd767552d">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>ncpus
: <a class="el" href="structTru64_1_1cpu__info.html#a6748c01687174bb54946596a156269ba">cpu_info</a>
</li>
<li>needsExclusive
: <a class="el" href="classMSHR_1_1TargetList.html#a546082d646a7cf9bda71269184b937b9">TargetList</a>
</li>
<li>needsTSO
: <a class="el" href="classLSQUnit.html#abef3db582145f640478056f8413a03e3">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classO3CPU_1_1DerivO3CPU.html#a0a878d111d7f807d12573f1d0305f7cc">DerivO3CPU</a>
</li>
<li>neitherReadNorWrite
: <a class="el" href="classDRAMCtrl.html#a10a3647b9ff175594214578eece1e1f7">DRAMCtrl</a>
</li>
<li>netifs
: <a class="el" href="classNetwork_1_1RubyNetwork.html#a6affed49d5dbca8d315c82b3a02c588e">RubyNetwork</a>
</li>
<li>netmask
: <a class="el" href="classm5_1_1params_1_1IpNetmask.html#a359f0484d4ac0d41935005644fe6c8b4">IpNetmask</a>
</li>
<li>network_links
: <a class="el" href="classGarnetLink__d_1_1GarnetIntLink__d.html#a8bbf0848b3bec491562615b151d5c318">GarnetIntLink_d</a>
, <a class="el" href="classGarnetLink__d_1_1GarnetExtLink__d.html#a8bbf0848b3bec491562615b151d5c318">GarnetExtLink_d</a>
, <a class="el" href="classGarnetLink_1_1GarnetIntLink.html#a8bbf0848b3bec491562615b151d5c318">GarnetIntLink</a>
, <a class="el" href="classGarnetLink_1_1GarnetExtLink.html#a8bbf0848b3bec491562615b151d5c318">GarnetExtLink</a>
</li>
<li>networktest
: <a class="el" href="classNetworkTest_1_1CpuPort.html#a72fd9e77dfa99f96f0972fe6c91e4543">CpuPort</a>
</li>
<li>new_cycle_count
: <a class="el" href="structSharedData.html#a84bfd8e4b6678ae5e497cef8ba9e6cc2">SharedData</a>
</li>
<li>new_eq
: <a class="el" href="classEventQueue_1_1ScopedMigration.html#acffe9fa404c2dfbf6b44e3878126d16e">ScopedMigration</a>
</li>
<li>new_instruction
: <a class="el" href="structSharedData.html#a111492c5c14309cc0e225a8141d2bd10">SharedData</a>
</li>
<li>new_pc
: <a class="el" href="structSharedData.html#a1877cfba8eb1f4df381602e16709e254">SharedData</a>
</li>
<li>newInfoSet
: <a class="el" href="classAlphaISA_1_1Interrupts.html#af2d03360eddc7a37308f528ec004d1aa">Interrupts</a>
</li>
<li>newIpl
: <a class="el" href="classAlphaISA_1_1Interrupts.html#a1de149de9a59d4b8291c2aa655119825">Interrupts</a>
</li>
<li>newPCState
: <a class="el" href="classCheckerCPU.html#a0881ee85f2e8edfb21d616268ddbc181">CheckerCPU</a>
</li>
<li>newPhysReg
: <a class="el" href="structDefaultRename_1_1RenameHistory.html#affb5690b8bee99a204256e0b772f51ac">RenameHistory</a>
</li>
<li>newState
: <a class="el" href="structTrace_1_1ArmNativeTrace_1_1ThreadState.html#a64ef97177e1f16a7092ec9e357632722">ThreadState</a>
</li>
<li>newSummary
: <a class="el" href="classAlphaISA_1_1Interrupts.html#ad13b7544dc5de8549f52b32df52e0d72">Interrupts</a>
</li>
<li>next
: <a class="el" href="classDependencyEntry.html#a8e52e096475018c4b11a52dc63a23a02">DependencyEntry&lt; DynInstPtr &gt;</a>
, <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a38e8ae2ab3e2b2039f76c6780c67449c">DmaDesc</a>
, <a class="el" href="structPMCAP.html#a8bb6f66c6230d47ae653bb69bad27694">PMCAP</a>
, <a class="el" href="structMSICAP.html#a8bb6f66c6230d47ae653bb69bad27694">MSICAP</a>
, <a class="el" href="structMSIXCAP.html#a8bb6f66c6230d47ae653bb69bad27694">MSIXCAP</a>
, <a class="el" href="structPXCAP.html#a8bb6f66c6230d47ae653bb69bad27694">PXCAP</a>
, <a class="el" href="classFALRUBlk.html#a6052859e7b0dcb984d30d81644b0b0bc">FALRUBlk</a>
</li>
<li>next_state
: <a class="el" href="classslicc_1_1ast_1_1TransitionDeclAST_1_1TransitionDeclAST.html#a677bf607ba7e177c026a1c8eb292d293">TransitionDeclAST</a>
</li>
<li>next_thread_stack_base
: <a class="el" href="classProcess.html#a55a3705006af6c58cba9f9a23ba89864">Process</a>
</li>
<li>nextAddr
: <a class="el" href="classChunkGenerator.html#a76968ef2ad8d208fe33cfb493986e85a">ChunkGenerator</a>
, <a class="el" href="classLinearGen.html#a76968ef2ad8d208fe33cfb493986e85a">LinearGen</a>
</li>
<li>nextBin
: <a class="el" href="classEvent.html#a31312157f348cb35f2532b4caa29f7f1">Event</a>
</li>
<li>nextBkpt
: <a class="el" href="classSparcISA_1_1RemoteGDB.html#a48116c182f6c43f3f31861355f288231">RemoteGDB</a>
</li>
<li>nextElement
: <a class="el" href="classTraceGen.html#af75daad6a6b104153bcfc8b0b9738fc1">TraceGen</a>
</li>
<li>nextInBin
: <a class="el" href="classEvent.html#a825f3555ba76a30dca432425e0901143">Event</a>
</li>
<li>nextMode
: <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a2c7f4a024af107179bac9ac9100058b9">FaultVals</a>
</li>
<li>nextPacketTick
: <a class="el" href="classTrafficGen.html#a52d98e2f5ed0bf508db823995ad4940f">TrafficGen</a>
</li>
<li>nextPC
: <a class="el" href="structTimeBufStruct_1_1decodeComm.html#aef3ad01245ca343e181967f07b45d64f">decodeComm</a>
, <a class="el" href="classFrontEnd.html#a3bda64c96331af0ad914c5873b7074b5">FrontEnd&lt; Impl &gt;</a>
, <a class="el" href="structNullPredictor_1_1BPredInfo.html#a3bda64c96331af0ad914c5873b7074b5">BPredInfo</a>
, <a class="el" href="structOzoneThreadState.html#a3bda64c96331af0ad914c5873b7074b5">OzoneThreadState&lt; Impl &gt;</a>
</li>
<li>nextPID
: <a class="el" href="classSystem.html#a940df2387a1775c99f43e7e189a8c0fa">System</a>
</li>
<li>nextPrivilegeLevel
: <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#a00339c2f17b3e6475516621e3497bbd2">FaultVals</a>
</li>
<li>nextProgressMessage
: <a class="el" href="classMemTest.html#a58289da8d79ce7d01b5649b56bf49883">MemTest</a>
</li>
<li>nextReqEvent
: <a class="el" href="classDRAMCtrl.html#a6f6c894e157329404d6b23503c4fa62e">DRAMCtrl</a>
</li>
<li>nextReqTime
: <a class="el" href="classDRAMCtrl.html#a61a2436b0d2ca4872e69f76fecaeca7f">DRAMCtrl</a>
</li>
<li>nextStage
: <a class="el" href="classInOrderDynInst.html#a73684821fd51938d851381ec91349774">InOrderDynInst</a>
, <a class="el" href="classPipelineStage.html#a7a06bbc61668c11d11fde945df559f55">PipelineStage</a>
</li>
<li>nextStageQueue
: <a class="el" href="classPipelineStage.html#aa6321826776981dc0e21fbdeefe52016">PipelineStage</a>
</li>
<li>nextStageValid
: <a class="el" href="classPipelineStage.html#a74cfb32df253cbcbf5d70e6523492d2d">PipelineStage</a>
</li>
<li>nextState
: <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#a02eca985bd74ea3c516fd47e6f1a7a0d">WalkerState</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#ab24b7ded83b7736b1f4f707b95109e5d">CopyEngineChannel</a>
, <a class="el" href="classslicc_1_1symbols_1_1Transition_1_1Transition.html#ab560d56a80567daae1848f9feaf1de40">Transition</a>
</li>
<li>nextTaskPriority
: <a class="el" href="classInOrderCPU_1_1StageScheduler.html#aa5a8d1ca67045a36a1f1417dc12415ae">StageScheduler</a>
</li>
<li>nextTransitionTick
: <a class="el" href="classTrafficGen.html#aaa2a440da39850c0d2d678fd2ee844af">TrafficGen</a>
</li>
<li>nextVCPUID
: <a class="el" href="classKvmVM.html#a1739363b740f33ceef9f8187dd2078f1">KvmVM</a>
</li>
<li>nfed
: <a class="el" href="structPXCAP.html#a37cd76a12dcef67b2b912e7e6c2a56a1">PXCAP</a>
</li>
<li>nfere
: <a class="el" href="structPXCAP.html#aecc832ea5560f7f4a7f0ca95a6a107d0">PXCAP</a>
</li>
<li>ni_flit_size
: <a class="el" href="classBaseGarnetNetwork_1_1BaseGarnetNetwork.html#a0b76d8599630f795ff97703fe84ff7d9">BaseGarnetNetwork</a>
</li>
<li>nIENBit
: <a class="el" href="classIdeDisk.html#ad58649fd94c5f762267f1d7bf682f6ca">IdeDisk</a>
</li>
<li>nIssuedDist
: <a class="el" href="classLWBackEnd.html#a63ce9344b46599ab3db4eb196ee89799">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>nls
: <a class="el" href="classGarnetLink__d_1_1GarnetIntLink__d.html#af11789bfc44615f3244deb3cf6054da9">GarnetIntLink_d</a>
, <a class="el" href="classGarnetLink__d_1_1GarnetExtLink__d.html#af11789bfc44615f3244deb3cf6054da9">GarnetExtLink_d</a>
, <a class="el" href="classGarnetLink_1_1GarnetIntLink.html#af11789bfc44615f3244deb3cf6054da9">GarnetIntLink</a>
, <a class="el" href="classGarnetLink_1_1GarnetExtLink.html#af11789bfc44615f3244deb3cf6054da9">GarnetExtLink</a>
</li>
<li>nlu
: <a class="el" href="classAlphaISA_1_1TLB.html#a4a3ee7780f871ead437ece349ddc2147">TLB</a>
</li>
<li>nlw
: <a class="el" href="structPXCAP.html#aac5b62bea7f56021598824cd37da8e63">PXCAP</a>
</li>
<li>nmiVector
: <a class="el" href="classX86ISA_1_1Interrupts.html#acc5de6934d3b5e99ddfa33038bedc24a">Interrupts</a>
</li>
<li>nmrr
: <a class="el" href="classArmISA_1_1TLB.html#a763ad3cda6c2782d46835a3b2c4b5515">TLB</a>
</li>
<li>NN_CONFIG_MASK
: <a class="el" href="classPl390.html#a7595fc36770609b9fef1a639ce0b3c84">Pl390</a>
</li>
<li>NO_ACCESS
: <a class="el" href="classRequest.html#ab305c2952b5ae966870f325f2bef006c">Request</a>
</li>
<li>no_mem_vec
: <a class="el" href="classRubySystem_1_1RubySystem.html#a3054467f348a319c6456cfb441f1e10c">RubySystem</a>
</li>
<li>NO_ROW
: <a class="el" href="classDRAMCtrl_1_1Bank.html#a4c1f8277dd32c2b530a7acc4969310f1">Bank</a>
</li>
<li>no_warning
: <a class="el" href="classslicc_1_1util_1_1Location.html#a38c7630257a6dd9fb890c668ff728264">Location</a>
</li>
<li>NoCommand
: <a class="el" href="classX86ISA_1_1PS2Device.html#afa7b02fd8bda5e1de413e0b8776294ad">PS2Device</a>
, <a class="el" href="classX86ISA_1_1I8042.html#afa7b02fd8bda5e1de413e0b8776294ad">I8042</a>
</li>
<li>node
: <a class="el" href="classStats_1_1Temp.html#af543614539e0077318342ca740f88513">Temp</a>
</li>
<li>node_a
: <a class="el" href="classBasicLink_1_1BasicIntLink.html#ac6e1b551c7101b4055dd84baacf1366b">BasicIntLink</a>
</li>
<li>node_b
: <a class="el" href="classBasicLink_1_1BasicIntLink.html#a889e9decbcff3aac7e218b6a38b0854b">BasicIntLink</a>
</li>
<li>nodename
: <a class="el" href="structLinux_1_1utsname.html#a3e8872e682806e061de2b1ee07bc75f3">utsname</a>
</li>
<li>nodesRemoved
: <a class="el" href="classDependencyGraph.html#ad997769c2f059584b9ffb4a2e118207b">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>nodesTraversed
: <a class="el" href="classDependencyGraph.html#a3872e5bf089b4615d62a04b097795a6e">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>nonCacheable
: <a class="el" href="structArmISA_1_1TlbEntry.html#a4f3ea4eb06b83de0e16cc771374db506">TlbEntry</a>
</li>
<li>nonSpec
: <a class="el" href="classBackEnd_1_1InstQueue.html#ad94e34caaaf370c845966bd354354136">InstQueue</a>
</li>
<li>nonSpecInstActive
: <a class="el" href="classInOrderCPU.html#aae470a34ceb26576a60c1e6ed0d6e2e4">InOrderCPU</a>
, <a class="el" href="classGraduationUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">GraduationUnit</a>
, <a class="el" href="classMemDepUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="classUseDefUnit.html#aa27d1c9b589af0c77a81c490021c7dcb">UseDefUnit</a>
</li>
<li>nonSpecInsts
: <a class="el" href="classInstructionQueue.html#ac0ba4d07026aaf6386c001a68d059cbf">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#ac0ba4d07026aaf6386c001a68d059cbf">InstQueue&lt; Impl &gt;</a>
</li>
<li>nonSpecSeqNum
: <a class="el" href="classInOrderCPU.html#a4ae669709931556f7ab17a0380eed72c">InOrderCPU</a>
, <a class="el" href="classGraduationUnit.html#a899b1bc10d38a0f725495bf2108479a3">GraduationUnit</a>
, <a class="el" href="classMemDepUnit.html#a899b1bc10d38a0f725495bf2108479a3">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="classUseDefUnit.html#a899b1bc10d38a0f725495bf2108479a3">UseDefUnit</a>
, <a class="el" href="structTimeBufStruct_1_1commitComm.html#a2109aaf648ce5c87f53ac688b4e51db1">commitComm</a>
, <a class="el" href="structOzoneCPU_1_1CommStruct.html#a2109aaf648ce5c87f53ac688b4e51db1">CommStruct&lt; Impl &gt;</a>
</li>
<li>nonunit_filter
: <a class="el" href="classRubyPrefetcher_1_1Prefetcher.html#aab2387f276e44f6e43f11aacec71a559">Prefetcher</a>
</li>
<li>noResponseCycles
: <a class="el" href="classMemTest.html#abd244ba570b7767d45bbc8400f11cb63">MemTest</a>
, <a class="el" href="classNetworkTest.html#abd244ba570b7767d45bbc8400f11cb63">NetworkTest</a>
</li>
<li>noSquashFromTC
: <a class="el" href="classInOrderThreadState.html#afdfc33b720511483d84f7098ab6ba075">InOrderThreadState</a>
, <a class="el" href="structO3ThreadState.html#afdfc33b720511483d84f7098ab6ba075">O3ThreadState&lt; Impl &gt;</a>
, <a class="el" href="structOzoneThreadState.html#afdfc33b720511483d84f7098ab6ba075">OzoneThreadState&lt; Impl &gt;</a>
</li>
<li>noTargetMSHR
: <a class="el" href="classBaseCache.html#ae429d09cb5301f34a7eb7e6c765d4441">BaseCache</a>
</li>
<li>notIdleFraction
: <a class="el" href="classOzoneCPU.html#a40be38a691cf502b6ba46aaefd86dc77">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">BaseSimpleCPU</a>
</li>
<li>notTakenBkpt
: <a class="el" href="classAlphaISA_1_1RemoteGDB.html#ae1a0a563a724aaffa8ae5b4095957aa4">RemoteGDB</a>
</li>
<li>noWB
: <a class="el" href="classLSQUnit_1_1LSQSenderState.html#aee33f1eef98f14502c88334f70e6c03d">LSQSenderState</a>
</li>
<li>NPIE
: <a class="el" href="classVGic.html#aa24f9f3124265bcdf1cea24165b2b0b9">VGic</a>
</li>
<li>nprpr
: <a class="el" href="structPXCAP.html#a0d42f7e5a1b9fb808f7e43465ddc10bf">PXCAP</a>
</li>
<li>nres_error_head
: <a class="el" href="classSparcISA_1_1ISA.html#a821c065349acec659246d605e9677a19">ISA</a>
</li>
<li>nres_error_tail
: <a class="el" href="classSparcISA_1_1ISA.html#a6067e91b1e4fa5d14b645f673b8052d3">ISA</a>
</li>
<li>ns
: <a class="el" href="structArmISA_1_1TlbEntry.html#aa3ca0c504f321d3657985faf35740bbe">TlbEntry</a>
</li>
<li>NSEC_PER_MSEC
: <a class="el" href="classTime.html#a834c9f01d049ca7566760e3e176bebd3">Time</a>
</li>
<li>NSEC_PER_SEC
: <a class="el" href="classTime.html#acf39b97318b2d461688089128187619b">Time</a>
</li>
<li>NSEC_PER_USEC
: <a class="el" href="classTime.html#a96e26292451055de6e9acb621fe78dfc">Time</a>
</li>
<li>nsfrst
: <a class="el" href="structPMCAP.html#aae0b62284fee5304d348cd5737aac166">PMCAP</a>
</li>
<li>nState
: <a class="el" href="classTrace_1_1ArmNativeTrace.html#a9b1e159170b558aeaa3694f2183d4d68">ArmNativeTrace</a>
, <a class="el" href="classTrace_1_1X86NativeTrace.html#a9b1e159170b558aeaa3694f2183d4d68">X86NativeTrace</a>
</li>
<li>nstid
: <a class="el" href="structArmISA_1_1TlbEntry.html#ac54510c3105727d94588b3fdb109ab42">TlbEntry</a>
</li>
<li>null
: <a class="el" href="classAbstractMemory_1_1AbstractMemory.html#ab4d728107c8135f96ef3cb8c84621e90">AbstractMemory</a>
</li>
<li>nullEvent
: <a class="el" href="classIGbE_1_1TxDescCache.html#adc0e7fe81737dc40daddf8391bffae79">TxDescCache</a>
</li>
<li>nullStaticInstPtr
: <a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst</a>
</li>
<li>num
: <a class="el" href="structX86ISA_1_1ExtMachInst.html#abea371f9030e15a5d2a4c181576833d8">ExtMachInst</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#a41ddefd3473727cad32a9767c10faed8">Counter</a>
, <a class="el" href="structMachineID.html#a94f95f94fc2a995609dafb041ae268ad">MachineID</a>
</li>
<li>num_cpus
: <a class="el" href="classRubyDirectedTester_1_1DirectedGenerator.html#ab0bd6c2c9c8cc012f980111834ffc3a9">DirectedGenerator</a>
, <a class="el" href="classRubyTester_1_1RubyTester.html#ab0bd6c2c9c8cc012f980111834ffc3a9">RubyTester</a>
</li>
<li>num_encodings
: <a class="el" href="structVncInput_1_1PixelEncodingsMessage.html#a52e91b058e818ea1aee27b39bd497969">PixelEncodingsMessage</a>
</li>
<li>num_fds
: <a class="el" href="classPollQueue.html#a87fdf770430098f0bf2a4e540804aaf2">PollQueue</a>
</li>
<li>NUM_LR
: <a class="el" href="classVGic.html#a4729ce082ccbd9fef9a9131c6b194204">VGic</a>
</li>
<li>Num_Mach_Syscall_Descs
: <a class="el" href="classAlphaISA_1_1AlphaTru64Process.html#a268ff6f294759681a7cbaa847d129e15">AlphaTru64Process</a>
</li>
<li>num_memories
: <a class="el" href="classNetworkTest_1_1NetworkTest.html#ab844715b7a1585b16c9c91cb4dfda459">NetworkTest</a>
</li>
<li>num_of_sequencers
: <a class="el" href="classRubySystem_1_1RubySystem.html#af8a467f812c4e782637454bb5b504cc9">RubySystem</a>
</li>
<li>NUM_OPEN_FLAGS
: <a class="el" href="classAlphaLinux.html#ad85b9918c8f2c8739537a002dc1dc526">AlphaLinux</a>
, <a class="el" href="classAlphaTru64.html#ad85b9918c8f2c8739537a002dc1dc526">AlphaTru64</a>
, <a class="el" href="classArmLinux32.html#ad85b9918c8f2c8739537a002dc1dc526">ArmLinux32</a>
, <a class="el" href="classArmLinux64.html#ad85b9918c8f2c8739537a002dc1dc526">ArmLinux64</a>
, <a class="el" href="classMipsLinux.html#ad85b9918c8f2c8739537a002dc1dc526">MipsLinux</a>
, <a class="el" href="classPowerLinux.html#ad85b9918c8f2c8739537a002dc1dc526">PowerLinux</a>
, <a class="el" href="classSparcLinux.html#ad85b9918c8f2c8739537a002dc1dc526">SparcLinux</a>
, <a class="el" href="classSparcSolaris.html#ad85b9918c8f2c8739537a002dc1dc526">SparcSolaris</a>
, <a class="el" href="classX86Linux64.html#ad85b9918c8f2c8739537a002dc1dc526">X86Linux64</a>
, <a class="el" href="classX86Linux32.html#ad85b9918c8f2c8739537a002dc1dc526">X86Linux32</a>
</li>
<li>num_rects
: <a class="el" href="structVncServer_1_1FrameBufferUpdate.html#adb65711ffe505542782e4b2eefab5466">FrameBufferUpdate</a>
</li>
<li>NUM_ROOT_PROCS
: <a class="el" href="classMipsLinux.html#afaeb843972161edc8d0f4a9360764877">MipsLinux</a>
</li>
<li>num_series
: <a class="el" href="classRubyDirectedTester_1_1SeriesRequestGenerator.html#a01985ee594e57cc1f439c360d5ef908f">SeriesRequestGenerator</a>
</li>
<li>num_squash_per_cycle
: <a class="el" href="classArmTLB_1_1ArmTableWalker.html#a6fedb4107249699f51b624cf7677475c">ArmTableWalker</a>
, <a class="el" href="classX86TLB_1_1X86PagetableWalker.html#a6fedb4107249699f51b624cf7677475c">X86PagetableWalker</a>
</li>
<li>num_startup_pfs
: <a class="el" href="classRubyPrefetcher_1_1Prefetcher.html#ae574bd0a6c875f2e802a7ae689a25a4e">Prefetcher</a>
</li>
<li>num_streams
: <a class="el" href="classRubyPrefetcher_1_1Prefetcher.html#a4bdf506982ffaa0f791efff98d8dac94">Prefetcher</a>
</li>
<li>Num_Syscall32_Descs
: <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a0a786b34a677f6bb8f067ec80cfdb873">SparcLinuxProcess</a>
</li>
<li>Num_Syscall_Descs
: <a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html#a9534988905c6f5c8c57c4b6a7b179fea">AlphaLinuxProcess</a>
, <a class="el" href="classAlphaISA_1_1AlphaTru64Process.html#a9534988905c6f5c8c57c4b6a7b179fea">AlphaTru64Process</a>
, <a class="el" href="classMipsLinuxProcess.html#a9534988905c6f5c8c57c4b6a7b179fea">MipsLinuxProcess</a>
, <a class="el" href="classPowerLinuxProcess.html#a9534988905c6f5c8c57c4b6a7b179fea">PowerLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a9534988905c6f5c8c57c4b6a7b179fea">SparcLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcSolarisProcess.html#a9534988905c6f5c8c57c4b6a7b179fea">SparcSolarisProcess</a>
</li>
<li>num_syscalls
: <a class="el" href="classProcess.html#a71ce639346bf9b5caabdf218544e302a">Process</a>
</li>
<li>num_threads
: <a class="el" href="classMipsISA_1_1MipsISA.html#a6bede2fa1bbaab86a4a39115b97b8301">MipsISA</a>
</li>
<li>num_vc_per_vclass
: <a class="el" href="classOrionRouter.html#a00f9979941e10e772e291dae66cbe340">OrionRouter</a>
</li>
<li>num_vpes
: <a class="el" href="classMipsISA_1_1MipsISA.html#a7a2e9716e2e035df60402d7ecad5f580">MipsISA</a>
</li>
<li>num_work_ids
: <a class="el" href="classSystem_1_1System.html#a505fd78bb6593c92f840f452741a8c42">System</a>
</li>
<li>numa_high_bit
: <a class="el" href="classDirectoryMemory_1_1RubyDirectoryMemory.html#aed055aaae53c2a47a1cfb9df844edf0a">RubyDirectoryMemory</a>
</li>
<li>numAllocatedStreams
: <a class="el" href="classPrefetcher.html#a9fa8a2d34e0af70cb6db907ad8df7470">Prefetcher</a>
</li>
<li>numBanksActive
: <a class="el" href="classDRAMCtrl.html#a2742d81312b2f4e257aaa3690989bc88">DRAMCtrl</a>
</li>
<li>Number
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#af34243ce3f8a4ba0ce3745d32a76ed1f">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>number
: <a class="el" href="classBaseRemoteGDB.html#a7106e2abc437ad981830d14176d15f09">BaseRemoteGDB</a>
, <a class="el" href="classVnc_1_1VncServer.html#a629b7ca94b6a486bdc504ed959b90cc8">VncServer</a>
, <a class="el" href="classFUDesc.html#a99cb6782c65a84255b51bea9221f5103">FUDesc</a>
, <a class="el" href="classArguments.html#a7106e2abc437ad981830d14176d15f09">Arguments</a>
, <a class="el" href="classEtherLink_1_1Link.html#a7106e2abc437ad981830d14176d15f09">Link</a>
, <a class="el" href="structPacketFifoEntry.html#ae96d8ae9cc03cb8691b3582c71dcf371">PacketFifoEntry</a>
, <a class="el" href="classTerminal.html#a7106e2abc437ad981830d14176d15f09">Terminal</a>
, <a class="el" href="classX86ISA_1_1IntSinkPin.html#a7106e2abc437ad981830d14176d15f09">IntSinkPin</a>
, <a class="el" href="classX86IntPin_1_1X86IntSinkPin.html#a629b7ca94b6a486bdc504ed959b90cc8">X86IntSinkPin</a>
</li>
<li>number_of_pipe_stages
: <a class="el" href="classGarnetNetwork_1_1GarnetNetwork.html#a0eb24f94968edb05336733b58de25fcf">GarnetNetwork</a>
</li>
<li>number_of_TBEs
: <a class="el" href="classController_1_1RubyController.html#a6d1f6e8aa75df15fcde7ed16b07e1099">RubyController</a>
</li>
<li>number_of_virtual_networks
: <a class="el" href="classNetwork_1_1RubyNetwork.html#a3a95fb4eb2b16f40b89c010572e72a54">RubyNetwork</a>
</li>
<li>numBlocks
: <a class="el" href="classBaseTags.html#af2c745d276c1a795177201764016234c">BaseTags</a>
</li>
<li>numBranches
: <a class="el" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">BaseSimpleCPU</a>
</li>
<li>numBranchMispred
: <a class="el" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69">BaseSimpleCPU</a>
</li>
<li>numBusyCycles
: <a class="el" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">BaseSimpleCPU</a>
</li>
<li>numBytes
: <a class="el" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#ad741d06221ef9f2ad307bffc9c9f4077">Stage2Translation</a>
, <a class="el" href="structDmaPort_1_1DmaReqState.html#a959b63fa4a0b167ff8e0709cb82b4556">DmaReqState</a>
</li>
<li>numCaches
: <a class="el" href="classFALRU.html#ae8d599d08408b7259ec22ce188c8a936">FALRU</a>
</li>
<li>numCallsReturns
: <a class="el" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">BaseSimpleCPU</a>
</li>
<li>numCCRegReads
: <a class="el" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">BaseSimpleCPU</a>
</li>
<li>numCCRegWrites
: <a class="el" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">BaseSimpleCPU</a>
</li>
<li>numCoalescedMMIO
: <a class="el" href="classBaseKvmCPU.html#a99a92abe3f29c3d0f59af4e384a8fe7f">BaseKvmCPU</a>
</li>
<li>numCommittedDist
: <a class="el" href="classDefaultCommit.html#ab1b6b40d7860fef5059f9bf1b843b366">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numCondCtrlInsts
: <a class="el" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">BaseSimpleCPU</a>
</li>
<li>numCopiesStat
: <a class="el" href="classMemTest.html#abc679ae651f6703a72b4296a9384caed">MemTest</a>
</li>
<li>numCPUs
: <a class="el" href="structAlphaAccess.html#a62fe5772fdad74fda85b8510032153e0">AlphaAccess</a>
, <a class="el" href="structMipsAccess.html#a62fe5772fdad74fda85b8510032153e0">MipsAccess</a>
</li>
<li>numCtxtSwitches
: <a class="el" href="classInOrderCPU.html#aa26707fae717bb36afa9b658f895d8d2">InOrderCPU</a>
</li>
<li>numCycleGrad
: <a class="el" href="classMemDepUnit.html#a9bd2235f4069b61f51af0d84d5115de5">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
</li>
<li>numDataArrayReads
: <a class="el" href="classCacheMemory.html#a0f63a1bbaf1dee7c23ab3ac06a80d775">CacheMemory</a>
</li>
<li>numDataArrayStalls
: <a class="el" href="classCacheMemory.html#a4034a29f6d2be3493f40aaa13ca6c77a">CacheMemory</a>
</li>
<li>numDataArrayWrites
: <a class="el" href="classCacheMemory.html#a97557f8d2f957731bdea9fd4537a140e">CacheMemory</a>
</li>
<li>numDispatchEntries
: <a class="el" href="classBackEnd.html#a10a1f0f6ff8acbb26f4c308a502c6141">BackEnd&lt; Impl &gt;</a>
</li>
<li>numDroppedPrefetches
: <a class="el" href="classPrefetcher.html#a4165aaa9b3590259a258114e9469c74e">Prefetcher</a>
</li>
<li>numEntries
: <a class="el" href="classDependencyGraph.html#a75b15f0e26b4ccf3195772b134b660ec">DependencyGraph&lt; DynInstPtr &gt;</a>
, <a class="el" href="classInstructionQueue.html#a325de474a9f6652329339d9fc2ea09c0">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#a325de474a9f6652329339d9fc2ea09c0">ROB&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#a325de474a9f6652329339d9fc2ea09c0">InstQueue&lt; Impl &gt;</a>
, <a class="el" href="classDefaultBTB.html#a325de474a9f6652329339d9fc2ea09c0">DefaultBTB</a>
, <a class="el" href="classMSHRQueue.html#aac2a0fada965c3dd6220aeb40a28c587">MSHRQueue</a>
, <a class="el" href="classReturnAddrStack.html#a325de474a9f6652329339d9fc2ea09c0">ReturnAddrStack</a>
</li>
<li>numExitSignal
: <a class="el" href="classBaseKvmCPU.html#a6cdcd551476b4e8234d5bfd987218d88">BaseKvmCPU</a>
</li>
<li>numFetchingThreads
: <a class="el" href="classFirstStage.html#abc07f427e4a6bddb47d14e781854189a">FirstStage</a>
, <a class="el" href="classDefaultFetch.html#a6f81783998429ac4a3e8b75a5d5d12d4">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>numFpAluAccesses
: <a class="el" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">BaseSimpleCPU</a>
</li>
<li>numFpInsts
: <a class="el" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">BaseSimpleCPU</a>
</li>
<li>numFpRegReads
: <a class="el" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">BaseSimpleCPU</a>
</li>
<li>numFpRegWrites
: <a class="el" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">BaseSimpleCPU</a>
</li>
<li>numFU
: <a class="el" href="classFUPool.html#ae0b3cf4db09e8c26c2ab03dbe18bfb19">FUPool</a>
</li>
<li>NumGlobalRegs
: <a class="el" href="classSparcISA_1_1ISA.html#abd837d1660a059e15c481b15de81245e">ISA</a>
</li>
<li>numHalt
: <a class="el" href="classBaseKvmCPU.html#a65e906b9e123036deb6bc8922ce53e96">BaseKvmCPU</a>
</li>
<li>numHits
: <a class="el" href="classPrefetcher.html#a1651af6d8d96734f82a6e95a8aea4af0">Prefetcher</a>
</li>
<li>numHypercalls
: <a class="el" href="classBaseKvmCPU.html#a230908c23db440bfcee954fb8d72f269">BaseKvmCPU</a>
</li>
<li>numIdleCycles
: <a class="el" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">BaseSimpleCPU</a>
</li>
<li>numInst
: <a class="el" href="classCheckerCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">CheckerCPU</a>
, <a class="el" href="classOzoneCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">BaseSimpleCPU</a>
, <a class="el" href="structThreadState.html#a1431f3f73435dd9b1c68e7e3a303ada0">ThreadState</a>
, <a class="el" href="classDefaultFetch.html#a07c4afd8e6b9ff4bdf20b573a39d1372">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>numInsts
: <a class="el" href="classBackEnd_1_1InstQueue.html#a358c879c68910efe5300c4515df35b6c">InstQueue</a>
, <a class="el" href="classBackEnd.html#a358c879c68910efe5300c4515df35b6c">BackEnd&lt; Impl &gt;</a>
, <a class="el" href="classLWBackEnd.html#a358c879c68910efe5300c4515df35b6c">LWBackEnd&lt; Impl &gt;</a>
, <a class="el" href="structThreadState.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">ThreadState</a>
, <a class="el" href="classBaseKvmCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">BaseKvmCPU</a>
, <a class="el" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">BaseSimpleCPU</a>
</li>
<li>numInstsInROB
: <a class="el" href="classROB.html#a191acd130c66ac40c8bfa8f59febe417">ROB&lt; Impl &gt;</a>
</li>
<li>numInstsReady
: <a class="el" href="classFrontEnd.html#a7e748ead7cabc60dbb73666b45a0cb18">FrontEnd&lt; Impl &gt;</a>
</li>
<li>numInstsToWB
: <a class="el" href="classBackEnd.html#a2647e2052851a9122ac4ce89b84d77b5">BackEnd&lt; Impl &gt;</a>
, <a class="el" href="classInorderBackEnd.html#a34cd6ffaeb59e3f95f2cc2aaf8eb7ecf">InorderBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classLWBackEnd.html#a34cd6ffaeb59e3f95f2cc2aaf8eb7ecf">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>numIntAluAccesses
: <a class="el" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">BaseSimpleCPU</a>
</li>
<li>numInterrupts
: <a class="el" href="classBaseKvmCPU.html#a5ff214621d200e4672d581b12832886a">BaseKvmCPU</a>
</li>
<li>numIntInsts
: <a class="el" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">BaseSimpleCPU</a>
</li>
<li>numIntRegReads
: <a class="el" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">BaseSimpleCPU</a>
</li>
<li>numIntRegWrites
: <a class="el" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">BaseSimpleCPU</a>
</li>
<li>numIO
: <a class="el" href="classBaseKvmCPU.html#ae3a09de1034e0294f5df0ce66d876727">BaseKvmCPU</a>
</li>
<li>numIQEntries
: <a class="el" href="classO3CPU_1_1DerivO3CPU.html#a008b4cba2a3f283c5889144437338721">DerivO3CPU</a>
, <a class="el" href="classOzoneCPU_1_1DerivOzoneCPU.html#a008b4cba2a3f283c5889144437338721">DerivOzoneCPU</a>
, <a class="el" href="classSimpleParams.html#aed6944690de669371e8b8597cbd456ca">SimpleParams</a>
, <a class="el" href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html#a008b4cba2a3f283c5889144437338721">SimpleOzoneCPU</a>
</li>
<li>numIssued
: <a class="el" href="classBackEnd_1_1InstQueue.html#ac80a68748a283f0c7df3bd3eb19be49b">InstQueue</a>
</li>
<li>numIssuedDist
: <a class="el" href="classInstructionQueue.html#a90810f5beb7dff46f4b45f96620474b6">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numLeft
: <a class="el" href="classBarrier.html#a29f3fa2b3a19d46d1524bfaa351ceeab">Barrier</a>
</li>
<li>NumLines
: <a class="el" href="classX86ISA_1_1I8259.html#a394ed08d7eedb814e519387710d14243">I8259</a>
</li>
<li>numLoad
: <a class="el" href="classOzoneCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="classCheckerCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">CheckerCPU</a>
, <a class="el" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">BaseSimpleCPU</a>
, <a class="el" href="structThreadState.html#a9c78b70028e5df92b15a6fd9c56e5acf">ThreadState</a>
</li>
<li>numLoadInsts
: <a class="el" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">BaseSimpleCPU</a>
</li>
<li>numMemories
: <a class="el" href="classNetworkTest.html#a9bb2da4410d9b82f3127f1bc19a61387">NetworkTest</a>
</li>
<li>numMemRefs
: <a class="el" href="structThreadState.html#a6102e519d600e5e0f2d310d628f9a361">ThreadState</a>
, <a class="el" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">BaseSimpleCPU</a>
</li>
<li>numMicroops
: <a class="el" href="classArmISA_1_1SrsOp.html#a0e01007cc580b30b13363bf037eb849f">SrsOp</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a0e01007cc580b30b13363bf037eb849f">RfeOp</a>
, <a class="el" href="classArmISA_1_1PredMacroOp.html#a19b588f64e88c4ef1ef5fd836415e6f5">PredMacroOp</a>
, <a class="el" href="classX86ISA_1_1MacroopBase.html#a57f09f4f3d1df5e805d55d76eb6db4fd">MacroopBase</a>
, <a class="el" href="classX86ISAInst_1_1MicrocodeRom.html#a8861d37867bfca2ed636d382cff902f3">MicrocodeRom</a>
, <a class="el" href="classArmISA_1_1Memory.html#a0e01007cc580b30b13363bf037eb849f">Memory</a>
, <a class="el" href="classArmISA_1_1Memory64.html#a0e01007cc580b30b13363bf037eb849f">Memory64</a>
</li>
<li>numMissedPrefetchedBlocks
: <a class="el" href="classPrefetcher.html#a7131480b702efc8b888a80270c77aab2">Prefetcher</a>
</li>
<li>numMissObserved
: <a class="el" href="classPrefetcher.html#ad1e6c9fb59c342c342de2ec92e395174">Prefetcher</a>
</li>
<li>numMMIO
: <a class="el" href="classBaseKvmCPU.html#a4030a87068a8b133f5efabfc19f7542d">BaseKvmCPU</a>
</li>
<li>numOp
: <a class="el" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">BaseSimpleCPU</a>
, <a class="el" href="structThreadState.html#a0cb2e6732f2a0039cb918fc50956616a">ThreadState</a>
</li>
<li>numOps
: <a class="el" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">BaseSimpleCPU</a>
, <a class="el" href="structThreadState.html#a121c14c0d2e80edfe1e3d01031707c0b">ThreadState</a>
</li>
<li>numOther
: <a class="el" href="classAbstractMemory.html#a52bafd014022e75d82b4e0de25d3faf7">AbstractMemory</a>
</li>
<li>numPackets
: <a class="el" href="classTrafficGen.html#a5ffd7b0e5641784cc4c40547e51c6cbc">TrafficGen</a>
</li>
<li>numPacketsSent
: <a class="el" href="classNetworkTest.html#adb611783bb21b4e82660dca33172a0a8">NetworkTest</a>
</li>
<li>numPagesCrossed
: <a class="el" href="classPrefetcher.html#a40bc6d68ddd4537932b2ac90e93dee85">Prefetcher</a>
</li>
<li>numPartialHits
: <a class="el" href="classPrefetcher.html#a46a96500ada7b244799f94064bf2b24d">Prefetcher</a>
</li>
<li>numPhysCCRegs
: <a class="el" href="classO3CPU_1_1DerivO3CPU.html#aae7d8cb15fc97d48c864e92f858edece">DerivO3CPU</a>
</li>
<li>numPhysFloatRegs
: <a class="el" href="classSimpleParams.html#ab78aae343ada7197200fff6af70ffed9">SimpleParams</a>
, <a class="el" href="classO3CPU_1_1DerivO3CPU.html#aa014e3ffbc9e5c2cdee9cd256bcb9a94">DerivO3CPU</a>
, <a class="el" href="classOzoneCPU_1_1DerivOzoneCPU.html#aa014e3ffbc9e5c2cdee9cd256bcb9a94">DerivOzoneCPU</a>
, <a class="el" href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html#aa014e3ffbc9e5c2cdee9cd256bcb9a94">SimpleOzoneCPU</a>
</li>
<li>numPhysicalRegs
: <a class="el" href="classSimpleParams.html#ade4a1847683186c0743bd7e8924dce56">SimpleParams</a>
</li>
<li>numPhysIntRegs
: <a class="el" href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html#a4872233fcf1f251c1065c07bf3d288b4">SimpleOzoneCPU</a>
, <a class="el" href="classO3CPU_1_1DerivO3CPU.html#a4872233fcf1f251c1065c07bf3d288b4">DerivO3CPU</a>
, <a class="el" href="classOzoneCPU_1_1DerivOzoneCPU.html#a4872233fcf1f251c1065c07bf3d288b4">DerivOzoneCPU</a>
, <a class="el" href="classSimpleParams.html#a2d5831d4c04167b2c0bcfab0b52aecc3">SimpleParams</a>
</li>
<li>numPhysRegs
: <a class="el" href="classScoreboard.html#a0d2a78a8e887f06150904000b2beb6cd">Scoreboard</a>
, <a class="el" href="classFrontEnd.html#a57ec02581bb51a2421a7d401786beee5">FrontEnd&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a0d2a78a8e887f06150904000b2beb6cd">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numPredictedBranches
: <a class="el" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a">BaseSimpleCPU</a>
</li>
<li>numPrefetchAccepted
: <a class="el" href="classPrefetcher.html#a9644f1356b157e6cf7e86db7a9356be7">Prefetcher</a>
</li>
<li>numPrefetchRequested
: <a class="el" href="classPrefetcher.html#a112363546083c7fbefe26b74e3181baf">Prefetcher</a>
</li>
<li>numRdRetry
: <a class="el" href="classDRAMCtrl.html#acc056895269ee73447f6e9d814a22319">DRAMCtrl</a>
</li>
<li>numReads
: <a class="el" href="classMemTest.html#a0b6f668a9b18b1bf570b1f9bad4318ca">MemTest</a>
, <a class="el" href="classAbstractMemory.html#a27f442fbcb7bc7661412cc1d96ca51e7">AbstractMemory</a>
</li>
<li>numReadsStat
: <a class="el" href="classMemTest.html#a1a927562f3bb1e82c8d841f100b66abe">MemTest</a>
</li>
<li>numRegs
: <a class="el" href="classX86ISA_1_1Cmos.html#a443de50008cc375e38503522f5f3cf02">Cmos</a>
, <a class="el" href="classArmISA_1_1VldMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">VldMultOp64</a>
, <a class="el" href="classArmISA_1_1MicroNeonMixOp64.html#a7a5268882c913c394a8ad4d988eb94e6">MicroNeonMixOp64</a>
, <a class="el" href="classArmISA_1_1VstMultOp64.html#a7a5268882c913c394a8ad4d988eb94e6">VstMultOp64</a>
</li>
<li>numReserve
: <a class="el" href="classMSHRQueue.html#a2c97f85062902d3990c3a9c163306547">MSHRQueue</a>
</li>
<li>numRetries
: <a class="el" href="classTrafficGen.html#a166f92adc8967f926459ca64c92d6a66">TrafficGen</a>
</li>
<li>numROBEntries
: <a class="el" href="classO3CPU_1_1DerivO3CPU.html#acb1025bcc322542b7e2fc418cd8d4308">DerivO3CPU</a>
, <a class="el" href="classBackEnd.html#ae40678133a160367f2207f07975ca0f3">BackEnd&lt; Impl &gt;</a>
, <a class="el" href="classOzoneCPU_1_1DerivOzoneCPU.html#acb1025bcc322542b7e2fc418cd8d4308">DerivOzoneCPU</a>
, <a class="el" href="classSimpleParams.html#a22ae6772fdbf75cee936c5c0d9e7456e">SimpleParams</a>
, <a class="el" href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html#acb1025bcc322542b7e2fc418cd8d4308">SimpleOzoneCPU</a>
, <a class="el" href="classLWBackEnd.html#ae40678133a160367f2207f07975ca0f3">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>numRobs
: <a class="el" href="classO3CPU_1_1DerivO3CPU.html#afa45ebeb163c7058a6ba074b27187095">DerivO3CPU</a>
, <a class="el" href="classDefaultCommit.html#a35ee8ef405428b8d8595176ea6581681">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numSeqPkts
: <a class="el" href="classDramGen.html#a3904e98c281ec13010eaf9fe0671cda4">DramGen</a>
</li>
<li>numSets
: <a class="el" href="classLRU.html#a5fd82580355559fd0c858de6292f3bb7">LRU</a>
</li>
<li>numSquashable
: <a class="el" href="classArmISA_1_1TableWalker.html#acd34c708c5a97f4ce631bb3b00404045">TableWalker</a>
, <a class="el" href="classX86ISA_1_1Walker.html#acd34c708c5a97f4ce631bb3b00404045">Walker</a>
</li>
<li>numStages
: <a class="el" href="classActivityRecorder.html#aaf4f71ec3fd6f4e154d09cd71c2c331b">ActivityRecorder</a>
, <a class="el" href="classRSkedIt.html#aaf4f71ec3fd6f4e154d09cd71c2c331b">RSkedIt</a>
</li>
<li>numStoreInsts
: <a class="el" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">BaseSimpleCPU</a>
</li>
<li>numStructElems
: <a class="el" href="classArmISA_1_1VldMultOp64.html#afb0be420b537599a5b86558127502040">VldMultOp64</a>
, <a class="el" href="classArmISA_1_1VstSingleOp64.html#afb0be420b537599a5b86558127502040">VstSingleOp64</a>
, <a class="el" href="classArmISA_1_1VstMultOp64.html#afb0be420b537599a5b86558127502040">VstMultOp64</a>
, <a class="el" href="classArmISA_1_1VldSingleOp64.html#afb0be420b537599a5b86558127502040">VldSingleOp64</a>
, <a class="el" href="classArmISA_1_1MicroNeonMixOp64.html#afb0be420b537599a5b86558127502040">MicroNeonMixOp64</a>
, <a class="el" href="classArmISA_1_1MicroNeonMixLaneOp64.html#afb0be420b537599a5b86558127502040">MicroNeonMixLaneOp64</a>
</li>
<li>numSyscallDescs
: <a class="el" href="classX86ISA_1_1X86LiveProcess.html#ae08bf33f0aaf2f6045ed37acbe0779c8">X86LiveProcess</a>
</li>
<li>numSyscalls
: <a class="el" href="classX86ISA_1_1X86__64LinuxProcess.html#af2d1f57bee0c3a25f48faee7ab23c768">X86_64LinuxProcess</a>
, <a class="el" href="classX86ISA_1_1I386LinuxProcess.html#af2d1f57bee0c3a25f48faee7ab23c768">I386LinuxProcess</a>
</li>
<li>numSystemsRunning
: <a class="el" href="classSystem.html#a1adea9b3072c7e8d2d045b275c8e37e7">System</a>
</li>
<li>numTagArrayReads
: <a class="el" href="classCacheMemory.html#a3e723404e0119a13e13ca25460179249">CacheMemory</a>
</li>
<li>numTagArrayStalls
: <a class="el" href="classCacheMemory.html#aa8cfd5b3d3480062677e2229d8573483">CacheMemory</a>
</li>
<li>numTagArrayWrites
: <a class="el" href="classCacheMemory.html#a3e43debd337a55436570324681b20000">CacheMemory</a>
</li>
<li>numTarget
: <a class="el" href="classBaseCache.html#a3c2d74d5455e7b8ccefd3edb38c291de">BaseCache</a>
</li>
<li>numThreads
: <a class="el" href="classDefaultDecode.html#a88377f855dbf5adeeecb06b5bb821d35">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">BaseCPU</a>
, <a class="el" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">ISA</a>
, <a class="el" href="classDefaultCommit.html#a88377f855dbf5adeeecb06b5bb821d35">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classBPredUnit.html#a82dc714137537bc6ed526164d95f6674">BPredUnit</a>
, <a class="el" href="classPipelineStage.html#a88377f855dbf5adeeecb06b5bb821d35">PipelineStage</a>
, <a class="el" href="classOzoneCPU_1_1DerivOzoneCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">DerivOzoneCPU</a>
, <a class="el" href="classROB.html#a88377f855dbf5adeeecb06b5bb821d35">ROB&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#a88377f855dbf5adeeecb06b5bb821d35">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classSimpleOzoneCPU_1_1SimpleOzoneCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">SimpleOzoneCPU</a>
, <a class="el" href="classLSQ.html#a88377f855dbf5adeeecb06b5bb821d35">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#a88377f855dbf5adeeecb06b5bb821d35">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classBranchPredictor_1_1BranchPredictor.html#aac03a586f9fcb28bcbe8c3721888fa93">BranchPredictor</a>
, <a class="el" href="classInstQueue.html#a792311f13ea91008a88e902ef13b0341">InstQueue&lt; Impl &gt;</a>
, <a class="el" href="classDefaultFetch.html#a88377f855dbf5adeeecb06b5bb821d35">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a88377f855dbf5adeeecb06b5bb821d35">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numTotalRegs
: <a class="el" href="classScoreboard.html#afa56b73206d6c8a0f68cc31143205f9e">Scoreboard</a>
</li>
<li>numVMExits
: <a class="el" href="classBaseKvmCPU.html#a6184fcde9e075404315cd7c343054d30">BaseKvmCPU</a>
</li>
<li>numVMHalfEntries
: <a class="el" href="classBaseKvmCPU.html#a8ef83ba51e6ab5f5db813c16e3cebb1d">BaseKvmCPU</a>
</li>
<li>numVnicDistance
: <a class="el" href="classSinic_1_1Device.html#a489a76c8b17d7dec4865d06b211218fb">Device</a>
</li>
<li>numVpes
: <a class="el" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">ISA</a>
</li>
<li>numWaiting
: <a class="el" href="classBarrier.html#a2fc1e8c1c5053f7cd70d3797d8ddbb1f">Barrier</a>
</li>
<li>numWaitingMemOps
: <a class="el" href="classLWBackEnd.html#a96e0941aaf8a2dd157434967a452531b">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>NumWindowedRegs
: <a class="el" href="classSparcISA_1_1ISA.html#a9d358d98321735bfa556505af1ffd32b">ISA</a>
</li>
<li>numWorkIds
: <a class="el" href="classSystem.html#a582d58a54a49964f2967b70bcd29f89d">System</a>
</li>
<li>numWrites
: <a class="el" href="classMemTest.html#ab468dc093a7e9b3bd2a17a6b8100e7a8">MemTest</a>
, <a class="el" href="classAbstractMemory.html#acfd6a97aa6c2de05417a7403369e71c2">AbstractMemory</a>
</li>
<li>numWritesStat
: <a class="el" href="classMemTest.html#a5ddc16e6d03c7e8091be867da3a20094">MemTest</a>
</li>
<li>numWrRetry
: <a class="el" href="classDRAMCtrl.html#a961b9dc82d0ef2814dbdbc498a20e9b3">DRAMCtrl</a>
</li>
<li>nvmem
: <a class="el" href="classRealView_1_1RealView.html#abcf52781f9ca2926e1f879ceecb4865c">RealView</a>
, <a class="el" href="classRealView_1_1VExpress__EMM64.html#abcf52781f9ca2926e1f879ceecb4865c">VExpress_EMM64</a>
, <a class="el" href="classRealView_1_1VExpress__EMM.html#abcf52781f9ca2926e1f879ceecb4865c">VExpress_EMM</a>
</li>
<li>nvram
: <a class="el" href="classSparcSystem_1_1SparcSystem.html#a4e6636544da22895e90d5de8d019d349">SparcSystem</a>
</li>
<li>nvram_addr
: <a class="el" href="classSparcSystem_1_1SparcSystem.html#aaef9d4cdf47e941ffd2f34e78bbc7532">SparcSystem</a>
</li>
<li>nvram_bin
: <a class="el" href="classSparcSystem_1_1SparcSystem.html#a55a83092d14516c005d89ee782768dbb">SparcSystem</a>
</li>
<li>nvramSymtab
: <a class="el" href="classSparcSystem.html#aacbcabf13bf86bdedc9bf1a46ebf08e1">SparcSystem</a>
</li>
<li>nxm_active
: <a class="el" href="structTru64_1_1ushared__state.html#a1d8e8613bfc82fdd41b1a9cecff3a8c8">ushared_state</a>
</li>
<li>nxm_bits
: <a class="el" href="structTru64_1_1nxm__sched__state.html#aebeca6fcbee8c6e89bdb8f64f661eda1">nxm_sched_state</a>
</li>
<li>nxm_bound_pcs_count
: <a class="el" href="structTru64_1_1nxm__sched__state.html#adbbe482b35936baecb83728927feafa4">nxm_sched_state</a>
</li>
<li>nxm_callback
: <a class="el" href="structTru64_1_1nxm__task__attr.html#a3e280a023ffa784d26a4f41306d718f0">nxm_task_attr</a>
, <a class="el" href="structTru64_1_1nxm__shared.html#a3e280a023ffa784d26a4f41306d718f0">nxm_shared</a>
</li>
<li>nxm_end
: <a class="el" href="classProcess.html#aa47cd9dfc4d79b68bb78ee4b10b8298d">Process</a>
</li>
<li>NXM_LIB_VERSION
: <a class="el" href="classTru64.html#a42f5e6243e70c3d99afed9a0ab5ac3c1">Tru64</a>
</li>
<li>nxm_nrads
: <a class="el" href="structTru64_1_1nxm__config__info.html#a4e9fc0098f3b715006c6e06626842884">nxm_config_info</a>
</li>
<li>nxm_nslots_per_rad
: <a class="el" href="structTru64_1_1nxm__config__info.html#ae850243d0c164134126c812301a40cb4">nxm_config_info</a>
</li>
<li>nxm_pthid
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a9037a44821c821f7098445624b66415e">nxm_sched_state</a>
</li>
<li>nxm_quantum
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a1edf25e35f3eb9bddad20dec442db246">nxm_sched_state</a>
, <a class="el" href="structTru64_1_1nxm__task__attr.html#a1edf25e35f3eb9bddad20dec442db246">nxm_task_attr</a>
</li>
<li>nxm_rad
: <a class="el" href="structTru64_1_1nxm__config__info.html#a6f50aa5521412896eb5f261175c5dd7b">nxm_config_info</a>
</li>
<li>nxm_set_quantum
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a9291f98fb828769c72a7342ac8b1432a">nxm_sched_state</a>
</li>
<li>nxm_slot_state
: <a class="el" href="structTru64_1_1nxm__config__info.html#a5af50da8cac8bb510a64e9e314ac797a">nxm_config_info</a>
</li>
<li>nxm_ss
: <a class="el" href="structTru64_1_1nxm__shared.html#a7bd02c4884a470c89958d25e45f3e34c">nxm_shared</a>
</li>
<li>nxm_ssig
: <a class="el" href="structTru64_1_1ushared__state.html#ab1f77590928da984017362cd8114956a">ushared_state</a>
</li>
<li>nxm_start
: <a class="el" href="classProcess.html#a2e51a258c95c46a8e3b3b4c2c74795e6">Process</a>
</li>
<li>nxm_sysevent
: <a class="el" href="structTru64_1_1nxm__sched__state.html#aa46cf99f11765db5dcd6ea3d6f276d02">nxm_sched_state</a>
</li>
<li>NXM_TASK_INIT_VP
: <a class="el" href="classTru64.html#a284276950ab5fbb4ed5432a4fe77c0b4">Tru64</a>
</li>
<li>nxm_tid
: <a class="el" href="structTru64_1_1nxm__sched__state.html#ab037907b00a7ae4bbb8c8a1ad8e1cbcd">nxm_sched_state</a>
</li>
<li>nxm_u
: <a class="el" href="structTru64_1_1nxm__sched__state.html#abff28b82019b9db3f64738a3048d0a46">nxm_sched_state</a>
</li>
<li>nxm_uc_ret
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a2321cce735687222b55d66da9530112f">nxm_sched_state</a>
</li>
<li>nxm_uniq_offset
: <a class="el" href="structTru64_1_1nxm__shared.html#a3b5f76b3e0f76058019240a3c5dcaec1">nxm_shared</a>
, <a class="el" href="structTru64_1_1nxm__task__attr.html#a3b5f76b3e0f76058019240a3c5dcaec1">nxm_task_attr</a>
</li>
<li>nxm_va
: <a class="el" href="structTru64_1_1nxm__sched__state.html#ae84de29884ab739a856f7a85c13a55c2">nxm_sched_state</a>
</li>
<li>nxm_version
: <a class="el" href="structTru64_1_1nxm__task__attr.html#a70d8998193fec354ad484f497c870676">nxm_task_attr</a>
, <a class="el" href="structTru64_1_1nxm__shared.html#a70d8998193fec354ad484f497c870676">nxm_shared</a>
</li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
