{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 10:42:24 2019 " "Info: Processing started: Wed Mar 13 10:42:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_r_alu -c exp_r_alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp_r_alu -c exp_r_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp_r_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_r_alu " "Info: Elaborating entity \"exp_r_alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Warning: Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -856 -808 464 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 74374:inst8 " "Info: Elaborating entity \"74374\" for hierarchy \"74374:inst8\"" {  } { { "exp_r_alu.bdf" "inst8" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 88 320 440 280 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74374:inst8 " "Info: Elaborated megafunction instantiation \"74374:inst8\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 88 320 440 280 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst10 " "Info: Elaborating entity \"74244\" for hierarchy \"74244:inst10\"" {  } { { "exp_r_alu.bdf" "inst10" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 224 24 128 416 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst10 " "Info: Elaborated megafunction instantiation \"74244:inst10\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 224 24 128 416 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst12 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst12\"" {  } { { "exp_r_alu.bdf" "inst12" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 296 -560 -440 480 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst12 " "Info: Elaborated megafunction instantiation \"74161:inst12\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 296 -560 -440 480 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst12\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst12\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst12\|f74161:sub 74161:inst12 " "Info: Elaborated megafunction instantiation \"74161:inst12\|f74161:sub\", which is child of megafunction instantiation \"74161:inst12\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 296 -560 -440 480 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 74181:inst1 " "Info: Elaborating entity \"74181\" for hierarchy \"74181:inst1\"" {  } { { "exp_r_alu.bdf" "inst1" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 56 920 1040 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74181:inst1 " "Info: Elaborated megafunction instantiation \"74181:inst1\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 56 920 1040 312 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst4 " "Info: Elaborating entity \"74273\" for hierarchy \"74273:inst4\"" {  } { { "exp_r_alu.bdf" "inst4" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 368 592 712 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst4 " "Info: Elaborated megafunction instantiation \"74273:inst4\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 368 592 712 560 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "33 " "Info: Ignored 33 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "3 " "Info: Ignored 3 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O0 D0 " "Warning: Output pin \"O0\" driven by bidirectional pin \"D0\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 136 1528 1704 152 "O0" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O1 D1 " "Warning: Output pin \"O1\" driven by bidirectional pin \"D1\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 160 1528 1704 176 "O1" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 0 1376 1552 16 "D1" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O2 D2 " "Warning: Output pin \"O2\" driven by bidirectional pin \"D2\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 184 1528 1704 200 "O2" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 16 1392 1568 32 "D2" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O3 D3 " "Warning: Output pin \"O3\" driven by bidirectional pin \"D3\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 208 1528 1704 224 "O3" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 1408 1584 48 "D3" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O4 D4 " "Warning: Output pin \"O4\" driven by bidirectional pin \"D4\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 232 1528 1704 248 "O4" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 1424 1600 64 "D4" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O5 D5 " "Warning: Output pin \"O5\" driven by bidirectional pin \"D5\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 256 1528 1704 272 "O5" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O6 D6 " "Warning: Output pin \"O6\" driven by bidirectional pin \"D6\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 280 1528 1704 296 "O6" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 80 1456 1632 96 "D6" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "O7 D7 " "Warning: Output pin \"O7\" driven by bidirectional pin \"D7\" cannot be tri-stated" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 304 1528 1704 320 "O7" "" } } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 96 1472 1648 112 "D7" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Info: Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 10:42:28 2019 " "Info: Processing ended: Wed Mar 13 10:42:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 10:42:29 2019 " "Info: Processing started: Wed Mar 13 10:42:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp_r_alu EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"exp_r_alu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 37 " "Warning: No exact pin location assignment(s) for 12 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D0 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D1 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 0 1376 1552 16 "D1" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D2 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 16 1392 1568 32 "D2" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D3 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 1408 1584 48 "D3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D4 " "Info: Pin D4 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D4 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 1424 1600 64 "D4" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5 " "Info: Pin D5 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D5 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D6 " "Info: Pin D6 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D6 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 80 1456 1632 96 "D6" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D7 " "Info: Pin D7 not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D7 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 96 1472 1648 112 "D7" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_val\[3\] " "Info: Pin in_val\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { in_val[3] } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 152 -560 -384 168 "in_val\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_val[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_val\[2\] " "Info: Pin in_val\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { in_val[2] } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 152 -560 -384 168 "in_val\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_val[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_val\[1\] " "Info: Pin in_val\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { in_val[1] } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 152 -560 -384 168 "in_val\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_val[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_val\[0\] " "Info: Pin in_val\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { in_val[0] } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 152 -560 -384 168 "in_val\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_val[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst24  " "Info: Automatically promoted node inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Info: Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Info: Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 4 8 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 13 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 16 8 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74161:inst12\|f74161:sub\|9 register 74161:inst12\|f74161:sub\|110 -253 ps " "Info: Slack time is -253 ps between source register \"74161:inst12\|f74161:sub\|9\" and destination register \"74161:inst12\|f74161:sub\|110\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK destination 5.859 ns   Shortest register " "Info:   Shortest clock path from clock \"SCAN_CLK\" to destination register is 5.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns SCAN_CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.651 ns) 1.878 ns inst17 2 COMB Unassigned 1 " "Info: 2: + IC(0.373 ns) + CELL(0.651 ns) = 1.878 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { SCAN_CLK inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.000 ns) 4.361 ns inst17~clkctrl 3 COMB Unassigned 4 " "Info: 3: + IC(2.483 ns) + CELL(0.000 ns) = 4.361 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.859 ns 74161:inst12\|f74161:sub\|110 4 REG Unassigned 3 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.859 ns; Loc. = Unassigned; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.171 ns ( 37.05 % ) " "Info: Total cell delay = 2.171 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.688 ns ( 62.95 % ) " "Info: Total interconnect delay = 3.688 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count destination 8.005 ns   Longest register " "Info:   Longest clock path from clock \"count\" to destination register is 8.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns count 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'count'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.968 ns) + CELL(0.202 ns) 4.024 ns inst17 2 COMB Unassigned 1 " "Info: 2: + IC(2.968 ns) + CELL(0.202 ns) = 4.024 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { count inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.000 ns) 6.507 ns inst17~clkctrl 3 COMB Unassigned 4 " "Info: 3: + IC(2.483 ns) + CELL(0.000 ns) = 6.507 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 8.005 ns 74161:inst12\|f74161:sub\|110 4 REG Unassigned 3 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 8.005 ns; Loc. = Unassigned; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 21.51 % ) " "Info: Total cell delay = 1.722 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.283 ns ( 78.49 % ) " "Info: Total interconnect delay = 6.283 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK source 5.859 ns   Shortest register " "Info:   Shortest clock path from clock \"SCAN_CLK\" to source register is 5.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns SCAN_CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.651 ns) 1.878 ns inst17 2 COMB Unassigned 1 " "Info: 2: + IC(0.373 ns) + CELL(0.651 ns) = 1.878 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { SCAN_CLK inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.000 ns) 4.361 ns inst17~clkctrl 3 COMB Unassigned 4 " "Info: 3: + IC(2.483 ns) + CELL(0.000 ns) = 4.361 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.859 ns 74161:inst12\|f74161:sub\|9 4 REG Unassigned 6 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.859 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.171 ns ( 37.05 % ) " "Info: Total cell delay = 2.171 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.688 ns ( 62.95 % ) " "Info: Total interconnect delay = 3.688 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count source 8.005 ns   Longest register " "Info:   Longest clock path from clock \"count\" to source register is 8.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns count 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'count'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.968 ns) + CELL(0.202 ns) 4.024 ns inst17 2 COMB Unassigned 1 " "Info: 2: + IC(2.968 ns) + CELL(0.202 ns) = 4.024 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { count inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.000 ns) 6.507 ns inst17~clkctrl 3 COMB Unassigned 4 " "Info: 3: + IC(2.483 ns) + CELL(0.000 ns) = 6.507 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 8.005 ns 74161:inst12\|f74161:sub\|9 4 REG Unassigned 6 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 8.005 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 21.51 % ) " "Info: Total cell delay = 1.722 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.283 ns ( 78.49 % ) " "Info: Total interconnect delay = 6.283 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.989 ns - Longest register register " "Info: - Longest register to register delay is 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|9 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns 74161:inst12\|f74161:sub\|110~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|110~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.989 ns 74161:inst12\|f74161:sub\|110 3 REG Unassigned 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 31.75 % ) " "Info: Total cell delay = 0.314 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 68.25 % ) " "Info: Total interconnect delay = 0.675 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.989 ns register register " "Info: Estimated most critical path is register to register delay of 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|9 1 REG LAB_X26_Y5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y5; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns 74161:inst12\|f74161:sub\|110~0 2 COMB LAB_X26_Y5 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X26_Y5; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|110~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.989 ns 74161:inst12\|f74161:sub\|110 3 REG LAB_X26_Y5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.989 ns; Loc. = LAB_X26_Y5; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 31.75 % ) " "Info: Total cell delay = 0.314 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 68.25 % ) " "Info: Total interconnect delay = 0.675 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O0 0 " "Info: Pin \"O0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1 0 " "Info: Pin \"O1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O2 0 " "Info: Pin \"O2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O3 0 " "Info: Pin \"O3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O4 0 " "Info: Pin \"O4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O5 0 " "Info: Pin \"O5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O6 0 " "Info: Pin \"O6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O7 0 " "Info: Pin \"O7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in_val\[3\] 0 " "Info: Pin \"in_val\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in_val\[2\] 0 " "Info: Pin \"in_val\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in_val\[1\] 0 " "Info: Pin \"in_val\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in_val\[0\] 0 " "Info: Pin \"in_val\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "74244:inst\|1~3 " "Info: Following pins have the same output enable: 74244:inst\|1~3" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D0 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D1 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 0 1376 1552 16 "D1" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D2 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 16 1392 1568 32 "D2" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D3 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 1408 1584 48 "D3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D4 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 1424 1600 64 "D4" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D5 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D6 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 80 1456 1632 96 "D6" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D7 } } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 96 1472 1648 112 "D7" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 10:42:33 2019 " "Info: Processing ended: Wed Mar 13 10:42:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 10:42:34 2019 " "Info: Processing started: Wed Mar 13 10:42:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 10:42:36 2019 " "Info: Processing ended: Wed Mar 13 10:42:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 10:42:37 2019 " "Info: Processing started: Wed Mar 13 10:42:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "count " "Info: Assuming node \"count\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "count" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCAN_CLK " "Info: Assuming node \"SCAN_CLK\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCAN_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr4 " "Info: Assuming node \"lddr4\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 672 -56 112 688 "lddr4" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr5 " "Info: Assuming node \"lddr5\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 72 -40 128 88 "lddr5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr2 " "Info: Assuming node \"lddr2\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 280 448 48 "lddr2" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr1 " "Info: Assuming node \"lddr1\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 808 160 328 824 "lddr1" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "count register register 74161:inst12\|f74161:sub\|9 74161:inst12\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"count\" Internal fmax is restricted to 360.1 MHz between source register \"74161:inst12\|f74161:sub\|9\" and destination register \"74161:inst12\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.269 ns + Longest register register " "Info: + Longest register to register delay is 1.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|9 1 REG LCFF_X26_Y5_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.651 ns) 1.161 ns 74161:inst12\|f74161:sub\|110~0 2 COMB LCCOMB_X26_Y5_N16 1 " "Info: 2: + IC(0.510 ns) + CELL(0.651 ns) = 1.161 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|110~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.269 ns 74161:inst12\|f74161:sub\|110 3 REG LCFF_X26_Y5_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.269 ns; Loc. = LCFF_X26_Y5_N17; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 59.81 % ) " "Info: Total cell delay = 0.759 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.510 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.510 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.510ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count destination 8.000 ns + Shortest register " "Info: + Shortest clock path from clock \"count\" to destination register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns count 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'count'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(0.202 ns) 3.988 ns inst17 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(2.832 ns) + CELL(0.202 ns) = 3.988 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { count inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 6.495 ns inst17~clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 6.495 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 8.000 ns 74161:inst12\|f74161:sub\|110 4 REG LCFF_X26_Y5_N17 3 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 8.000 ns; Loc. = LCFF_X26_Y5_N17; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 22.77 % ) " "Info: Total cell delay = 1.822 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.178 ns ( 77.22 % ) " "Info: Total interconnect delay = 6.178 ns ( 77.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 2.832ns 2.507ns 0.839ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count source 8.000 ns - Longest register " "Info: - Longest clock path from clock \"count\" to source register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns count 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'count'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(0.202 ns) 3.988 ns inst17 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(2.832 ns) + CELL(0.202 ns) = 3.988 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { count inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 6.495 ns inst17~clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 6.495 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 8.000 ns 74161:inst12\|f74161:sub\|9 4 REG LCFF_X26_Y5_N7 6 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 8.000 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 22.77 % ) " "Info: Total cell delay = 1.822 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.178 ns ( 77.22 % ) " "Info: Total interconnect delay = 6.178 ns ( 77.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 2.832ns 2.507ns 0.839ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 2.832ns 2.507ns 0.839ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 2.832ns 2.507ns 0.839ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.510ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 2.832ns 2.507ns 0.839ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 2.832ns 2.507ns 0.839ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst12|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SCAN_CLK register register 74161:inst12\|f74161:sub\|9 74161:inst12\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"SCAN_CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst12\|f74161:sub\|9\" and destination register \"74161:inst12\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.269 ns + Longest register register " "Info: + Longest register to register delay is 1.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|9 1 REG LCFF_X26_Y5_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.651 ns) 1.161 ns 74161:inst12\|f74161:sub\|110~0 2 COMB LCCOMB_X26_Y5_N16 1 " "Info: 2: + IC(0.510 ns) + CELL(0.651 ns) = 1.161 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|110~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.269 ns 74161:inst12\|f74161:sub\|110 3 REG LCFF_X26_Y5_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.269 ns; Loc. = LCFF_X26_Y5_N17; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 59.81 % ) " "Info: Total cell delay = 0.759 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.510 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.510 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.510ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK destination 6.117 ns + Shortest register " "Info: + Shortest clock path from clock \"SCAN_CLK\" to destination register is 6.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns SCAN_CLK 1 CLK PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.370 ns) 2.105 ns inst17 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(0.625 ns) + CELL(0.370 ns) = 2.105 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { SCAN_CLK inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 4.612 ns inst17~clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 4.612 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.117 ns 74161:inst12\|f74161:sub\|110 4 REG LCFF_X26_Y5_N17 3 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.117 ns; Loc. = LCFF_X26_Y5_N17; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 35.08 % ) " "Info: Total cell delay = 2.146 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 64.92 % ) " "Info: Total interconnect delay = 3.971 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 0.625ns 2.507ns 0.839ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK source 6.117 ns - Longest register " "Info: - Longest clock path from clock \"SCAN_CLK\" to source register is 6.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns SCAN_CLK 1 CLK PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.370 ns) 2.105 ns inst17 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(0.625 ns) + CELL(0.370 ns) = 2.105 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { SCAN_CLK inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.000 ns) 4.612 ns inst17~clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(2.507 ns) + CELL(0.000 ns) = 4.612 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.117 ns 74161:inst12\|f74161:sub\|9 4 REG LCFF_X26_Y5_N7 6 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.117 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 6; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 35.08 % ) " "Info: Total cell delay = 2.146 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 64.92 % ) " "Info: Total interconnect delay = 3.971 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 0.625ns 2.507ns 0.839ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 0.625ns 2.507ns 0.839ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 0.625ns 2.507ns 0.839ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.510ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 0.625ns 2.507ns 0.839ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 0.625ns 2.507ns 0.839ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst12|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr4 " "Info: No valid register-to-register data paths exist for clock \"lddr4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr5 " "Info: No valid register-to-register data paths exist for clock \"lddr5\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr2 " "Info: No valid register-to-register data paths exist for clock \"lddr2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr1 " "Info: No valid register-to-register data paths exist for clock \"lddr1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74273:inst3\|14 D5 SCAN_CLK 4.507 ns register " "Info: tsu for register \"74273:inst3\|14\" (data pin = \"D5\", clock pin = \"SCAN_CLK\") is 4.507 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.824 ns + Longest pin register " "Info: + Longest pin to register delay is 8.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D5 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'D5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns D5~0 2 COMB IOC_X1_Y14_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOC_X1_Y14_N1; Fanout = 5; COMB Node = 'D5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { D5 D5~0 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.410 ns) + CELL(0.460 ns) 8.824 ns 74273:inst3\|14 3 REG LCFF_X20_Y6_N17 2 " "Info: 3: + IC(7.410 ns) + CELL(0.460 ns) = 8.824 ns; Loc. = LCFF_X20_Y6_N17; Fanout = 2; REG Node = '74273:inst3\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.870 ns" { D5~0 74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 16.02 % ) " "Info: Total cell delay = 1.414 ns ( 16.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.410 ns ( 83.98 % ) " "Info: Total interconnect delay = 7.410 ns ( 83.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.824 ns" { D5 D5~0 74273:inst3|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.824 ns" { D5 {} D5~0 {} 74273:inst3|14 {} } { 0.000ns 0.000ns 7.410ns } { 0.000ns 0.954ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK destination 4.277 ns - Shortest register " "Info: - Shortest clock path from clock \"SCAN_CLK\" to destination register is 4.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns SCAN_CLK 1 CLK PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.366 ns) 2.099 ns inst11 2 COMB LCCOMB_X27_Y7_N14 1 " "Info: 2: + IC(0.623 ns) + CELL(0.366 ns) = 2.099 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { SCAN_CLK inst11 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 2.787 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 2.787 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 4.277 ns 74273:inst3\|14 4 REG LCFF_X20_Y6_N17 2 " "Info: 4: + IC(0.824 ns) + CELL(0.666 ns) = 4.277 ns; Loc. = LCFF_X20_Y6_N17; Fanout = 2; REG Node = '74273:inst3\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { inst11~clkctrl 74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 50.08 % ) " "Info: Total cell delay = 2.142 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 49.92 % ) " "Info: Total interconnect delay = 2.135 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { SCAN_CLK inst11 inst11~clkctrl 74273:inst3|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.277 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst11 {} inst11~clkctrl {} 74273:inst3|14 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.824ns } { 0.000ns 1.110ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.824 ns" { D5 D5~0 74273:inst3|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.824 ns" { D5 {} D5~0 {} 74273:inst3|14 {} } { 0.000ns 0.000ns 7.410ns } { 0.000ns 0.954ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { SCAN_CLK inst11 inst11~clkctrl 74273:inst3|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.277 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst11 {} inst11~clkctrl {} 74273:inst3|14 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.824ns } { 0.000ns 1.110ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "lddr1 D3 74273:inst4\|15 22.218 ns register " "Info: tco from clock \"lddr1\" to destination pin \"D3\" through register \"74273:inst4\|15\" is 22.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lddr1 source 5.914 ns + Longest register " "Info: + Longest clock path from clock \"lddr1\" to source register is 5.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns lddr1 1 CLK PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; CLK Node = 'lddr1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr1 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 808 160 328 824 "lddr1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.206 ns) 3.703 ns inst6 2 COMB LCCOMB_X27_Y7_N6 1 " "Info: 2: + IC(2.553 ns) + CELL(0.206 ns) = 3.703 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { lddr1 inst6 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 4.391 ns inst6~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.391 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 5.914 ns 74273:inst4\|15 4 REG LCFF_X27_Y10_N9 2 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 5.914 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 2; REG Node = '74273:inst4\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { inst6~clkctrl 74273:inst4|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 30.71 % ) " "Info: Total cell delay = 1.816 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.098 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.098 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.553ns 0.688ns 0.857ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register pin " "Info: + Longest register to pin delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst4\|15 1 REG LCFF_X27_Y10_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 2; REG Node = '74273:inst4\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst4|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 1.662 ns 74181:inst2\|46~0 2 COMB LCCOMB_X21_Y10_N18 3 " "Info: 2: + IC(1.456 ns) + CELL(0.206 ns) = 1.662 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 3; COMB Node = '74181:inst2\|46~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { 74273:inst4|15 74181:inst2|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(0.615 ns) 4.669 ns 74181:inst2\|78~0 3 COMB LCCOMB_X20_Y6_N4 3 " "Info: 3: + IC(2.392 ns) + CELL(0.615 ns) = 4.669 ns; Loc. = LCCOMB_X20_Y6_N4; Fanout = 3; COMB Node = '74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { 74181:inst2|46~0 74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 5.432 ns 74181:inst2\|78~1 4 COMB LCCOMB_X20_Y6_N30 1 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 5.432 ns; Loc. = LCCOMB_X20_Y6_N30; Fanout = 1; COMB Node = '74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { 74181:inst2|78~0 74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 5.998 ns 74181:inst2\|78~2 5 COMB LCCOMB_X20_Y6_N24 3 " "Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 5.998 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 3; COMB Node = '74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { 74181:inst2|78~1 74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.370 ns) 7.450 ns 74181:inst1\|75~1 6 COMB LCCOMB_X24_Y6_N16 2 " "Info: 6: + IC(1.082 ns) + CELL(0.370 ns) = 7.450 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = '74181:inst1\|75~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { 74181:inst2|78~2 74181:inst1|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 8.200 ns 74181:inst1\|74~0 7 COMB LCCOMB_X24_Y6_N30 1 " "Info: 7: + IC(0.380 ns) + CELL(0.370 ns) = 8.200 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 1; COMB Node = '74181:inst1\|74~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { 74181:inst1|75~1 74181:inst1|74~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 9.195 ns 74244:inst\|11~2 8 COMB LCCOMB_X24_Y6_N8 1 " "Info: 8: + IC(0.371 ns) + CELL(0.624 ns) = 9.195 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 1; COMB Node = '74244:inst\|11~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { 74181:inst1|74~0 74244:inst|11~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.749 ns) + CELL(3.056 ns) 16.000 ns D3 9 PIN PIN_8 0 " "Info: 9: + IC(3.749 ns) + CELL(3.056 ns) = 16.000 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'D3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { 74244:inst|11~2 D3 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 1408 1584 48 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.817 ns ( 36.36 % ) " "Info: Total cell delay = 5.817 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.183 ns ( 63.64 % ) " "Info: Total interconnect delay = 10.183 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { 74273:inst4|15 74181:inst2|46~0 74181:inst2|78~0 74181:inst2|78~1 74181:inst2|78~2 74181:inst1|75~1 74181:inst1|74~0 74244:inst|11~2 D3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { 74273:inst4|15 {} 74181:inst2|46~0 {} 74181:inst2|78~0 {} 74181:inst2|78~1 {} 74181:inst2|78~2 {} 74181:inst1|75~1 {} 74181:inst1|74~0 {} 74244:inst|11~2 {} D3 {} } { 0.000ns 1.456ns 2.392ns 0.393ns 0.360ns 1.082ns 0.380ns 0.371ns 3.749ns } { 0.000ns 0.206ns 0.615ns 0.370ns 0.206ns 0.370ns 0.370ns 0.624ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.553ns 0.688ns 0.857ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { 74273:inst4|15 74181:inst2|46~0 74181:inst2|78~0 74181:inst2|78~1 74181:inst2|78~2 74181:inst1|75~1 74181:inst1|74~0 74244:inst|11~2 D3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { 74273:inst4|15 {} 74181:inst2|46~0 {} 74181:inst2|78~0 {} 74181:inst2|78~1 {} 74181:inst2|78~2 {} 74181:inst1|75~1 {} 74181:inst1|74~0 {} 74244:inst|11~2 {} D3 {} } { 0.000ns 1.456ns 2.392ns 0.393ns 0.360ns 1.082ns 0.380ns 0.371ns 3.749ns } { 0.000ns 0.206ns 0.615ns 0.370ns 0.206ns 0.370ns 0.370ns 0.624ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S2 D3 23.698 ns Longest " "Info: Longest tpd from source pin \"S2\" to destination pin \"D3\" is 23.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns S2 1 PIN PIN_52 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 824 560 728 840 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.765 ns) + CELL(0.651 ns) 9.360 ns 74181:inst2\|46~0 2 COMB LCCOMB_X21_Y10_N18 3 " "Info: 2: + IC(7.765 ns) + CELL(0.651 ns) = 9.360 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 3; COMB Node = '74181:inst2\|46~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.416 ns" { S2 74181:inst2|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(0.615 ns) 12.367 ns 74181:inst2\|78~0 3 COMB LCCOMB_X20_Y6_N4 3 " "Info: 3: + IC(2.392 ns) + CELL(0.615 ns) = 12.367 ns; Loc. = LCCOMB_X20_Y6_N4; Fanout = 3; COMB Node = '74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { 74181:inst2|46~0 74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 13.130 ns 74181:inst2\|78~1 4 COMB LCCOMB_X20_Y6_N30 1 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 13.130 ns; Loc. = LCCOMB_X20_Y6_N30; Fanout = 1; COMB Node = '74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { 74181:inst2|78~0 74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 13.696 ns 74181:inst2\|78~2 5 COMB LCCOMB_X20_Y6_N24 3 " "Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 13.696 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 3; COMB Node = '74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { 74181:inst2|78~1 74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.370 ns) 15.148 ns 74181:inst1\|75~1 6 COMB LCCOMB_X24_Y6_N16 2 " "Info: 6: + IC(1.082 ns) + CELL(0.370 ns) = 15.148 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = '74181:inst1\|75~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { 74181:inst2|78~2 74181:inst1|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 15.898 ns 74181:inst1\|74~0 7 COMB LCCOMB_X24_Y6_N30 1 " "Info: 7: + IC(0.380 ns) + CELL(0.370 ns) = 15.898 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 1; COMB Node = '74181:inst1\|74~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { 74181:inst1|75~1 74181:inst1|74~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 16.893 ns 74244:inst\|11~2 8 COMB LCCOMB_X24_Y6_N8 1 " "Info: 8: + IC(0.371 ns) + CELL(0.624 ns) = 16.893 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 1; COMB Node = '74244:inst\|11~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { 74181:inst1|74~0 74244:inst|11~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.749 ns) + CELL(3.056 ns) 23.698 ns D3 9 PIN PIN_8 0 " "Info: 9: + IC(3.749 ns) + CELL(3.056 ns) = 23.698 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'D3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { 74244:inst|11~2 D3 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 1408 1584 48 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.206 ns ( 30.41 % ) " "Info: Total cell delay = 7.206 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.492 ns ( 69.59 % ) " "Info: Total interconnect delay = 16.492 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.698 ns" { S2 74181:inst2|46~0 74181:inst2|78~0 74181:inst2|78~1 74181:inst2|78~2 74181:inst1|75~1 74181:inst1|74~0 74244:inst|11~2 D3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.698 ns" { S2 {} S2~combout {} 74181:inst2|46~0 {} 74181:inst2|78~0 {} 74181:inst2|78~1 {} 74181:inst2|78~2 {} 74181:inst1|75~1 {} 74181:inst1|74~0 {} 74244:inst|11~2 {} D3 {} } { 0.000ns 0.000ns 7.765ns 2.392ns 0.393ns 0.360ns 1.082ns 0.380ns 0.371ns 3.749ns } { 0.000ns 0.944ns 0.651ns 0.615ns 0.370ns 0.206ns 0.370ns 0.370ns 0.624ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst4\|19 D0 lddr1 -0.935 ns register " "Info: th for register \"74273:inst4\|19\" (data pin = \"D0\", clock pin = \"lddr1\") is -0.935 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lddr1 destination 5.914 ns + Longest register " "Info: + Longest clock path from clock \"lddr1\" to destination register is 5.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns lddr1 1 CLK PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; CLK Node = 'lddr1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr1 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 808 160 328 824 "lddr1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.206 ns) 3.703 ns inst6 2 COMB LCCOMB_X27_Y7_N6 1 " "Info: 2: + IC(2.553 ns) + CELL(0.206 ns) = 3.703 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { lddr1 inst6 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 4.391 ns inst6~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.391 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 5.914 ns 74273:inst4\|19 4 REG LCFF_X27_Y10_N19 2 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 5.914 ns; Loc. = LCFF_X27_Y10_N19; Fanout = 2; REG Node = '74273:inst4\|19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { inst6~clkctrl 74273:inst4|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 30.71 % ) " "Info: Total cell delay = 1.816 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.098 ns ( 69.29 % ) " "Info: Total interconnect delay = 4.098 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|19 {} } { 0.000ns 0.000ns 2.553ns 0.688ns 0.857ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.155 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D0 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns D0~0 2 COMB IOC_X28_Y6_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y6_N1; Fanout = 5; COMB Node = 'D0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { D0 D0~0 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.750 ns) + CELL(0.460 ns) 7.155 ns 74273:inst4\|19 3 REG LCFF_X27_Y10_N19 2 " "Info: 3: + IC(5.750 ns) + CELL(0.460 ns) = 7.155 ns; Loc. = LCFF_X27_Y10_N19; Fanout = 2; REG Node = '74273:inst4\|19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.210 ns" { D0~0 74273:inst4|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 19.64 % ) " "Info: Total cell delay = 1.405 ns ( 19.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.750 ns ( 80.36 % ) " "Info: Total interconnect delay = 5.750 ns ( 80.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.155 ns" { D0 D0~0 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.155 ns" { D0 {} D0~0 {} 74273:inst4|19 {} } { 0.000ns 0.000ns 5.750ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|19 {} } { 0.000ns 0.000ns 2.553ns 0.688ns 0.857ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.155 ns" { D0 D0~0 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.155 ns" { D0 {} D0~0 {} 74273:inst4|19 {} } { 0.000ns 0.000ns 5.750ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 10:42:39 2019 " "Info: Processing ended: Wed Mar 13 10:42:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
