--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CPU_NO_DEBUG.twx CPU_NO_DEBUG.ncd -o CPU_NO_DEBUG.twr
CPU_NO_DEBUG.pcf

Design file:              CPU_NO_DEBUG.ncd
Physical constraint file: CPU_NO_DEBUG.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |   10.595(R)|   -3.294(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
r0<0>       |   12.197(R)|clk_BUFGP         |   0.000|
r0<1>       |   12.106(R)|clk_BUFGP         |   0.000|
r0<2>       |   11.699(R)|clk_BUFGP         |   0.000|
r0<3>       |   11.610(R)|clk_BUFGP         |   0.000|
r0<4>       |   11.241(R)|clk_BUFGP         |   0.000|
r0<5>       |   10.751(R)|clk_BUFGP         |   0.000|
r0<6>       |   11.307(R)|clk_BUFGP         |   0.000|
r0<7>       |   11.953(R)|clk_BUFGP         |   0.000|
r0<8>       |   12.040(R)|clk_BUFGP         |   0.000|
r0<9>       |   11.441(R)|clk_BUFGP         |   0.000|
r0<10>      |   12.003(R)|clk_BUFGP         |   0.000|
r0<11>      |   10.280(R)|clk_BUFGP         |   0.000|
r0<12>      |    9.907(R)|clk_BUFGP         |   0.000|
r0<13>      |    9.741(R)|clk_BUFGP         |   0.000|
r0<14>      |   11.201(R)|clk_BUFGP         |   0.000|
r0<15>      |   12.278(R)|clk_BUFGP         |   0.000|
r0<16>      |   10.591(R)|clk_BUFGP         |   0.000|
r0<17>      |   10.726(R)|clk_BUFGP         |   0.000|
r0<18>      |    9.448(R)|clk_BUFGP         |   0.000|
r0<19>      |   11.087(R)|clk_BUFGP         |   0.000|
r0<20>      |    9.139(R)|clk_BUFGP         |   0.000|
r0<21>      |    9.459(R)|clk_BUFGP         |   0.000|
r0<22>      |   11.303(R)|clk_BUFGP         |   0.000|
r0<23>      |   11.252(R)|clk_BUFGP         |   0.000|
r0<24>      |   10.366(R)|clk_BUFGP         |   0.000|
r0<25>      |   10.256(R)|clk_BUFGP         |   0.000|
r0<26>      |    8.399(R)|clk_BUFGP         |   0.000|
r0<27>      |    8.774(R)|clk_BUFGP         |   0.000|
r0<28>      |    9.445(R)|clk_BUFGP         |   0.000|
r0<29>      |    8.755(R)|clk_BUFGP         |   0.000|
r0<30>      |    8.769(R)|clk_BUFGP         |   0.000|
r0<31>      |   10.980(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   37.234|   12.082|   29.505|         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov  8 22:09:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



