<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1559953906">
  <File Type="PA-TCL" Name="n4fpga.tcl"/>
  <File Type="REPORTS-TCL" Name="n4fpga_reports.tcl"/>
  <File Type="RDS-RDS" Name="n4fpga.vds"/>
  <File Type="RDS-UTIL" Name="n4fpga_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="n4fpga_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="n4fpga.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/embsys/embsys.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../hdl/n4fpga.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="n4fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../constraints/n4DDRfpga.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="bestone" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="Directive">6</Option>
      <Option Id="ReTiming">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="embsys_nexys4IO_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_fit_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_CameraIP_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_xlconcat_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_lmb_bram_0"/>
</GenRun>
