m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/simulation/questa
T_opt
!s110 1729686009
V[d1VfAj^`8heWTacF<l]b2
04 10 4 work tb_counter fast 0
=1-f8fe5e5cddc5-6718e9f9-155-533c
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vcounter
2D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl/counter.v
Z3 !s110 1729686008
!i10b 1
!s100 ]7W0SPe9M<=AlTVK1YPUb0
IfHhfGBo2`l:mkV6FHcS2R3
R1
w1729682666
8D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl/counter.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl/counter.v
!i122 0
L0 1 27
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1729686008.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl/counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl|D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl/counter.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_counter
2D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim/tb_counter.v
R3
!i10b 1
!s100 j?oXgWQ1PYD9HH^6D=<9^0
I3CC923Ja?9ERFaPlk^I]z2
R1
w1729685708
8D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim/tb_counter.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim/tb_counter.v
!i122 1
L0 3 41
R4
R5
r1
!s85 0
31
R6
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim/tb_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim|D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim/tb_counter.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/counter/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
